
Robotracer_Ryuku_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007054  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080071dc  080071dc  000171dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071fc  080071fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080071fc  080071fc  000171fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007204  08007204  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007204  08007204  00017204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007208  08007208  00017208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800720c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000508  20000010  08007218  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  08007218  00020518  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ee9  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023d3  00000000  00000000  00031f25  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001240  00000000  00000000  000342f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001140  00000000  00000000  00035538  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ff96  00000000  00000000  00036678  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000da8e  00000000  00000000  0005660e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4209  00000000  00000000  0006409c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001282a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ef4  00000000  00000000  00128320  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080071c4 	.word	0x080071c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080071c4 	.word	0x080071c4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b972 	b.w	8000cb0 <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9e08      	ldr	r6, [sp, #32]
 80009ea:	4604      	mov	r4, r0
 80009ec:	4688      	mov	r8, r1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d14b      	bne.n	8000a8a <__udivmoddi4+0xa6>
 80009f2:	428a      	cmp	r2, r1
 80009f4:	4615      	mov	r5, r2
 80009f6:	d967      	bls.n	8000ac8 <__udivmoddi4+0xe4>
 80009f8:	fab2 f282 	clz	r2, r2
 80009fc:	b14a      	cbz	r2, 8000a12 <__udivmoddi4+0x2e>
 80009fe:	f1c2 0720 	rsb	r7, r2, #32
 8000a02:	fa01 f302 	lsl.w	r3, r1, r2
 8000a06:	fa20 f707 	lsr.w	r7, r0, r7
 8000a0a:	4095      	lsls	r5, r2
 8000a0c:	ea47 0803 	orr.w	r8, r7, r3
 8000a10:	4094      	lsls	r4, r2
 8000a12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a16:	0c23      	lsrs	r3, r4, #16
 8000a18:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a1c:	fa1f fc85 	uxth.w	ip, r5
 8000a20:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a28:	fb07 f10c 	mul.w	r1, r7, ip
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	d909      	bls.n	8000a44 <__udivmoddi4+0x60>
 8000a30:	18eb      	adds	r3, r5, r3
 8000a32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a36:	f080 811b 	bcs.w	8000c70 <__udivmoddi4+0x28c>
 8000a3a:	4299      	cmp	r1, r3
 8000a3c:	f240 8118 	bls.w	8000c70 <__udivmoddi4+0x28c>
 8000a40:	3f02      	subs	r7, #2
 8000a42:	442b      	add	r3, r5
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a58:	45a4      	cmp	ip, r4
 8000a5a:	d909      	bls.n	8000a70 <__udivmoddi4+0x8c>
 8000a5c:	192c      	adds	r4, r5, r4
 8000a5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a62:	f080 8107 	bcs.w	8000c74 <__udivmoddi4+0x290>
 8000a66:	45a4      	cmp	ip, r4
 8000a68:	f240 8104 	bls.w	8000c74 <__udivmoddi4+0x290>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	442c      	add	r4, r5
 8000a70:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a74:	eba4 040c 	sub.w	r4, r4, ip
 8000a78:	2700      	movs	r7, #0
 8000a7a:	b11e      	cbz	r6, 8000a84 <__udivmoddi4+0xa0>
 8000a7c:	40d4      	lsrs	r4, r2
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e9c6 4300 	strd	r4, r3, [r6]
 8000a84:	4639      	mov	r1, r7
 8000a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d909      	bls.n	8000aa2 <__udivmoddi4+0xbe>
 8000a8e:	2e00      	cmp	r6, #0
 8000a90:	f000 80eb 	beq.w	8000c6a <__udivmoddi4+0x286>
 8000a94:	2700      	movs	r7, #0
 8000a96:	e9c6 0100 	strd	r0, r1, [r6]
 8000a9a:	4638      	mov	r0, r7
 8000a9c:	4639      	mov	r1, r7
 8000a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa2:	fab3 f783 	clz	r7, r3
 8000aa6:	2f00      	cmp	r7, #0
 8000aa8:	d147      	bne.n	8000b3a <__udivmoddi4+0x156>
 8000aaa:	428b      	cmp	r3, r1
 8000aac:	d302      	bcc.n	8000ab4 <__udivmoddi4+0xd0>
 8000aae:	4282      	cmp	r2, r0
 8000ab0:	f200 80fa 	bhi.w	8000ca8 <__udivmoddi4+0x2c4>
 8000ab4:	1a84      	subs	r4, r0, r2
 8000ab6:	eb61 0303 	sbc.w	r3, r1, r3
 8000aba:	2001      	movs	r0, #1
 8000abc:	4698      	mov	r8, r3
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	d0e0      	beq.n	8000a84 <__udivmoddi4+0xa0>
 8000ac2:	e9c6 4800 	strd	r4, r8, [r6]
 8000ac6:	e7dd      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000ac8:	b902      	cbnz	r2, 8000acc <__udivmoddi4+0xe8>
 8000aca:	deff      	udf	#255	; 0xff
 8000acc:	fab2 f282 	clz	r2, r2
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	f040 808f 	bne.w	8000bf4 <__udivmoddi4+0x210>
 8000ad6:	1b49      	subs	r1, r1, r5
 8000ad8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000adc:	fa1f f885 	uxth.w	r8, r5
 8000ae0:	2701      	movs	r7, #1
 8000ae2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ae6:	0c23      	lsrs	r3, r4, #16
 8000ae8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000aec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af0:	fb08 f10c 	mul.w	r1, r8, ip
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d907      	bls.n	8000b08 <__udivmoddi4+0x124>
 8000af8:	18eb      	adds	r3, r5, r3
 8000afa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000afe:	d202      	bcs.n	8000b06 <__udivmoddi4+0x122>
 8000b00:	4299      	cmp	r1, r3
 8000b02:	f200 80cd 	bhi.w	8000ca0 <__udivmoddi4+0x2bc>
 8000b06:	4684      	mov	ip, r0
 8000b08:	1a59      	subs	r1, r3, r1
 8000b0a:	b2a3      	uxth	r3, r4
 8000b0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b10:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b14:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b18:	fb08 f800 	mul.w	r8, r8, r0
 8000b1c:	45a0      	cmp	r8, r4
 8000b1e:	d907      	bls.n	8000b30 <__udivmoddi4+0x14c>
 8000b20:	192c      	adds	r4, r5, r4
 8000b22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x14a>
 8000b28:	45a0      	cmp	r8, r4
 8000b2a:	f200 80b6 	bhi.w	8000c9a <__udivmoddi4+0x2b6>
 8000b2e:	4618      	mov	r0, r3
 8000b30:	eba4 0408 	sub.w	r4, r4, r8
 8000b34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b38:	e79f      	b.n	8000a7a <__udivmoddi4+0x96>
 8000b3a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b3e:	40bb      	lsls	r3, r7
 8000b40:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b44:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b48:	fa01 f407 	lsl.w	r4, r1, r7
 8000b4c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b50:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b54:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b58:	4325      	orrs	r5, r4
 8000b5a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b5e:	0c2c      	lsrs	r4, r5, #16
 8000b60:	fb08 3319 	mls	r3, r8, r9, r3
 8000b64:	fa1f fa8e 	uxth.w	sl, lr
 8000b68:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000b6c:	fb09 f40a 	mul.w	r4, r9, sl
 8000b70:	429c      	cmp	r4, r3
 8000b72:	fa02 f207 	lsl.w	r2, r2, r7
 8000b76:	fa00 f107 	lsl.w	r1, r0, r7
 8000b7a:	d90b      	bls.n	8000b94 <__udivmoddi4+0x1b0>
 8000b7c:	eb1e 0303 	adds.w	r3, lr, r3
 8000b80:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b84:	f080 8087 	bcs.w	8000c96 <__udivmoddi4+0x2b2>
 8000b88:	429c      	cmp	r4, r3
 8000b8a:	f240 8084 	bls.w	8000c96 <__udivmoddi4+0x2b2>
 8000b8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000b92:	4473      	add	r3, lr
 8000b94:	1b1b      	subs	r3, r3, r4
 8000b96:	b2ad      	uxth	r5, r5
 8000b98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ba4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ba8:	45a2      	cmp	sl, r4
 8000baa:	d908      	bls.n	8000bbe <__udivmoddi4+0x1da>
 8000bac:	eb1e 0404 	adds.w	r4, lr, r4
 8000bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb4:	d26b      	bcs.n	8000c8e <__udivmoddi4+0x2aa>
 8000bb6:	45a2      	cmp	sl, r4
 8000bb8:	d969      	bls.n	8000c8e <__udivmoddi4+0x2aa>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	4474      	add	r4, lr
 8000bbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bc2:	fba0 8902 	umull	r8, r9, r0, r2
 8000bc6:	eba4 040a 	sub.w	r4, r4, sl
 8000bca:	454c      	cmp	r4, r9
 8000bcc:	46c2      	mov	sl, r8
 8000bce:	464b      	mov	r3, r9
 8000bd0:	d354      	bcc.n	8000c7c <__udivmoddi4+0x298>
 8000bd2:	d051      	beq.n	8000c78 <__udivmoddi4+0x294>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	d069      	beq.n	8000cac <__udivmoddi4+0x2c8>
 8000bd8:	ebb1 050a 	subs.w	r5, r1, sl
 8000bdc:	eb64 0403 	sbc.w	r4, r4, r3
 8000be0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000be4:	40fd      	lsrs	r5, r7
 8000be6:	40fc      	lsrs	r4, r7
 8000be8:	ea4c 0505 	orr.w	r5, ip, r5
 8000bec:	e9c6 5400 	strd	r5, r4, [r6]
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e747      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000bf4:	f1c2 0320 	rsb	r3, r2, #32
 8000bf8:	fa20 f703 	lsr.w	r7, r0, r3
 8000bfc:	4095      	lsls	r5, r2
 8000bfe:	fa01 f002 	lsl.w	r0, r1, r2
 8000c02:	fa21 f303 	lsr.w	r3, r1, r3
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	4338      	orrs	r0, r7
 8000c0c:	0c01      	lsrs	r1, r0, #16
 8000c0e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c12:	fa1f f885 	uxth.w	r8, r5
 8000c16:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c1e:	fb07 f308 	mul.w	r3, r7, r8
 8000c22:	428b      	cmp	r3, r1
 8000c24:	fa04 f402 	lsl.w	r4, r4, r2
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x256>
 8000c2a:	1869      	adds	r1, r5, r1
 8000c2c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c30:	d22f      	bcs.n	8000c92 <__udivmoddi4+0x2ae>
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d92d      	bls.n	8000c92 <__udivmoddi4+0x2ae>
 8000c36:	3f02      	subs	r7, #2
 8000c38:	4429      	add	r1, r5
 8000c3a:	1acb      	subs	r3, r1, r3
 8000c3c:	b281      	uxth	r1, r0
 8000c3e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c42:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c4a:	fb00 f308 	mul.w	r3, r0, r8
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x27e>
 8000c52:	1869      	adds	r1, r5, r1
 8000c54:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c58:	d217      	bcs.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d915      	bls.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5e:	3802      	subs	r0, #2
 8000c60:	4429      	add	r1, r5
 8000c62:	1ac9      	subs	r1, r1, r3
 8000c64:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c68:	e73b      	b.n	8000ae2 <__udivmoddi4+0xfe>
 8000c6a:	4637      	mov	r7, r6
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	e709      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000c70:	4607      	mov	r7, r0
 8000c72:	e6e7      	b.n	8000a44 <__udivmoddi4+0x60>
 8000c74:	4618      	mov	r0, r3
 8000c76:	e6fb      	b.n	8000a70 <__udivmoddi4+0x8c>
 8000c78:	4541      	cmp	r1, r8
 8000c7a:	d2ab      	bcs.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c7c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000c80:	eb69 020e 	sbc.w	r2, r9, lr
 8000c84:	3801      	subs	r0, #1
 8000c86:	4613      	mov	r3, r2
 8000c88:	e7a4      	b.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c8a:	4660      	mov	r0, ip
 8000c8c:	e7e9      	b.n	8000c62 <__udivmoddi4+0x27e>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	e795      	b.n	8000bbe <__udivmoddi4+0x1da>
 8000c92:	4667      	mov	r7, ip
 8000c94:	e7d1      	b.n	8000c3a <__udivmoddi4+0x256>
 8000c96:	4681      	mov	r9, r0
 8000c98:	e77c      	b.n	8000b94 <__udivmoddi4+0x1b0>
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	442c      	add	r4, r5
 8000c9e:	e747      	b.n	8000b30 <__udivmoddi4+0x14c>
 8000ca0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ca4:	442b      	add	r3, r5
 8000ca6:	e72f      	b.n	8000b08 <__udivmoddi4+0x124>
 8000ca8:	4638      	mov	r0, r7
 8000caa:	e708      	b.n	8000abe <__udivmoddi4+0xda>
 8000cac:	4637      	mov	r7, r6
 8000cae:	e6e9      	b.n	8000a84 <__udivmoddi4+0xa0>

08000cb0 <__aeabi_idiv0>:
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop

08000cb4 <motorSet>:
static int16_t sen11[10];

uint8_t side_sensor_L, side_sensor_R;
int16_t speed_L, speed_R;

void motorSet() {
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
	int16_t motorPwm_L, motorPwm_R;
	int16_t rev_motor_L, rev_motor_R;

	if(motor_L >= MAX_COUNTER_PERIOD) motor_L = MAX_COUNTER_PERIOD;
 8000cba:	4b52      	ldr	r3, [pc, #328]	; (8000e04 <motorSet+0x150>)
 8000cbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cc0:	f240 628d 	movw	r2, #1677	; 0x68d
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	dd04      	ble.n	8000cd2 <motorSet+0x1e>
 8000cc8:	4b4e      	ldr	r3, [pc, #312]	; (8000e04 <motorSet+0x150>)
 8000cca:	f240 628e 	movw	r2, #1678	; 0x68e
 8000cce:	801a      	strh	r2, [r3, #0]
 8000cd0:	e009      	b.n	8000ce6 <motorSet+0x32>
	else if(motor_L <= MIN_COUNTER_PERIOD) motor_L = MIN_COUNTER_PERIOD;
 8000cd2:	4b4c      	ldr	r3, [pc, #304]	; (8000e04 <motorSet+0x150>)
 8000cd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd8:	4a4b      	ldr	r2, [pc, #300]	; (8000e08 <motorSet+0x154>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	da03      	bge.n	8000ce6 <motorSet+0x32>
 8000cde:	4b49      	ldr	r3, [pc, #292]	; (8000e04 <motorSet+0x150>)
 8000ce0:	f64f 1272 	movw	r2, #63858	; 0xf972
 8000ce4:	801a      	strh	r2, [r3, #0]

	if(motor_R >= MAX_COUNTER_PERIOD) motor_R = MAX_COUNTER_PERIOD;
 8000ce6:	4b49      	ldr	r3, [pc, #292]	; (8000e0c <motorSet+0x158>)
 8000ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cec:	f240 628d 	movw	r2, #1677	; 0x68d
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	dd04      	ble.n	8000cfe <motorSet+0x4a>
 8000cf4:	4b45      	ldr	r3, [pc, #276]	; (8000e0c <motorSet+0x158>)
 8000cf6:	f240 628e 	movw	r2, #1678	; 0x68e
 8000cfa:	801a      	strh	r2, [r3, #0]
 8000cfc:	e009      	b.n	8000d12 <motorSet+0x5e>
	else if(motor_R <= MIN_COUNTER_PERIOD) motor_R = MIN_COUNTER_PERIOD;
 8000cfe:	4b43      	ldr	r3, [pc, #268]	; (8000e0c <motorSet+0x158>)
 8000d00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d04:	4a40      	ldr	r2, [pc, #256]	; (8000e08 <motorSet+0x154>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	da03      	bge.n	8000d12 <motorSet+0x5e>
 8000d0a:	4b40      	ldr	r3, [pc, #256]	; (8000e0c <motorSet+0x158>)
 8000d0c:	f64f 1272 	movw	r2, #63858	; 0xf972
 8000d10:	801a      	strh	r2, [r3, #0]

	if(motor_L >= 0){
 8000d12:	4b3c      	ldr	r3, [pc, #240]	; (8000e04 <motorSet+0x150>)
 8000d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db09      	blt.n	8000d30 <motorSet+0x7c>
		rev_motor_L = MAX_COUNTER_PERIOD - motor_L;
 8000d1c:	4b39      	ldr	r3, [pc, #228]	; (8000e04 <motorSet+0x150>)
 8000d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	f5c3 63d1 	rsb	r3, r3, #1672	; 0x688
 8000d28:	3306      	adds	r3, #6
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	80fb      	strh	r3, [r7, #6]
 8000d2e:	e007      	b.n	8000d40 <motorSet+0x8c>
	}
	else{
		rev_motor_L = MIN_COUNTER_PERIOD - motor_L;
 8000d30:	4b34      	ldr	r3, [pc, #208]	; (8000e04 <motorSet+0x150>)
 8000d32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	4b35      	ldr	r3, [pc, #212]	; (8000e10 <motorSet+0x15c>)
 8000d3a:	1a9b      	subs	r3, r3, r2
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	80fb      	strh	r3, [r7, #6]
	}
	if(motor_R >= 0){
 8000d40:	4b32      	ldr	r3, [pc, #200]	; (8000e0c <motorSet+0x158>)
 8000d42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	db09      	blt.n	8000d5e <motorSet+0xaa>
		rev_motor_R = MAX_COUNTER_PERIOD - motor_R;
 8000d4a:	4b30      	ldr	r3, [pc, #192]	; (8000e0c <motorSet+0x158>)
 8000d4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	f5c3 63d1 	rsb	r3, r3, #1672	; 0x688
 8000d56:	3306      	adds	r3, #6
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	80bb      	strh	r3, [r7, #4]
 8000d5c:	e007      	b.n	8000d6e <motorSet+0xba>
		}
	else{
		rev_motor_R = MIN_COUNTER_PERIOD - motor_R;
 8000d5e:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <motorSet+0x158>)
 8000d60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	4b2a      	ldr	r3, [pc, #168]	; (8000e10 <motorSet+0x15c>)
 8000d68:	1a9b      	subs	r3, r3, r2
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	80bb      	strh	r3, [r7, #4]
	}
	mon_rev_L = rev_motor_L;
 8000d6e:	4a29      	ldr	r2, [pc, #164]	; (8000e14 <motorSet+0x160>)
 8000d70:	88fb      	ldrh	r3, [r7, #6]
 8000d72:	8013      	strh	r3, [r2, #0]
	mon_rev_R = rev_motor_R;
 8000d74:	4a28      	ldr	r2, [pc, #160]	; (8000e18 <motorSet+0x164>)
 8000d76:	88bb      	ldrh	r3, [r7, #4]
 8000d78:	8013      	strh	r3, [r2, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, MAX_COUNTER_PERIOD);
		HAL_Delay(100);
	}
	*/

	if(rev_motor_L > 0) {
 8000d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	dd0c      	ble.n	8000d9c <motorSet+0xe8>
		motorPwm_L = rev_motor_L;
 8000d82:	88fb      	ldrh	r3, [r7, #6]
 8000d84:	807b      	strh	r3, [r7, #2]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, MAX_COUNTER_PERIOD);
 8000d86:	4b25      	ldr	r3, [pc, #148]	; (8000e1c <motorSet+0x168>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f240 628e 	movw	r2, #1678	; 0x68e
 8000d8e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, motorPwm_L);
 8000d90:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <motorSet+0x168>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000d98:	641a      	str	r2, [r3, #64]	; 0x40
 8000d9a:	e00d      	b.n	8000db8 <motorSet+0x104>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, MAX_COUNTER_PERIOD);
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, MAX_COUNTER_PERIOD);
	}
	*/
	else {
		motorPwm_L = rev_motor_L*(-1) ;
 8000d9c:	88fb      	ldrh	r3, [r7, #6]
 8000d9e:	425b      	negs	r3, r3
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	807b      	strh	r3, [r7, #2]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motorPwm_L);
 8000da4:	4b1d      	ldr	r3, [pc, #116]	; (8000e1c <motorSet+0x168>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000dac:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, MAX_COUNTER_PERIOD);
 8000dae:	4b1b      	ldr	r3, [pc, #108]	; (8000e1c <motorSet+0x168>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f240 628e 	movw	r2, #1678	; 0x68e
 8000db6:	641a      	str	r2, [r3, #64]	; 0x40
	}


	if(rev_motor_R > 0) {
 8000db8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	dd0c      	ble.n	8000dda <motorSet+0x126>
		motorPwm_R = rev_motor_R;
 8000dc0:	88bb      	ldrh	r3, [r7, #4]
 8000dc2:	803b      	strh	r3, [r7, #0]
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, MAX_COUNTER_PERIOD);
 8000dc4:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <motorSet+0x168>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f240 628e 	movw	r2, #1678	; 0x68e
 8000dcc:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, motorPwm_R);
 8000dce:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <motorSet+0x168>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000dd6:	639a      	str	r2, [r3, #56]	; 0x38
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motorPwm_R);
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, MAX_COUNTER_PERIOD);
	}

}
 8000dd8:	e00d      	b.n	8000df6 <motorSet+0x142>
		motorPwm_R = rev_motor_R * (-1);
 8000dda:	88bb      	ldrh	r3, [r7, #4]
 8000ddc:	425b      	negs	r3, r3
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	803b      	strh	r3, [r7, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motorPwm_R);
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <motorSet+0x168>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000dea:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, MAX_COUNTER_PERIOD);
 8000dec:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <motorSet+0x168>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f240 628e 	movw	r2, #1678	; 0x68e
 8000df4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	200001ae 	.word	0x200001ae
 8000e08:	fffff973 	.word	0xfffff973
 8000e0c:	20000194 	.word	0x20000194
 8000e10:	fffff972 	.word	0xfffff972
 8000e14:	200001b8 	.word	0x200001b8
 8000e18:	200001b6 	.word	0x200001b6
 8000e1c:	20000140 	.word	0x20000140

08000e20 <storeAdBuffer>:

void storeAdBuffer(void) {
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	static uint8_t index;
	sen0[index] = analog[0];
 8000e24:	4b3e      	ldr	r3, [pc, #248]	; (8000f20 <storeAdBuffer+0x100>)
 8000e26:	8819      	ldrh	r1, [r3, #0]
 8000e28:	4b3e      	ldr	r3, [pc, #248]	; (8000f24 <storeAdBuffer+0x104>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	b209      	sxth	r1, r1
 8000e30:	4b3d      	ldr	r3, [pc, #244]	; (8000f28 <storeAdBuffer+0x108>)
 8000e32:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen1[index] = analog[1];
 8000e36:	4b3a      	ldr	r3, [pc, #232]	; (8000f20 <storeAdBuffer+0x100>)
 8000e38:	8859      	ldrh	r1, [r3, #2]
 8000e3a:	4b3a      	ldr	r3, [pc, #232]	; (8000f24 <storeAdBuffer+0x104>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	b209      	sxth	r1, r1
 8000e42:	4b3a      	ldr	r3, [pc, #232]	; (8000f2c <storeAdBuffer+0x10c>)
 8000e44:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen2[index] = analog[2];
 8000e48:	4b35      	ldr	r3, [pc, #212]	; (8000f20 <storeAdBuffer+0x100>)
 8000e4a:	8899      	ldrh	r1, [r3, #4]
 8000e4c:	4b35      	ldr	r3, [pc, #212]	; (8000f24 <storeAdBuffer+0x104>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	461a      	mov	r2, r3
 8000e52:	b209      	sxth	r1, r1
 8000e54:	4b36      	ldr	r3, [pc, #216]	; (8000f30 <storeAdBuffer+0x110>)
 8000e56:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen3[index] = analog[3];
 8000e5a:	4b31      	ldr	r3, [pc, #196]	; (8000f20 <storeAdBuffer+0x100>)
 8000e5c:	88d9      	ldrh	r1, [r3, #6]
 8000e5e:	4b31      	ldr	r3, [pc, #196]	; (8000f24 <storeAdBuffer+0x104>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	461a      	mov	r2, r3
 8000e64:	b209      	sxth	r1, r1
 8000e66:	4b33      	ldr	r3, [pc, #204]	; (8000f34 <storeAdBuffer+0x114>)
 8000e68:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen4[index] = analog[4];
 8000e6c:	4b2c      	ldr	r3, [pc, #176]	; (8000f20 <storeAdBuffer+0x100>)
 8000e6e:	8919      	ldrh	r1, [r3, #8]
 8000e70:	4b2c      	ldr	r3, [pc, #176]	; (8000f24 <storeAdBuffer+0x104>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	461a      	mov	r2, r3
 8000e76:	b209      	sxth	r1, r1
 8000e78:	4b2f      	ldr	r3, [pc, #188]	; (8000f38 <storeAdBuffer+0x118>)
 8000e7a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen5[index] = analog[5];
 8000e7e:	4b28      	ldr	r3, [pc, #160]	; (8000f20 <storeAdBuffer+0x100>)
 8000e80:	8959      	ldrh	r1, [r3, #10]
 8000e82:	4b28      	ldr	r3, [pc, #160]	; (8000f24 <storeAdBuffer+0x104>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	461a      	mov	r2, r3
 8000e88:	b209      	sxth	r1, r1
 8000e8a:	4b2c      	ldr	r3, [pc, #176]	; (8000f3c <storeAdBuffer+0x11c>)
 8000e8c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen6[index] = analog[6];
 8000e90:	4b23      	ldr	r3, [pc, #140]	; (8000f20 <storeAdBuffer+0x100>)
 8000e92:	8999      	ldrh	r1, [r3, #12]
 8000e94:	4b23      	ldr	r3, [pc, #140]	; (8000f24 <storeAdBuffer+0x104>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	b209      	sxth	r1, r1
 8000e9c:	4b28      	ldr	r3, [pc, #160]	; (8000f40 <storeAdBuffer+0x120>)
 8000e9e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen7[index] = analog[10];
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	; (8000f20 <storeAdBuffer+0x100>)
 8000ea4:	8a99      	ldrh	r1, [r3, #20]
 8000ea6:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <storeAdBuffer+0x104>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	b209      	sxth	r1, r1
 8000eae:	4b25      	ldr	r3, [pc, #148]	; (8000f44 <storeAdBuffer+0x124>)
 8000eb0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen8[index] = analog[7];
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <storeAdBuffer+0x100>)
 8000eb6:	89d9      	ldrh	r1, [r3, #14]
 8000eb8:	4b1a      	ldr	r3, [pc, #104]	; (8000f24 <storeAdBuffer+0x104>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	b209      	sxth	r1, r1
 8000ec0:	4b21      	ldr	r3, [pc, #132]	; (8000f48 <storeAdBuffer+0x128>)
 8000ec2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen9[index] = analog[8];
 8000ec6:	4b16      	ldr	r3, [pc, #88]	; (8000f20 <storeAdBuffer+0x100>)
 8000ec8:	8a19      	ldrh	r1, [r3, #16]
 8000eca:	4b16      	ldr	r3, [pc, #88]	; (8000f24 <storeAdBuffer+0x104>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	b209      	sxth	r1, r1
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <storeAdBuffer+0x12c>)
 8000ed4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen10[index] = analog[9];
 8000ed8:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <storeAdBuffer+0x100>)
 8000eda:	8a59      	ldrh	r1, [r3, #18]
 8000edc:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <storeAdBuffer+0x104>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	b209      	sxth	r1, r1
 8000ee4:	4b1a      	ldr	r3, [pc, #104]	; (8000f50 <storeAdBuffer+0x130>)
 8000ee6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sen11[index] = analog[11];
 8000eea:	4b0d      	ldr	r3, [pc, #52]	; (8000f20 <storeAdBuffer+0x100>)
 8000eec:	8ad9      	ldrh	r1, [r3, #22]
 8000eee:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <storeAdBuffer+0x104>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	b209      	sxth	r1, r1
 8000ef6:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <storeAdBuffer+0x134>)
 8000ef8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	index++;
 8000efc:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <storeAdBuffer+0x104>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	3301      	adds	r3, #1
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <storeAdBuffer+0x104>)
 8000f06:	701a      	strb	r2, [r3, #0]
	if(index == 10) index = 0;
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <storeAdBuffer+0x104>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b0a      	cmp	r3, #10
 8000f0e:	d102      	bne.n	8000f16 <storeAdBuffer+0xf6>
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <storeAdBuffer+0x104>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
}
 8000f16:	bf00      	nop
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	200001d8 	.word	0x200001d8
 8000f24:	2000011c 	.word	0x2000011c
 8000f28:	2000002c 	.word	0x2000002c
 8000f2c:	20000040 	.word	0x20000040
 8000f30:	20000054 	.word	0x20000054
 8000f34:	20000068 	.word	0x20000068
 8000f38:	2000007c 	.word	0x2000007c
 8000f3c:	20000090 	.word	0x20000090
 8000f40:	200000a4 	.word	0x200000a4
 8000f44:	200000b8 	.word	0x200000b8
 8000f48:	200000cc 	.word	0x200000cc
 8000f4c:	200000e0 	.word	0x200000e0
 8000f50:	200000f4 	.word	0x200000f4
 8000f54:	20000108 	.word	0x20000108

08000f58 <getAnalogsensor>:

void getAnalogsensor(void) {
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
	sensor0 = ( sen0[0] + sen0[1] + sen0[2] + sen0[3] + sen0[4] + sen0[5] + sen0[6] + sen0[7] + sen0[8] + sen0[9] ) / 10;
 8000f5c:	4bc5      	ldr	r3, [pc, #788]	; (8001274 <getAnalogsensor+0x31c>)
 8000f5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f62:	461a      	mov	r2, r3
 8000f64:	4bc3      	ldr	r3, [pc, #780]	; (8001274 <getAnalogsensor+0x31c>)
 8000f66:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4ac1      	ldr	r2, [pc, #772]	; (8001274 <getAnalogsensor+0x31c>)
 8000f6e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	4abf      	ldr	r2, [pc, #764]	; (8001274 <getAnalogsensor+0x31c>)
 8000f76:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	4abd      	ldr	r2, [pc, #756]	; (8001274 <getAnalogsensor+0x31c>)
 8000f7e:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8000f82:	4413      	add	r3, r2
 8000f84:	4abb      	ldr	r2, [pc, #748]	; (8001274 <getAnalogsensor+0x31c>)
 8000f86:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	4ab9      	ldr	r2, [pc, #740]	; (8001274 <getAnalogsensor+0x31c>)
 8000f8e:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8000f92:	4413      	add	r3, r2
 8000f94:	4ab7      	ldr	r2, [pc, #732]	; (8001274 <getAnalogsensor+0x31c>)
 8000f96:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4ab5      	ldr	r2, [pc, #724]	; (8001274 <getAnalogsensor+0x31c>)
 8000f9e:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	4ab3      	ldr	r2, [pc, #716]	; (8001274 <getAnalogsensor+0x31c>)
 8000fa6:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8000faa:	4413      	add	r3, r2
 8000fac:	4ab2      	ldr	r2, [pc, #712]	; (8001278 <getAnalogsensor+0x320>)
 8000fae:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb2:	1092      	asrs	r2, r2, #2
 8000fb4:	17db      	asrs	r3, r3, #31
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	4bb0      	ldr	r3, [pc, #704]	; (800127c <getAnalogsensor+0x324>)
 8000fbc:	801a      	strh	r2, [r3, #0]
	sensor1 = ( sen1[0] + sen1[1] + sen1[2] + sen1[3] + sen1[4] + sen1[5] + sen1[6] + sen1[7] + sen1[8] + sen1[9] ) / 10;
 8000fbe:	4bb0      	ldr	r3, [pc, #704]	; (8001280 <getAnalogsensor+0x328>)
 8000fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4bae      	ldr	r3, [pc, #696]	; (8001280 <getAnalogsensor+0x328>)
 8000fc8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000fcc:	4413      	add	r3, r2
 8000fce:	4aac      	ldr	r2, [pc, #688]	; (8001280 <getAnalogsensor+0x328>)
 8000fd0:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4aaa      	ldr	r2, [pc, #680]	; (8001280 <getAnalogsensor+0x328>)
 8000fd8:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4aa8      	ldr	r2, [pc, #672]	; (8001280 <getAnalogsensor+0x328>)
 8000fe0:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	4aa6      	ldr	r2, [pc, #664]	; (8001280 <getAnalogsensor+0x328>)
 8000fe8:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8000fec:	4413      	add	r3, r2
 8000fee:	4aa4      	ldr	r2, [pc, #656]	; (8001280 <getAnalogsensor+0x328>)
 8000ff0:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4aa2      	ldr	r2, [pc, #648]	; (8001280 <getAnalogsensor+0x328>)
 8000ff8:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4aa0      	ldr	r2, [pc, #640]	; (8001280 <getAnalogsensor+0x328>)
 8001000:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001004:	4413      	add	r3, r2
 8001006:	4a9e      	ldr	r2, [pc, #632]	; (8001280 <getAnalogsensor+0x328>)
 8001008:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800100c:	4413      	add	r3, r2
 800100e:	4a9a      	ldr	r2, [pc, #616]	; (8001278 <getAnalogsensor+0x320>)
 8001010:	fb82 1203 	smull	r1, r2, r2, r3
 8001014:	1092      	asrs	r2, r2, #2
 8001016:	17db      	asrs	r3, r3, #31
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	b21a      	sxth	r2, r3
 800101c:	4b99      	ldr	r3, [pc, #612]	; (8001284 <getAnalogsensor+0x32c>)
 800101e:	801a      	strh	r2, [r3, #0]
	sensor2 = ( sen2[0] + sen2[1] + sen2[2] + sen2[3] + sen2[4] + sen2[5] + sen2[6] + sen2[7] + sen2[8] + sen2[9] ) / 10;
 8001020:	4b99      	ldr	r3, [pc, #612]	; (8001288 <getAnalogsensor+0x330>)
 8001022:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001026:	461a      	mov	r2, r3
 8001028:	4b97      	ldr	r3, [pc, #604]	; (8001288 <getAnalogsensor+0x330>)
 800102a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800102e:	4413      	add	r3, r2
 8001030:	4a95      	ldr	r2, [pc, #596]	; (8001288 <getAnalogsensor+0x330>)
 8001032:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001036:	4413      	add	r3, r2
 8001038:	4a93      	ldr	r2, [pc, #588]	; (8001288 <getAnalogsensor+0x330>)
 800103a:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800103e:	4413      	add	r3, r2
 8001040:	4a91      	ldr	r2, [pc, #580]	; (8001288 <getAnalogsensor+0x330>)
 8001042:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001046:	4413      	add	r3, r2
 8001048:	4a8f      	ldr	r2, [pc, #572]	; (8001288 <getAnalogsensor+0x330>)
 800104a:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800104e:	4413      	add	r3, r2
 8001050:	4a8d      	ldr	r2, [pc, #564]	; (8001288 <getAnalogsensor+0x330>)
 8001052:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001056:	4413      	add	r3, r2
 8001058:	4a8b      	ldr	r2, [pc, #556]	; (8001288 <getAnalogsensor+0x330>)
 800105a:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800105e:	4413      	add	r3, r2
 8001060:	4a89      	ldr	r2, [pc, #548]	; (8001288 <getAnalogsensor+0x330>)
 8001062:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001066:	4413      	add	r3, r2
 8001068:	4a87      	ldr	r2, [pc, #540]	; (8001288 <getAnalogsensor+0x330>)
 800106a:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800106e:	4413      	add	r3, r2
 8001070:	4a81      	ldr	r2, [pc, #516]	; (8001278 <getAnalogsensor+0x320>)
 8001072:	fb82 1203 	smull	r1, r2, r2, r3
 8001076:	1092      	asrs	r2, r2, #2
 8001078:	17db      	asrs	r3, r3, #31
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	b21a      	sxth	r2, r3
 800107e:	4b83      	ldr	r3, [pc, #524]	; (800128c <getAnalogsensor+0x334>)
 8001080:	801a      	strh	r2, [r3, #0]
	sensor3 = ( sen3[0] + sen3[1] + sen3[2] + sen3[3] + sen3[4] + sen3[5] + sen3[6] + sen3[7] + sen3[8] + sen3[9] ) / 10;
 8001082:	4b83      	ldr	r3, [pc, #524]	; (8001290 <getAnalogsensor+0x338>)
 8001084:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001088:	461a      	mov	r2, r3
 800108a:	4b81      	ldr	r3, [pc, #516]	; (8001290 <getAnalogsensor+0x338>)
 800108c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001090:	4413      	add	r3, r2
 8001092:	4a7f      	ldr	r2, [pc, #508]	; (8001290 <getAnalogsensor+0x338>)
 8001094:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001098:	4413      	add	r3, r2
 800109a:	4a7d      	ldr	r2, [pc, #500]	; (8001290 <getAnalogsensor+0x338>)
 800109c:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80010a0:	4413      	add	r3, r2
 80010a2:	4a7b      	ldr	r2, [pc, #492]	; (8001290 <getAnalogsensor+0x338>)
 80010a4:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80010a8:	4413      	add	r3, r2
 80010aa:	4a79      	ldr	r2, [pc, #484]	; (8001290 <getAnalogsensor+0x338>)
 80010ac:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80010b0:	4413      	add	r3, r2
 80010b2:	4a77      	ldr	r2, [pc, #476]	; (8001290 <getAnalogsensor+0x338>)
 80010b4:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80010b8:	4413      	add	r3, r2
 80010ba:	4a75      	ldr	r2, [pc, #468]	; (8001290 <getAnalogsensor+0x338>)
 80010bc:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80010c0:	4413      	add	r3, r2
 80010c2:	4a73      	ldr	r2, [pc, #460]	; (8001290 <getAnalogsensor+0x338>)
 80010c4:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80010c8:	4413      	add	r3, r2
 80010ca:	4a71      	ldr	r2, [pc, #452]	; (8001290 <getAnalogsensor+0x338>)
 80010cc:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80010d0:	4413      	add	r3, r2
 80010d2:	4a69      	ldr	r2, [pc, #420]	; (8001278 <getAnalogsensor+0x320>)
 80010d4:	fb82 1203 	smull	r1, r2, r2, r3
 80010d8:	1092      	asrs	r2, r2, #2
 80010da:	17db      	asrs	r3, r3, #31
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	b21a      	sxth	r2, r3
 80010e0:	4b6c      	ldr	r3, [pc, #432]	; (8001294 <getAnalogsensor+0x33c>)
 80010e2:	801a      	strh	r2, [r3, #0]
	sensor4 = ( sen4[0] + sen4[1] + sen4[2] + sen4[3] + sen4[4] + sen4[5] + sen4[6] + sen4[7] + sen4[8] + sen4[9] ) / 10;
 80010e4:	4b6c      	ldr	r3, [pc, #432]	; (8001298 <getAnalogsensor+0x340>)
 80010e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ea:	461a      	mov	r2, r3
 80010ec:	4b6a      	ldr	r3, [pc, #424]	; (8001298 <getAnalogsensor+0x340>)
 80010ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a68      	ldr	r2, [pc, #416]	; (8001298 <getAnalogsensor+0x340>)
 80010f6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a66      	ldr	r2, [pc, #408]	; (8001298 <getAnalogsensor+0x340>)
 80010fe:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001102:	4413      	add	r3, r2
 8001104:	4a64      	ldr	r2, [pc, #400]	; (8001298 <getAnalogsensor+0x340>)
 8001106:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800110a:	4413      	add	r3, r2
 800110c:	4a62      	ldr	r2, [pc, #392]	; (8001298 <getAnalogsensor+0x340>)
 800110e:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001112:	4413      	add	r3, r2
 8001114:	4a60      	ldr	r2, [pc, #384]	; (8001298 <getAnalogsensor+0x340>)
 8001116:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800111a:	4413      	add	r3, r2
 800111c:	4a5e      	ldr	r2, [pc, #376]	; (8001298 <getAnalogsensor+0x340>)
 800111e:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8001122:	4413      	add	r3, r2
 8001124:	4a5c      	ldr	r2, [pc, #368]	; (8001298 <getAnalogsensor+0x340>)
 8001126:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800112a:	4413      	add	r3, r2
 800112c:	4a5a      	ldr	r2, [pc, #360]	; (8001298 <getAnalogsensor+0x340>)
 800112e:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001132:	4413      	add	r3, r2
 8001134:	4a50      	ldr	r2, [pc, #320]	; (8001278 <getAnalogsensor+0x320>)
 8001136:	fb82 1203 	smull	r1, r2, r2, r3
 800113a:	1092      	asrs	r2, r2, #2
 800113c:	17db      	asrs	r3, r3, #31
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	b21a      	sxth	r2, r3
 8001142:	4b56      	ldr	r3, [pc, #344]	; (800129c <getAnalogsensor+0x344>)
 8001144:	801a      	strh	r2, [r3, #0]
	sensor5 = ( sen5[0] + sen5[1] + sen5[2] + sen5[3] + sen5[4] + sen5[5] + sen5[6] + sen5[7] + sen5[8] + sen5[9] ) / 10;
 8001146:	4b56      	ldr	r3, [pc, #344]	; (80012a0 <getAnalogsensor+0x348>)
 8001148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800114c:	461a      	mov	r2, r3
 800114e:	4b54      	ldr	r3, [pc, #336]	; (80012a0 <getAnalogsensor+0x348>)
 8001150:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001154:	4413      	add	r3, r2
 8001156:	4a52      	ldr	r2, [pc, #328]	; (80012a0 <getAnalogsensor+0x348>)
 8001158:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800115c:	4413      	add	r3, r2
 800115e:	4a50      	ldr	r2, [pc, #320]	; (80012a0 <getAnalogsensor+0x348>)
 8001160:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001164:	4413      	add	r3, r2
 8001166:	4a4e      	ldr	r2, [pc, #312]	; (80012a0 <getAnalogsensor+0x348>)
 8001168:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800116c:	4413      	add	r3, r2
 800116e:	4a4c      	ldr	r2, [pc, #304]	; (80012a0 <getAnalogsensor+0x348>)
 8001170:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001174:	4413      	add	r3, r2
 8001176:	4a4a      	ldr	r2, [pc, #296]	; (80012a0 <getAnalogsensor+0x348>)
 8001178:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800117c:	4413      	add	r3, r2
 800117e:	4a48      	ldr	r2, [pc, #288]	; (80012a0 <getAnalogsensor+0x348>)
 8001180:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8001184:	4413      	add	r3, r2
 8001186:	4a46      	ldr	r2, [pc, #280]	; (80012a0 <getAnalogsensor+0x348>)
 8001188:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800118c:	4413      	add	r3, r2
 800118e:	4a44      	ldr	r2, [pc, #272]	; (80012a0 <getAnalogsensor+0x348>)
 8001190:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001194:	4413      	add	r3, r2
 8001196:	4a38      	ldr	r2, [pc, #224]	; (8001278 <getAnalogsensor+0x320>)
 8001198:	fb82 1203 	smull	r1, r2, r2, r3
 800119c:	1092      	asrs	r2, r2, #2
 800119e:	17db      	asrs	r3, r3, #31
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	4b3f      	ldr	r3, [pc, #252]	; (80012a4 <getAnalogsensor+0x34c>)
 80011a6:	801a      	strh	r2, [r3, #0]
	sensor6 = ( sen6[0] + sen6[1] + sen6[2] + sen6[3] + sen6[4] + sen6[5] + sen6[6] + sen6[7] + sen6[8] + sen6[9] ) / 10;
 80011a8:	4b3f      	ldr	r3, [pc, #252]	; (80012a8 <getAnalogsensor+0x350>)
 80011aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b3d      	ldr	r3, [pc, #244]	; (80012a8 <getAnalogsensor+0x350>)
 80011b2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a3b      	ldr	r2, [pc, #236]	; (80012a8 <getAnalogsensor+0x350>)
 80011ba:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80011be:	4413      	add	r3, r2
 80011c0:	4a39      	ldr	r2, [pc, #228]	; (80012a8 <getAnalogsensor+0x350>)
 80011c2:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80011c6:	4413      	add	r3, r2
 80011c8:	4a37      	ldr	r2, [pc, #220]	; (80012a8 <getAnalogsensor+0x350>)
 80011ca:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80011ce:	4413      	add	r3, r2
 80011d0:	4a35      	ldr	r2, [pc, #212]	; (80012a8 <getAnalogsensor+0x350>)
 80011d2:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80011d6:	4413      	add	r3, r2
 80011d8:	4a33      	ldr	r2, [pc, #204]	; (80012a8 <getAnalogsensor+0x350>)
 80011da:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80011de:	4413      	add	r3, r2
 80011e0:	4a31      	ldr	r2, [pc, #196]	; (80012a8 <getAnalogsensor+0x350>)
 80011e2:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80011e6:	4413      	add	r3, r2
 80011e8:	4a2f      	ldr	r2, [pc, #188]	; (80012a8 <getAnalogsensor+0x350>)
 80011ea:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80011ee:	4413      	add	r3, r2
 80011f0:	4a2d      	ldr	r2, [pc, #180]	; (80012a8 <getAnalogsensor+0x350>)
 80011f2:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80011f6:	4413      	add	r3, r2
 80011f8:	4a1f      	ldr	r2, [pc, #124]	; (8001278 <getAnalogsensor+0x320>)
 80011fa:	fb82 1203 	smull	r1, r2, r2, r3
 80011fe:	1092      	asrs	r2, r2, #2
 8001200:	17db      	asrs	r3, r3, #31
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	b21a      	sxth	r2, r3
 8001206:	4b29      	ldr	r3, [pc, #164]	; (80012ac <getAnalogsensor+0x354>)
 8001208:	801a      	strh	r2, [r3, #0]
	sensor7 = ( sen7[0] + sen7[1] + sen7[2] + sen7[3] + sen7[4] + sen7[5] + sen7[6] + sen7[7] + sen7[8] + sen7[9] ) / 10;
 800120a:	4b29      	ldr	r3, [pc, #164]	; (80012b0 <getAnalogsensor+0x358>)
 800120c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001210:	461a      	mov	r2, r3
 8001212:	4b27      	ldr	r3, [pc, #156]	; (80012b0 <getAnalogsensor+0x358>)
 8001214:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001218:	4413      	add	r3, r2
 800121a:	4a25      	ldr	r2, [pc, #148]	; (80012b0 <getAnalogsensor+0x358>)
 800121c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001220:	4413      	add	r3, r2
 8001222:	4a23      	ldr	r2, [pc, #140]	; (80012b0 <getAnalogsensor+0x358>)
 8001224:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001228:	4413      	add	r3, r2
 800122a:	4a21      	ldr	r2, [pc, #132]	; (80012b0 <getAnalogsensor+0x358>)
 800122c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001230:	4413      	add	r3, r2
 8001232:	4a1f      	ldr	r2, [pc, #124]	; (80012b0 <getAnalogsensor+0x358>)
 8001234:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001238:	4413      	add	r3, r2
 800123a:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <getAnalogsensor+0x358>)
 800123c:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001240:	4413      	add	r3, r2
 8001242:	4a1b      	ldr	r2, [pc, #108]	; (80012b0 <getAnalogsensor+0x358>)
 8001244:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8001248:	4413      	add	r3, r2
 800124a:	4a19      	ldr	r2, [pc, #100]	; (80012b0 <getAnalogsensor+0x358>)
 800124c:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001250:	4413      	add	r3, r2
 8001252:	4a17      	ldr	r2, [pc, #92]	; (80012b0 <getAnalogsensor+0x358>)
 8001254:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001258:	4413      	add	r3, r2
 800125a:	4a07      	ldr	r2, [pc, #28]	; (8001278 <getAnalogsensor+0x320>)
 800125c:	fb82 1203 	smull	r1, r2, r2, r3
 8001260:	1092      	asrs	r2, r2, #2
 8001262:	17db      	asrs	r3, r3, #31
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	b21a      	sxth	r2, r3
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <getAnalogsensor+0x35c>)
 800126a:	801a      	strh	r2, [r3, #0]
	sensor8 = ( sen8[0] + sen8[1] + sen8[2] + sen8[3] + sen8[4] + sen8[5] + sen8[6] + sen8[7] + sen8[8] + sen8[9] ) / 10;
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <getAnalogsensor+0x360>)
 800126e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001272:	e023      	b.n	80012bc <getAnalogsensor+0x364>
 8001274:	2000002c 	.word	0x2000002c
 8001278:	66666667 	.word	0x66666667
 800127c:	2000013c 	.word	0x2000013c
 8001280:	20000040 	.word	0x20000040
 8001284:	200001b4 	.word	0x200001b4
 8001288:	20000054 	.word	0x20000054
 800128c:	200001be 	.word	0x200001be
 8001290:	20000068 	.word	0x20000068
 8001294:	20000198 	.word	0x20000198
 8001298:	2000007c 	.word	0x2000007c
 800129c:	200001b2 	.word	0x200001b2
 80012a0:	20000090 	.word	0x20000090
 80012a4:	200001b0 	.word	0x200001b0
 80012a8:	200000a4 	.word	0x200000a4
 80012ac:	20000196 	.word	0x20000196
 80012b0:	200000b8 	.word	0x200000b8
 80012b4:	20000190 	.word	0x20000190
 80012b8:	200000cc 	.word	0x200000cc
 80012bc:	461a      	mov	r2, r3
 80012be:	4b62      	ldr	r3, [pc, #392]	; (8001448 <getAnalogsensor+0x4f0>)
 80012c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012c4:	4413      	add	r3, r2
 80012c6:	4a60      	ldr	r2, [pc, #384]	; (8001448 <getAnalogsensor+0x4f0>)
 80012c8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80012cc:	4413      	add	r3, r2
 80012ce:	4a5e      	ldr	r2, [pc, #376]	; (8001448 <getAnalogsensor+0x4f0>)
 80012d0:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80012d4:	4413      	add	r3, r2
 80012d6:	4a5c      	ldr	r2, [pc, #368]	; (8001448 <getAnalogsensor+0x4f0>)
 80012d8:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80012dc:	4413      	add	r3, r2
 80012de:	4a5a      	ldr	r2, [pc, #360]	; (8001448 <getAnalogsensor+0x4f0>)
 80012e0:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80012e4:	4413      	add	r3, r2
 80012e6:	4a58      	ldr	r2, [pc, #352]	; (8001448 <getAnalogsensor+0x4f0>)
 80012e8:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80012ec:	4413      	add	r3, r2
 80012ee:	4a56      	ldr	r2, [pc, #344]	; (8001448 <getAnalogsensor+0x4f0>)
 80012f0:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80012f4:	4413      	add	r3, r2
 80012f6:	4a54      	ldr	r2, [pc, #336]	; (8001448 <getAnalogsensor+0x4f0>)
 80012f8:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80012fc:	4413      	add	r3, r2
 80012fe:	4a52      	ldr	r2, [pc, #328]	; (8001448 <getAnalogsensor+0x4f0>)
 8001300:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001304:	4413      	add	r3, r2
 8001306:	4a51      	ldr	r2, [pc, #324]	; (800144c <getAnalogsensor+0x4f4>)
 8001308:	fb82 1203 	smull	r1, r2, r2, r3
 800130c:	1092      	asrs	r2, r2, #2
 800130e:	17db      	asrs	r3, r3, #31
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	b21a      	sxth	r2, r3
 8001314:	4b4e      	ldr	r3, [pc, #312]	; (8001450 <getAnalogsensor+0x4f8>)
 8001316:	801a      	strh	r2, [r3, #0]
	sensor9 = ( sen9[0] + sen9[1] + sen9[2] + sen9[3] + sen9[4] + sen9[5] + sen9[6] + sen9[7] + sen9[8] + sen9[9] ) / 10;
 8001318:	4b4e      	ldr	r3, [pc, #312]	; (8001454 <getAnalogsensor+0x4fc>)
 800131a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800131e:	461a      	mov	r2, r3
 8001320:	4b4c      	ldr	r3, [pc, #304]	; (8001454 <getAnalogsensor+0x4fc>)
 8001322:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001326:	4413      	add	r3, r2
 8001328:	4a4a      	ldr	r2, [pc, #296]	; (8001454 <getAnalogsensor+0x4fc>)
 800132a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800132e:	4413      	add	r3, r2
 8001330:	4a48      	ldr	r2, [pc, #288]	; (8001454 <getAnalogsensor+0x4fc>)
 8001332:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001336:	4413      	add	r3, r2
 8001338:	4a46      	ldr	r2, [pc, #280]	; (8001454 <getAnalogsensor+0x4fc>)
 800133a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800133e:	4413      	add	r3, r2
 8001340:	4a44      	ldr	r2, [pc, #272]	; (8001454 <getAnalogsensor+0x4fc>)
 8001342:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001346:	4413      	add	r3, r2
 8001348:	4a42      	ldr	r2, [pc, #264]	; (8001454 <getAnalogsensor+0x4fc>)
 800134a:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800134e:	4413      	add	r3, r2
 8001350:	4a40      	ldr	r2, [pc, #256]	; (8001454 <getAnalogsensor+0x4fc>)
 8001352:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8001356:	4413      	add	r3, r2
 8001358:	4a3e      	ldr	r2, [pc, #248]	; (8001454 <getAnalogsensor+0x4fc>)
 800135a:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800135e:	4413      	add	r3, r2
 8001360:	4a3c      	ldr	r2, [pc, #240]	; (8001454 <getAnalogsensor+0x4fc>)
 8001362:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001366:	4413      	add	r3, r2
 8001368:	4a38      	ldr	r2, [pc, #224]	; (800144c <getAnalogsensor+0x4f4>)
 800136a:	fb82 1203 	smull	r1, r2, r2, r3
 800136e:	1092      	asrs	r2, r2, #2
 8001370:	17db      	asrs	r3, r3, #31
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	b21a      	sxth	r2, r3
 8001376:	4b38      	ldr	r3, [pc, #224]	; (8001458 <getAnalogsensor+0x500>)
 8001378:	801a      	strh	r2, [r3, #0]
	sensor10 = ( sen10[0] + sen10[1] + sen10[2] + sen10[3] + sen10[4] + sen10[5] + sen10[6] + sen10[7] + sen10[8] + sen10[9] ) / 10;
 800137a:	4b38      	ldr	r3, [pc, #224]	; (800145c <getAnalogsensor+0x504>)
 800137c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001380:	461a      	mov	r2, r3
 8001382:	4b36      	ldr	r3, [pc, #216]	; (800145c <getAnalogsensor+0x504>)
 8001384:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001388:	4413      	add	r3, r2
 800138a:	4a34      	ldr	r2, [pc, #208]	; (800145c <getAnalogsensor+0x504>)
 800138c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001390:	4413      	add	r3, r2
 8001392:	4a32      	ldr	r2, [pc, #200]	; (800145c <getAnalogsensor+0x504>)
 8001394:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001398:	4413      	add	r3, r2
 800139a:	4a30      	ldr	r2, [pc, #192]	; (800145c <getAnalogsensor+0x504>)
 800139c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80013a0:	4413      	add	r3, r2
 80013a2:	4a2e      	ldr	r2, [pc, #184]	; (800145c <getAnalogsensor+0x504>)
 80013a4:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a2c      	ldr	r2, [pc, #176]	; (800145c <getAnalogsensor+0x504>)
 80013ac:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80013b0:	4413      	add	r3, r2
 80013b2:	4a2a      	ldr	r2, [pc, #168]	; (800145c <getAnalogsensor+0x504>)
 80013b4:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80013b8:	4413      	add	r3, r2
 80013ba:	4a28      	ldr	r2, [pc, #160]	; (800145c <getAnalogsensor+0x504>)
 80013bc:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a26      	ldr	r2, [pc, #152]	; (800145c <getAnalogsensor+0x504>)
 80013c4:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a20      	ldr	r2, [pc, #128]	; (800144c <getAnalogsensor+0x4f4>)
 80013cc:	fb82 1203 	smull	r1, r2, r2, r3
 80013d0:	1092      	asrs	r2, r2, #2
 80013d2:	17db      	asrs	r3, r3, #31
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	b21a      	sxth	r2, r3
 80013d8:	4b21      	ldr	r3, [pc, #132]	; (8001460 <getAnalogsensor+0x508>)
 80013da:	801a      	strh	r2, [r3, #0]
	sensor11 = ( sen11[0] + sen11[1] + sen11[2] + sen11[3] + sen11[4] + sen11[5] + sen11[6] + sen11[7] + sen11[8] + sen11[9] ) / 10;
 80013dc:	4b21      	ldr	r3, [pc, #132]	; (8001464 <getAnalogsensor+0x50c>)
 80013de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b1f      	ldr	r3, [pc, #124]	; (8001464 <getAnalogsensor+0x50c>)
 80013e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013ea:	4413      	add	r3, r2
 80013ec:	4a1d      	ldr	r2, [pc, #116]	; (8001464 <getAnalogsensor+0x50c>)
 80013ee:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	4a1b      	ldr	r2, [pc, #108]	; (8001464 <getAnalogsensor+0x50c>)
 80013f6:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80013fa:	4413      	add	r3, r2
 80013fc:	4a19      	ldr	r2, [pc, #100]	; (8001464 <getAnalogsensor+0x50c>)
 80013fe:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001402:	4413      	add	r3, r2
 8001404:	4a17      	ldr	r2, [pc, #92]	; (8001464 <getAnalogsensor+0x50c>)
 8001406:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800140a:	4413      	add	r3, r2
 800140c:	4a15      	ldr	r2, [pc, #84]	; (8001464 <getAnalogsensor+0x50c>)
 800140e:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001412:	4413      	add	r3, r2
 8001414:	4a13      	ldr	r2, [pc, #76]	; (8001464 <getAnalogsensor+0x50c>)
 8001416:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800141a:	4413      	add	r3, r2
 800141c:	4a11      	ldr	r2, [pc, #68]	; (8001464 <getAnalogsensor+0x50c>)
 800141e:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001422:	4413      	add	r3, r2
 8001424:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <getAnalogsensor+0x50c>)
 8001426:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800142a:	4413      	add	r3, r2
 800142c:	4a07      	ldr	r2, [pc, #28]	; (800144c <getAnalogsensor+0x4f4>)
 800142e:	fb82 1203 	smull	r1, r2, r2, r3
 8001432:	1092      	asrs	r2, r2, #2
 8001434:	17db      	asrs	r3, r3, #31
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	b21a      	sxth	r2, r3
 800143a:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <getAnalogsensor+0x510>)
 800143c:	801a      	strh	r2, [r3, #0]


}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	200000cc 	.word	0x200000cc
 800144c:	66666667 	.word	0x66666667
 8001450:	200001bc 	.word	0x200001bc
 8001454:	200000e0 	.word	0x200000e0
 8001458:	200001ac 	.word	0x200001ac
 800145c:	200000f4 	.word	0x200000f4
 8001460:	20000192 	.word	0x20000192
 8001464:	20000108 	.word	0x20000108
 8001468:	20000138 	.word	0x20000138
 800146c:	00000000 	.word	0x00000000

08001470 <lineTrace>:

void lineTrace(void){
 8001470:	b5b0      	push	{r4, r5, r7, lr}
 8001472:	b08c      	sub	sp, #48	; 0x30
 8001474:	af00      	add	r7, sp, #0
	double p, d;
	static double i;
	double kp = 1.0, ki = 0., kd = 0.01;
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	4c87      	ldr	r4, [pc, #540]	; (8001698 <lineTrace+0x228>)
 800147c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	f04f 0400 	mov.w	r4, #0
 8001488:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800148c:	a47e      	add	r4, pc, #504	; (adr r4, 8001688 <lineTrace+0x218>)
 800148e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001492:	e9c7 3406 	strd	r3, r4, [r7, #24]
	double def = 0.;
 8001496:	f04f 0300 	mov.w	r3, #0
 800149a:	f04f 0400 	mov.w	r4, #0
 800149e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	/*if(i_pos_clear_flag == 1){
		i_pos = 0;
		i_pos_clear_flag = 0;
	}*/

	def = ( ( sensor0 + sensor1 + sensor2 + sensor3 + sensor4 + sensor5 ) / 6 ) - ( ( sensor6 + sensor7 + sensor8 + sensor9 + sensor10 + sensor11 ) / 6 );
 80014a2:	4b7e      	ldr	r3, [pc, #504]	; (800169c <lineTrace+0x22c>)
 80014a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b7d      	ldr	r3, [pc, #500]	; (80016a0 <lineTrace+0x230>)
 80014ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b0:	4413      	add	r3, r2
 80014b2:	4a7c      	ldr	r2, [pc, #496]	; (80016a4 <lineTrace+0x234>)
 80014b4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a7b      	ldr	r2, [pc, #492]	; (80016a8 <lineTrace+0x238>)
 80014bc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014c0:	4413      	add	r3, r2
 80014c2:	4a7a      	ldr	r2, [pc, #488]	; (80016ac <lineTrace+0x23c>)
 80014c4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014c8:	4413      	add	r3, r2
 80014ca:	4a79      	ldr	r2, [pc, #484]	; (80016b0 <lineTrace+0x240>)
 80014cc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014d0:	4413      	add	r3, r2
 80014d2:	4a78      	ldr	r2, [pc, #480]	; (80016b4 <lineTrace+0x244>)
 80014d4:	fb82 1203 	smull	r1, r2, r2, r3
 80014d8:	17db      	asrs	r3, r3, #31
 80014da:	1ad2      	subs	r2, r2, r3
 80014dc:	4b76      	ldr	r3, [pc, #472]	; (80016b8 <lineTrace+0x248>)
 80014de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e2:	4619      	mov	r1, r3
 80014e4:	4b75      	ldr	r3, [pc, #468]	; (80016bc <lineTrace+0x24c>)
 80014e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ea:	440b      	add	r3, r1
 80014ec:	4974      	ldr	r1, [pc, #464]	; (80016c0 <lineTrace+0x250>)
 80014ee:	f9b1 1000 	ldrsh.w	r1, [r1]
 80014f2:	440b      	add	r3, r1
 80014f4:	4973      	ldr	r1, [pc, #460]	; (80016c4 <lineTrace+0x254>)
 80014f6:	f9b1 1000 	ldrsh.w	r1, [r1]
 80014fa:	440b      	add	r3, r1
 80014fc:	4972      	ldr	r1, [pc, #456]	; (80016c8 <lineTrace+0x258>)
 80014fe:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001502:	440b      	add	r3, r1
 8001504:	4971      	ldr	r1, [pc, #452]	; (80016cc <lineTrace+0x25c>)
 8001506:	f9b1 1000 	ldrsh.w	r1, [r1]
 800150a:	440b      	add	r3, r1
 800150c:	4969      	ldr	r1, [pc, #420]	; (80016b4 <lineTrace+0x244>)
 800150e:	fb81 0103 	smull	r0, r1, r1, r3
 8001512:	17db      	asrs	r3, r3, #31
 8001514:	1a5b      	subs	r3, r3, r1
 8001516:	4413      	add	r3, r2
 8001518:	4618      	mov	r0, r3
 800151a:	f7fe ffa7 	bl	800046c <__aeabi_i2d>
 800151e:	4603      	mov	r3, r0
 8001520:	460c      	mov	r4, r1
 8001522:	e9c7 3404 	strd	r3, r4, [r7, #16]

	p = kp * def; //P制御
 8001526:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800152a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800152e:	f7ff f807 	bl	8000540 <__aeabi_dmul>
 8001532:	4603      	mov	r3, r0
 8001534:	460c      	mov	r4, r1
 8001536:	e9c7 3402 	strd	r3, r4, [r7, #8]
	i += ki * def * DELTA_T; //I制御
 800153a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800153e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001542:	f7fe fffd 	bl	8000540 <__aeabi_dmul>
 8001546:	4603      	mov	r3, r0
 8001548:	460c      	mov	r4, r1
 800154a:	4618      	mov	r0, r3
 800154c:	4621      	mov	r1, r4
 800154e:	a350      	add	r3, pc, #320	; (adr r3, 8001690 <lineTrace+0x220>)
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	f7fe fff4 	bl	8000540 <__aeabi_dmul>
 8001558:	4603      	mov	r3, r0
 800155a:	460c      	mov	r4, r1
 800155c:	4618      	mov	r0, r3
 800155e:	4621      	mov	r1, r4
 8001560:	4b5b      	ldr	r3, [pc, #364]	; (80016d0 <lineTrace+0x260>)
 8001562:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001566:	461a      	mov	r2, r3
 8001568:	4623      	mov	r3, r4
 800156a:	f7fe fe33 	bl	80001d4 <__adddf3>
 800156e:	4603      	mov	r3, r0
 8001570:	460c      	mov	r4, r1
 8001572:	4a57      	ldr	r2, [pc, #348]	; (80016d0 <lineTrace+0x260>)
 8001574:	e9c2 3400 	strd	r3, r4, [r2]
	d = kd * (def - pre_def) / DELTA_T; //D制御
 8001578:	4b56      	ldr	r3, [pc, #344]	; (80016d4 <lineTrace+0x264>)
 800157a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800157e:	461a      	mov	r2, r3
 8001580:	4623      	mov	r3, r4
 8001582:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001586:	f7fe fe23 	bl	80001d0 <__aeabi_dsub>
 800158a:	4603      	mov	r3, r0
 800158c:	460c      	mov	r4, r1
 800158e:	4618      	mov	r0, r3
 8001590:	4621      	mov	r1, r4
 8001592:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001596:	f7fe ffd3 	bl	8000540 <__aeabi_dmul>
 800159a:	4603      	mov	r3, r0
 800159c:	460c      	mov	r4, r1
 800159e:	4618      	mov	r0, r3
 80015a0:	4621      	mov	r1, r4
 80015a2:	a33b      	add	r3, pc, #236	; (adr r3, 8001690 <lineTrace+0x220>)
 80015a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a8:	f7ff f8f4 	bl	8000794 <__aeabi_ddiv>
 80015ac:	4603      	mov	r3, r0
 80015ae:	460c      	mov	r4, r1
 80015b0:	e9c7 3400 	strd	r3, r4, [r7]

	motor_L = speed_L + (int)( p + i + d );
 80015b4:	4b46      	ldr	r3, [pc, #280]	; (80016d0 <lineTrace+0x260>)
 80015b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015be:	f7fe fe09 	bl	80001d4 <__adddf3>
 80015c2:	4603      	mov	r3, r0
 80015c4:	460c      	mov	r4, r1
 80015c6:	4618      	mov	r0, r3
 80015c8:	4621      	mov	r1, r4
 80015ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015ce:	f7fe fe01 	bl	80001d4 <__adddf3>
 80015d2:	4603      	mov	r3, r0
 80015d4:	460c      	mov	r4, r1
 80015d6:	4618      	mov	r0, r3
 80015d8:	4621      	mov	r1, r4
 80015da:	f7ff f9c3 	bl	8000964 <__aeabi_d2iz>
 80015de:	4603      	mov	r3, r0
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b3d      	ldr	r3, [pc, #244]	; (80016d8 <lineTrace+0x268>)
 80015e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	4413      	add	r3, r2
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	b21a      	sxth	r2, r3
 80015f0:	4b3a      	ldr	r3, [pc, #232]	; (80016dc <lineTrace+0x26c>)
 80015f2:	801a      	strh	r2, [r3, #0]
	motor_R = speed_R - ( p + i + d );
 80015f4:	4b3a      	ldr	r3, [pc, #232]	; (80016e0 <lineTrace+0x270>)
 80015f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ff36 	bl	800046c <__aeabi_i2d>
 8001600:	4604      	mov	r4, r0
 8001602:	460d      	mov	r5, r1
 8001604:	4b32      	ldr	r3, [pc, #200]	; (80016d0 <lineTrace+0x260>)
 8001606:	e9d3 0100 	ldrd	r0, r1, [r3]
 800160a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800160e:	f7fe fde1 	bl	80001d4 <__adddf3>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800161e:	f7fe fdd9 	bl	80001d4 <__adddf3>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4620      	mov	r0, r4
 8001628:	4629      	mov	r1, r5
 800162a:	f7fe fdd1 	bl	80001d0 <__aeabi_dsub>
 800162e:	4603      	mov	r3, r0
 8001630:	460c      	mov	r4, r1
 8001632:	4618      	mov	r0, r3
 8001634:	4621      	mov	r1, r4
 8001636:	f7ff f995 	bl	8000964 <__aeabi_d2iz>
 800163a:	4603      	mov	r3, r0
 800163c:	b21a      	sxth	r2, r3
 800163e:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <lineTrace+0x274>)
 8001640:	801a      	strh	r2, [r3, #0]

	pre_def = def;
 8001642:	4a24      	ldr	r2, [pc, #144]	; (80016d4 <lineTrace+0x264>)
 8001644:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001648:	e9c2 3400 	strd	r3, r4, [r2]

	mon_def = def;
 800164c:	4a26      	ldr	r2, [pc, #152]	; (80016e8 <lineTrace+0x278>)
 800164e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001652:	e9c2 3400 	strd	r3, r4, [r2]
	mon_pid = p + i + d;
 8001656:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <lineTrace+0x260>)
 8001658:	e9d3 0100 	ldrd	r0, r1, [r3]
 800165c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001660:	f7fe fdb8 	bl	80001d4 <__adddf3>
 8001664:	4603      	mov	r3, r0
 8001666:	460c      	mov	r4, r1
 8001668:	4618      	mov	r0, r3
 800166a:	4621      	mov	r1, r4
 800166c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001670:	f7fe fdb0 	bl	80001d4 <__adddf3>
 8001674:	4603      	mov	r3, r0
 8001676:	460c      	mov	r4, r1
 8001678:	4a1c      	ldr	r2, [pc, #112]	; (80016ec <lineTrace+0x27c>)
 800167a:	e9c2 3400 	strd	r3, r4, [r2]

}
 800167e:	bf00      	nop
 8001680:	3730      	adds	r7, #48	; 0x30
 8001682:	46bd      	mov	sp, r7
 8001684:	bdb0      	pop	{r4, r5, r7, pc}
 8001686:	bf00      	nop
 8001688:	47ae147b 	.word	0x47ae147b
 800168c:	3f847ae1 	.word	0x3f847ae1
 8001690:	d2f1a9fc 	.word	0xd2f1a9fc
 8001694:	3f50624d 	.word	0x3f50624d
 8001698:	3ff00000 	.word	0x3ff00000
 800169c:	2000013c 	.word	0x2000013c
 80016a0:	200001b4 	.word	0x200001b4
 80016a4:	200001be 	.word	0x200001be
 80016a8:	20000198 	.word	0x20000198
 80016ac:	200001b2 	.word	0x200001b2
 80016b0:	200001b0 	.word	0x200001b0
 80016b4:	2aaaaaab 	.word	0x2aaaaaab
 80016b8:	20000196 	.word	0x20000196
 80016bc:	20000190 	.word	0x20000190
 80016c0:	200001bc 	.word	0x200001bc
 80016c4:	200001ac 	.word	0x200001ac
 80016c8:	20000192 	.word	0x20000192
 80016cc:	20000138 	.word	0x20000138
 80016d0:	20000120 	.word	0x20000120
 80016d4:	20000128 	.word	0x20000128
 80016d8:	200001c0 	.word	0x200001c0
 80016dc:	200001ae 	.word	0x200001ae
 80016e0:	200001c2 	.word	0x200001c2
 80016e4:	20000194 	.word	0x20000194
 80016e8:	20000188 	.word	0x20000188
 80016ec:	200001a0 	.word	0x200001a0

080016f0 <updateSideSensorState>:

void updateSideSensorState()
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	static uint16_t cnt_L, cnt_R;

	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == 0) cnt_L++;
 80016f4:	2104      	movs	r1, #4
 80016f6:	4821      	ldr	r0, [pc, #132]	; (800177c <updateSideSensorState+0x8c>)
 80016f8:	f002 fe84 	bl	8004404 <HAL_GPIO_ReadPin>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d106      	bne.n	8001710 <updateSideSensorState+0x20>
 8001702:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <updateSideSensorState+0x90>)
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	3301      	adds	r3, #1
 8001708:	b29a      	uxth	r2, r3
 800170a:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <updateSideSensorState+0x90>)
 800170c:	801a      	strh	r2, [r3, #0]
 800170e:	e002      	b.n	8001716 <updateSideSensorState+0x26>
	else cnt_L = 0;
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <updateSideSensorState+0x90>)
 8001712:	2200      	movs	r2, #0
 8001714:	801a      	strh	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == 0) cnt_R++;
 8001716:	2108      	movs	r1, #8
 8001718:	4818      	ldr	r0, [pc, #96]	; (800177c <updateSideSensorState+0x8c>)
 800171a:	f002 fe73 	bl	8004404 <HAL_GPIO_ReadPin>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d106      	bne.n	8001732 <updateSideSensorState+0x42>
 8001724:	4b17      	ldr	r3, [pc, #92]	; (8001784 <updateSideSensorState+0x94>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	b29a      	uxth	r2, r3
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <updateSideSensorState+0x94>)
 800172e:	801a      	strh	r2, [r3, #0]
 8001730:	e002      	b.n	8001738 <updateSideSensorState+0x48>
	else cnt_R = 0;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <updateSideSensorState+0x94>)
 8001734:	2200      	movs	r2, #0
 8001736:	801a      	strh	r2, [r3, #0]

	if(cnt_L >= 5){
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <updateSideSensorState+0x90>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	2b04      	cmp	r3, #4
 800173e:	d903      	bls.n	8001748 <updateSideSensorState+0x58>
		side_sensor_L = 1;
 8001740:	4b11      	ldr	r3, [pc, #68]	; (8001788 <updateSideSensorState+0x98>)
 8001742:	2201      	movs	r2, #1
 8001744:	701a      	strb	r2, [r3, #0]
 8001746:	e002      	b.n	800174e <updateSideSensorState+0x5e>
	}
	else{
		side_sensor_L = 0;
 8001748:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <updateSideSensorState+0x98>)
 800174a:	2200      	movs	r2, #0
 800174c:	701a      	strb	r2, [r3, #0]
	}

	if(cnt_R >= 5){
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <updateSideSensorState+0x94>)
 8001750:	881b      	ldrh	r3, [r3, #0]
 8001752:	2b04      	cmp	r3, #4
 8001754:	d903      	bls.n	800175e <updateSideSensorState+0x6e>
		side_sensor_R = 1;
 8001756:	4b0d      	ldr	r3, [pc, #52]	; (800178c <updateSideSensorState+0x9c>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
 800175c:	e002      	b.n	8001764 <updateSideSensorState+0x74>
	}
	else{
		side_sensor_R = 0;
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <updateSideSensorState+0x9c>)
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]
	}

	mon_cnt_L = cnt_L;
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <updateSideSensorState+0x90>)
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	b21a      	sxth	r2, r3
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <updateSideSensorState+0xa0>)
 800176c:	801a      	strh	r2, [r3, #0]
	mon_cnt_R = cnt_R;
 800176e:	4b05      	ldr	r3, [pc, #20]	; (8001784 <updateSideSensorState+0x94>)
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	b21a      	sxth	r2, r3
 8001774:	4b07      	ldr	r3, [pc, #28]	; (8001794 <updateSideSensorState+0xa4>)
 8001776:	801a      	strh	r2, [r3, #0]

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40020800 	.word	0x40020800
 8001780:	20000130 	.word	0x20000130
 8001784:	20000132 	.word	0x20000132
 8001788:	200001ba 	.word	0x200001ba
 800178c:	2000013a 	.word	0x2000013a
 8001790:	200001a8 	.word	0x200001a8
 8001794:	200001aa 	.word	0x200001aa

08001798 <read_byte>:
#include "mpu6500.h"

volatile int16_t xa, ya, za;
volatile int16_t xg, yg, zg;

uint8_t read_byte( uint8_t reg ) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

		ret = reg | 0x80;
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	73fb      	strb	r3, [r7, #15]
		CS_RESET;
 80017ac:	2200      	movs	r2, #0
 80017ae:	2104      	movs	r1, #4
 80017b0:	480d      	ldr	r0, [pc, #52]	; (80017e8 <read_byte+0x50>)
 80017b2:	f002 fe3f 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 80017b6:	f107 010f 	add.w	r1, r7, #15
 80017ba:	2364      	movs	r3, #100	; 0x64
 80017bc:	2201      	movs	r2, #1
 80017be:	480b      	ldr	r0, [pc, #44]	; (80017ec <read_byte+0x54>)
 80017c0:	f003 fc2a 	bl	8005018 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, &val, 1, 100);
 80017c4:	f107 010e 	add.w	r1, r7, #14
 80017c8:	2364      	movs	r3, #100	; 0x64
 80017ca:	2201      	movs	r2, #1
 80017cc:	4807      	ldr	r0, [pc, #28]	; (80017ec <read_byte+0x54>)
 80017ce:	f003 fd57 	bl	8005280 <HAL_SPI_Receive>
		CS_SET;
 80017d2:	2201      	movs	r2, #1
 80017d4:	2104      	movs	r1, #4
 80017d6:	4804      	ldr	r0, [pc, #16]	; (80017e8 <read_byte+0x50>)
 80017d8:	f002 fe2c 	bl	8004434 <HAL_GPIO_WritePin>

	return val;
 80017dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40020c00 	.word	0x40020c00
 80017ec:	200002c8 	.word	0x200002c8

080017f0 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	460a      	mov	r2, r1
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	4613      	mov	r3, r2
 80017fe:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001806:	b2db      	uxtb	r3, r3
 8001808:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800180a:	2200      	movs	r2, #0
 800180c:	2104      	movs	r1, #4
 800180e:	480c      	ldr	r0, [pc, #48]	; (8001840 <write_byte+0x50>)
 8001810:	f002 fe10 	bl	8004434 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 8001814:	f107 010f 	add.w	r1, r7, #15
 8001818:	2364      	movs	r3, #100	; 0x64
 800181a:	2201      	movs	r2, #1
 800181c:	4809      	ldr	r0, [pc, #36]	; (8001844 <write_byte+0x54>)
 800181e:	f003 fbfb 	bl	8005018 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &val, 1, 100);
 8001822:	1db9      	adds	r1, r7, #6
 8001824:	2364      	movs	r3, #100	; 0x64
 8001826:	2201      	movs	r2, #1
 8001828:	4806      	ldr	r0, [pc, #24]	; (8001844 <write_byte+0x54>)
 800182a:	f003 fd29 	bl	8005280 <HAL_SPI_Receive>
	CS_SET;
 800182e:	2201      	movs	r2, #1
 8001830:	2104      	movs	r1, #4
 8001832:	4803      	ldr	r0, [pc, #12]	; (8001840 <write_byte+0x50>)
 8001834:	f002 fdfe 	bl	8004434 <HAL_GPIO_WritePin>
}
 8001838:	bf00      	nop
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40020c00 	.word	0x40020c00
 8001844:	200002c8 	.word	0x200002c8

08001848 <IMU_init>:

uint8_t IMU_init() {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
	uint8_t who_am_i, ret;

	who_am_i = read_byte( 0x75 );
 800184e:	2075      	movs	r0, #117	; 0x75
 8001850:	f7ff ffa2 	bl	8001798 <read_byte>
 8001854:	4603      	mov	r3, r0
 8001856:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0x70 ) {
 8001858:	79bb      	ldrb	r3, [r7, #6]
 800185a:	2b70      	cmp	r3, #112	; 0x70
 800185c:	d110      	bne.n	8001880 <IMU_init+0x38>
		ret = 1;
 800185e:	2301      	movs	r3, #1
 8001860:	71fb      	strb	r3, [r7, #7]
		write_byte(0x6B, 0x00);	//sleep mode解除
 8001862:	2100      	movs	r1, #0
 8001864:	206b      	movs	r0, #107	; 0x6b
 8001866:	f7ff ffc3 	bl	80017f0 <write_byte>
		HAL_Delay(100);
 800186a:	2064      	movs	r0, #100	; 0x64
 800186c:	f001 fb78 	bl	8002f60 <HAL_Delay>
		write_byte(0x1A, 0x00);
 8001870:	2100      	movs	r1, #0
 8001872:	201a      	movs	r0, #26
 8001874:	f7ff ffbc 	bl	80017f0 <write_byte>
		write_byte(0x1B, 0x18);
 8001878:	2118      	movs	r1, #24
 800187a:	201b      	movs	r0, #27
 800187c:	f7ff ffb8 	bl	80017f0 <write_byte>
	}
	return ret;
 8001880:	79fb      	ldrb	r3, [r7, #7]
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
	...

0800188c <read_gyro_data>:

void read_gyro_data() {
 800188c:	b598      	push	{r3, r4, r7, lr}
 800188e:	af00      	add	r7, sp, #0
	xg = ((int16_t)read_byte(0x43) << 8) | ((int16_t)read_byte(0x44));
 8001890:	2043      	movs	r0, #67	; 0x43
 8001892:	f7ff ff81 	bl	8001798 <read_byte>
 8001896:	4603      	mov	r3, r0
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	b21c      	sxth	r4, r3
 800189c:	2044      	movs	r0, #68	; 0x44
 800189e:	f7ff ff7b 	bl	8001798 <read_byte>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	4323      	orrs	r3, r4
 80018a8:	b21a      	sxth	r2, r3
 80018aa:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <read_gyro_data+0x64>)
 80018ac:	801a      	strh	r2, [r3, #0]
	yg = ((int16_t)read_byte(0x45) << 8) | ((int16_t)read_byte(0x46));
 80018ae:	2045      	movs	r0, #69	; 0x45
 80018b0:	f7ff ff72 	bl	8001798 <read_byte>
 80018b4:	4603      	mov	r3, r0
 80018b6:	021b      	lsls	r3, r3, #8
 80018b8:	b21c      	sxth	r4, r3
 80018ba:	2046      	movs	r0, #70	; 0x46
 80018bc:	f7ff ff6c 	bl	8001798 <read_byte>
 80018c0:	4603      	mov	r3, r0
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	4323      	orrs	r3, r4
 80018c6:	b21a      	sxth	r2, r3
 80018c8:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <read_gyro_data+0x68>)
 80018ca:	801a      	strh	r2, [r3, #0]
	zg = ((int16_t)read_byte(0x47) << 8) | ((int16_t)read_byte(0x48));
 80018cc:	2047      	movs	r0, #71	; 0x47
 80018ce:	f7ff ff63 	bl	8001798 <read_byte>
 80018d2:	4603      	mov	r3, r0
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	b21c      	sxth	r4, r3
 80018d8:	2048      	movs	r0, #72	; 0x48
 80018da:	f7ff ff5d 	bl	8001798 <read_byte>
 80018de:	4603      	mov	r3, r0
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	4323      	orrs	r3, r4
 80018e4:	b21a      	sxth	r2, r3
 80018e6:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <read_gyro_data+0x6c>)
 80018e8:	801a      	strh	r2, [r3, #0]
}
 80018ea:	bf00      	nop
 80018ec:	bd98      	pop	{r3, r4, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200001cc 	.word	0x200001cc
 80018f4:	200001ca 	.word	0x200001ca
 80018f8:	200001c4 	.word	0x200001c4

080018fc <read_accel_data>:

void read_accel_data() {
 80018fc:	b598      	push	{r3, r4, r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	xa = ((int16_t)read_byte(0x3B) << 8) | ((int16_t)read_byte(0x3C));
 8001900:	203b      	movs	r0, #59	; 0x3b
 8001902:	f7ff ff49 	bl	8001798 <read_byte>
 8001906:	4603      	mov	r3, r0
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	b21c      	sxth	r4, r3
 800190c:	203c      	movs	r0, #60	; 0x3c
 800190e:	f7ff ff43 	bl	8001798 <read_byte>
 8001912:	4603      	mov	r3, r0
 8001914:	b21b      	sxth	r3, r3
 8001916:	4323      	orrs	r3, r4
 8001918:	b21a      	sxth	r2, r3
 800191a:	4b11      	ldr	r3, [pc, #68]	; (8001960 <read_accel_data+0x64>)
 800191c:	801a      	strh	r2, [r3, #0]
	ya = ((int16_t)read_byte(0x3D) << 8) | ((int16_t)read_byte(0x3E));
 800191e:	203d      	movs	r0, #61	; 0x3d
 8001920:	f7ff ff3a 	bl	8001798 <read_byte>
 8001924:	4603      	mov	r3, r0
 8001926:	021b      	lsls	r3, r3, #8
 8001928:	b21c      	sxth	r4, r3
 800192a:	203e      	movs	r0, #62	; 0x3e
 800192c:	f7ff ff34 	bl	8001798 <read_byte>
 8001930:	4603      	mov	r3, r0
 8001932:	b21b      	sxth	r3, r3
 8001934:	4323      	orrs	r3, r4
 8001936:	b21a      	sxth	r2, r3
 8001938:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <read_accel_data+0x68>)
 800193a:	801a      	strh	r2, [r3, #0]
	za = ((int16_t)read_byte(0x3F) << 8) | ((int16_t)read_byte(0x40));
 800193c:	203f      	movs	r0, #63	; 0x3f
 800193e:	f7ff ff2b 	bl	8001798 <read_byte>
 8001942:	4603      	mov	r3, r0
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	b21c      	sxth	r4, r3
 8001948:	2040      	movs	r0, #64	; 0x40
 800194a:	f7ff ff25 	bl	8001798 <read_byte>
 800194e:	4603      	mov	r3, r0
 8001950:	b21b      	sxth	r3, r3
 8001952:	4323      	orrs	r3, r4
 8001954:	b21a      	sxth	r2, r3
 8001956:	4b04      	ldr	r3, [pc, #16]	; (8001968 <read_accel_data+0x6c>)
 8001958:	801a      	strh	r2, [r3, #0]
}
 800195a:	bf00      	nop
 800195c:	bd98      	pop	{r3, r4, r7, pc}
 800195e:	bf00      	nop
 8001960:	200001c8 	.word	0x200001c8
 8001964:	200001ce 	.word	0x200001ce
 8001968:	200001c6 	.word	0x200001c6

0800196c <getEncoder>:

#include "encoder.h"

int16_t enc_l_cnt, enc_r_cnt, enc_l_total, enc_r_total;

void getEncoder(void){
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0

	enc_r_cnt = TIM3 -> CNT;
 8001970:	4b17      	ldr	r3, [pc, #92]	; (80019d0 <getEncoder+0x64>)
 8001972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001974:	b21a      	sxth	r2, r3
 8001976:	4b17      	ldr	r3, [pc, #92]	; (80019d4 <getEncoder+0x68>)
 8001978:	801a      	strh	r2, [r3, #0]
	enc_l_cnt = TIM4 -> CNT;
 800197a:	4b17      	ldr	r3, [pc, #92]	; (80019d8 <getEncoder+0x6c>)
 800197c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197e:	b21a      	sxth	r2, r3
 8001980:	4b16      	ldr	r3, [pc, #88]	; (80019dc <getEncoder+0x70>)
 8001982:	801a      	strh	r2, [r3, #0]

	TIM3 -> CNT = 0;
 8001984:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <getEncoder+0x64>)
 8001986:	2200      	movs	r2, #0
 8001988:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = 0;
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <getEncoder+0x6c>)
 800198c:	2200      	movs	r2, #0
 800198e:	625a      	str	r2, [r3, #36]	; 0x24

	enc_l_total = enc_l_total + enc_l_cnt;
 8001990:	4b13      	ldr	r3, [pc, #76]	; (80019e0 <getEncoder+0x74>)
 8001992:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001996:	b29a      	uxth	r2, r3
 8001998:	4b10      	ldr	r3, [pc, #64]	; (80019dc <getEncoder+0x70>)
 800199a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	b21a      	sxth	r2, r3
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <getEncoder+0x74>)
 80019a8:	801a      	strh	r2, [r3, #0]
	enc_r_total = enc_r_total - enc_r_cnt;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <getEncoder+0x78>)
 80019ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <getEncoder+0x68>)
 80019b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	b29b      	uxth	r3, r3
 80019be:	b21a      	sxth	r2, r3
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <getEncoder+0x78>)
 80019c2:	801a      	strh	r2, [r3, #0]
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40000400 	.word	0x40000400
 80019d4:	200001d4 	.word	0x200001d4
 80019d8:	40000800 	.word	0x40000800
 80019dc:	200001d0 	.word	0x200001d0
 80019e0:	200001d6 	.word	0x200001d6
 80019e4:	200001d2 	.word	0x200001d2

080019e8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
   if(htim->Instance == TIM6){
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d112      	bne.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0x38>
		timer++;
 80019fa:	4b12      	ldr	r3, [pc, #72]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	3301      	adds	r3, #1
 8001a00:	4a10      	ldr	r2, [pc, #64]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001a02:	6013      	str	r3, [r2, #0]
		read_gyro_data();
 8001a04:	f7ff ff42 	bl	800188c <read_gyro_data>
		read_accel_data();
 8001a08:	f7ff ff78 	bl	80018fc <read_accel_data>
		getAnalogsensor();
 8001a0c:	f7ff faa4 	bl	8000f58 <getAnalogsensor>
		lineTrace();
 8001a10:	f7ff fd2e 	bl	8001470 <lineTrace>
		updateSideSensorState();
 8001a14:	f7ff fe6c 	bl	80016f0 <updateSideSensorState>
		motorSet();
 8001a18:	f7ff f94c 	bl	8000cb4 <motorSet>
		getEncoder();
 8001a1c:	f7ff ffa6 	bl	800196c <getEncoder>
   }
   if(htim->Instance == TIM7){
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a08      	ldr	r2, [pc, #32]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d106      	bne.n	8001a38 <HAL_TIM_PeriodElapsedCallback+0x50>
       timer1++;
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	4a06      	ldr	r2, [pc, #24]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001a32:	6013      	str	r3, [r2, #0]
       storeAdBuffer();
 8001a34:	f7ff f9f4 	bl	8000e20 <storeAdBuffer>
   }
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40001000 	.word	0x40001000
 8001a44:	200001f0 	.word	0x200001f0
 8001a48:	40001400 	.word	0x40001400
 8001a4c:	2000044c 	.word	0x2000044c

08001a50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a54:	f001 fa12 	bl	8002e7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a58:	f000 f8f0 	bl	8001c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a5c:	f000 fd6a 	bl	8002534 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a60:	f000 fd48 	bl	80024f4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001a64:	f000 f954 	bl	8001d10 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001a68:	f000 fa3e 	bl	8001ee8 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001a6c:	f000 faa0 	bl	8001fb0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a70:	f000 fb0c 	bl	800208c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a74:	f000 fb5e 	bl	8002134 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001a78:	f000 fc1a 	bl	80022b0 <MX_TIM8_Init>
  MX_SPI3_Init();
 8001a7c:	f000 fa62 	bl	8001f44 <MX_SPI3_Init>
  MX_TIM12_Init();
 8001a80:	f000 fcbe 	bl	8002400 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8001a84:	f000 fd0c 	bl	80024a0 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001a88:	f000 fba8 	bl	80021dc <MX_TIM6_Init>
  MX_TIM7_Init();
 8001a8c:	f000 fbdc 	bl	8002248 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  while(1){
	  if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8) == 0) {
 8001a90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a94:	485c      	ldr	r0, [pc, #368]	; (8001c08 <main+0x1b8>)
 8001a96:	f002 fcb5 	bl	8004404 <HAL_GPIO_ReadPin>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f7      	bne.n	8001a90 <main+0x40>
		  HAL_Delay(500);
 8001aa0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aa4:	f001 fa5c 	bl	8002f60 <HAL_Delay>
		  break;
 8001aa8:	bf00      	nop
	  }
  }

  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);	//encoderカウントスタート
 8001aaa:	213c      	movs	r1, #60	; 0x3c
 8001aac:	4857      	ldr	r0, [pc, #348]	; (8001c0c <main+0x1bc>)
 8001aae:	f004 fa0d 	bl	8005ecc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);	//encoderカウントスタート
 8001ab2:	213c      	movs	r1, #60	; 0x3c
 8001ab4:	4856      	ldr	r0, [pc, #344]	; (8001c10 <main+0x1c0>)
 8001ab6:	f004 fa09 	bl	8005ecc <HAL_TIM_Encoder_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001aba:	2100      	movs	r1, #0
 8001abc:	4855      	ldr	r0, [pc, #340]	; (8001c14 <main+0x1c4>)
 8001abe:	f004 f935 	bl	8005d2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001ac2:	2104      	movs	r1, #4
 8001ac4:	4853      	ldr	r0, [pc, #332]	; (8001c14 <main+0x1c4>)
 8001ac6:	f004 f931 	bl	8005d2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001aca:	2108      	movs	r1, #8
 8001acc:	4851      	ldr	r0, [pc, #324]	; (8001c14 <main+0x1c4>)
 8001ace:	f004 f92d 	bl	8005d2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8001ad2:	210c      	movs	r1, #12
 8001ad4:	484f      	ldr	r0, [pc, #316]	; (8001c14 <main+0x1c4>)
 8001ad6:	f004 f929 	bl	8005d2c <HAL_TIM_PWM_Start>

  //motor driver wakeup
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, MAX_COUNTER_PERIOD);
 8001ada:	4b4e      	ldr	r3, [pc, #312]	; (8001c14 <main+0x1c4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f240 628e 	movw	r2, #1678	; 0x68e
 8001ae2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, MAX_COUNTER_PERIOD);
 8001ae4:	4b4b      	ldr	r3, [pc, #300]	; (8001c14 <main+0x1c4>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f240 628e 	movw	r2, #1678	; 0x68e
 8001aec:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, MAX_COUNTER_PERIOD);
 8001aee:	4b49      	ldr	r3, [pc, #292]	; (8001c14 <main+0x1c4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f240 628e 	movw	r2, #1678	; 0x68e
 8001af6:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, MAX_COUNTER_PERIOD);
 8001af8:	4b46      	ldr	r3, [pc, #280]	; (8001c14 <main+0x1c4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f240 628e 	movw	r2, #1678	; 0x68e
 8001b00:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_Delay(500);
 8001b02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b06:	f001 fa2b 	bl	8002f60 <HAL_Delay>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, LINESENSOR_ADC_NUM);
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	4942      	ldr	r1, [pc, #264]	; (8001c18 <main+0x1c8>)
 8001b0e:	4843      	ldr	r0, [pc, #268]	; (8001c1c <main+0x1cc>)
 8001b10:	f001 fa8c 	bl	800302c <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start_IT(&htim6);
 8001b14:	4842      	ldr	r0, [pc, #264]	; (8001c20 <main+0x1d0>)
 8001b16:	f004 f8ba 	bl	8005c8e <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001b1a:	4842      	ldr	r0, [pc, #264]	; (8001c24 <main+0x1d4>)
 8001b1c:	f004 f8b7 	bl	8005c8e <HAL_TIM_Base_Start_IT>
  mon_who = IMU_init();
 8001b20:	f7ff fe92 	bl	8001848 <IMU_init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	b21a      	sxth	r2, r3
 8001b28:	4b3f      	ldr	r3, [pc, #252]	; (8001c28 <main+0x1d8>)
 8001b2a:	801a      	strh	r2, [r3, #0]

  speed_L = speed_R = 500; //550
 8001b2c:	4b3f      	ldr	r3, [pc, #252]	; (8001c2c <main+0x1dc>)
 8001b2e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b32:	801a      	strh	r2, [r3, #0]
 8001b34:	4b3d      	ldr	r3, [pc, #244]	; (8001c2c <main+0x1dc>)
 8001b36:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b3a:	4b3d      	ldr	r3, [pc, #244]	; (8001c30 <main+0x1e0>)
 8001b3c:	801a      	strh	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(pattern){
 8001b3e:	4b3d      	ldr	r3, [pc, #244]	; (8001c34 <main+0x1e4>)
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	2b1e      	cmp	r3, #30
 8001b44:	d8fb      	bhi.n	8001b3e <main+0xee>
 8001b46:	a201      	add	r2, pc, #4	; (adr r2, 8001b4c <main+0xfc>)
 8001b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b4c:	08001bc9 	.word	0x08001bc9
 8001b50:	08001b3f 	.word	0x08001b3f
 8001b54:	08001b3f 	.word	0x08001b3f
 8001b58:	08001b3f 	.word	0x08001b3f
 8001b5c:	08001b3f 	.word	0x08001b3f
 8001b60:	08001b3f 	.word	0x08001b3f
 8001b64:	08001b3f 	.word	0x08001b3f
 8001b68:	08001b3f 	.word	0x08001b3f
 8001b6c:	08001b3f 	.word	0x08001b3f
 8001b70:	08001b3f 	.word	0x08001b3f
 8001b74:	08001bd9 	.word	0x08001bd9
 8001b78:	08001b3f 	.word	0x08001b3f
 8001b7c:	08001b3f 	.word	0x08001b3f
 8001b80:	08001b3f 	.word	0x08001b3f
 8001b84:	08001b3f 	.word	0x08001b3f
 8001b88:	08001b3f 	.word	0x08001b3f
 8001b8c:	08001b3f 	.word	0x08001b3f
 8001b90:	08001b3f 	.word	0x08001b3f
 8001b94:	08001b3f 	.word	0x08001b3f
 8001b98:	08001b3f 	.word	0x08001b3f
 8001b9c:	08001be9 	.word	0x08001be9
 8001ba0:	08001b3f 	.word	0x08001b3f
 8001ba4:	08001b3f 	.word	0x08001b3f
 8001ba8:	08001b3f 	.word	0x08001b3f
 8001bac:	08001b3f 	.word	0x08001b3f
 8001bb0:	08001b3f 	.word	0x08001b3f
 8001bb4:	08001b3f 	.word	0x08001b3f
 8001bb8:	08001b3f 	.word	0x08001b3f
 8001bbc:	08001b3f 	.word	0x08001b3f
 8001bc0:	08001b3f 	.word	0x08001b3f
 8001bc4:	08001b3f 	.word	0x08001b3f
		  case 0:
			  if(side_sensor_R == 1) pattern = 10;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <main+0x1e8>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d116      	bne.n	8001bfe <main+0x1ae>
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <main+0x1e4>)
 8001bd2:	220a      	movs	r2, #10
 8001bd4:	801a      	strh	r2, [r3, #0]

			  break;
 8001bd6:	e012      	b.n	8001bfe <main+0x1ae>

		  case 10:
			  HAL_Delay(9000);
 8001bd8:	f242 3028 	movw	r0, #9000	; 0x2328
 8001bdc:	f001 f9c0 	bl	8002f60 <HAL_Delay>
			  pattern = 20;
 8001be0:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <main+0x1e4>)
 8001be2:	2214      	movs	r2, #20
 8001be4:	801a      	strh	r2, [r3, #0]

			  break;
 8001be6:	e00d      	b.n	8001c04 <main+0x1b4>

		  case 20:
			  if(side_sensor_R == 1){
 8001be8:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <main+0x1e8>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d108      	bne.n	8001c02 <main+0x1b2>
				  HAL_Delay(100);
 8001bf0:	2064      	movs	r0, #100	; 0x64
 8001bf2:	f001 f9b5 	bl	8002f60 <HAL_Delay>
				  pattern = 30;
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <main+0x1e4>)
 8001bf8:	221e      	movs	r2, #30
 8001bfa:	801a      	strh	r2, [r3, #0]
			  }

			  break;
 8001bfc:	e001      	b.n	8001c02 <main+0x1b2>
			  break;
 8001bfe:	bf00      	nop
 8001c00:	e79d      	b.n	8001b3e <main+0xee>
			  break;
 8001c02:	bf00      	nop
	  switch(pattern){
 8001c04:	e79b      	b.n	8001b3e <main+0xee>
 8001c06:	bf00      	nop
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	20000288 	.word	0x20000288
 8001c10:	200001f4 	.word	0x200001f4
 8001c14:	20000140 	.word	0x20000140
 8001c18:	200001d8 	.word	0x200001d8
 8001c1c:	20000324 	.word	0x20000324
 8001c20:	2000040c 	.word	0x2000040c
 8001c24:	200004d4 	.word	0x200004d4
 8001c28:	20000490 	.word	0x20000490
 8001c2c:	200001c2 	.word	0x200001c2
 8001c30:	200001c0 	.word	0x200001c0
 8001c34:	20000320 	.word	0x20000320
 8001c38:	2000013a 	.word	0x2000013a

08001c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b094      	sub	sp, #80	; 0x50
 8001c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c42:	f107 0320 	add.w	r3, r7, #32
 8001c46:	2230      	movs	r2, #48	; 0x30
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f005 fab2 	bl	80071b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c60:	2300      	movs	r3, #0
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <SystemClock_Config+0xcc>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	4a27      	ldr	r2, [pc, #156]	; (8001d08 <SystemClock_Config+0xcc>)
 8001c6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c70:	4b25      	ldr	r3, [pc, #148]	; (8001d08 <SystemClock_Config+0xcc>)
 8001c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <SystemClock_Config+0xd0>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a21      	ldr	r2, [pc, #132]	; (8001d0c <SystemClock_Config+0xd0>)
 8001c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	4b1f      	ldr	r3, [pc, #124]	; (8001d0c <SystemClock_Config+0xd0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ca6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001caa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001cac:	2306      	movs	r3, #6
 8001cae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001cb0:	23a8      	movs	r3, #168	; 0xa8
 8001cb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cb8:	2307      	movs	r3, #7
 8001cba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cbc:	f107 0320 	add.w	r3, r7, #32
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f002 fd09 	bl	80046d8 <HAL_RCC_OscConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ccc:	f000 fcd0 	bl	8002670 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd0:	230f      	movs	r3, #15
 8001cd2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cdc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ce0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ce2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	2105      	movs	r1, #5
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f002 ff62 	bl	8004bb8 <HAL_RCC_ClockConfig>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cfa:	f000 fcb9 	bl	8002670 <Error_Handler>
  }
}
 8001cfe:	bf00      	nop
 8001d00:	3750      	adds	r7, #80	; 0x50
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40007000 	.word	0x40007000

08001d10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d16:	463b      	mov	r3, r7
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d22:	4b6e      	ldr	r3, [pc, #440]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d24:	4a6e      	ldr	r2, [pc, #440]	; (8001ee0 <MX_ADC1_Init+0x1d0>)
 8001d26:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d28:	4b6c      	ldr	r3, [pc, #432]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d2e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d30:	4b6a      	ldr	r3, [pc, #424]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001d36:	4b69      	ldr	r3, [pc, #420]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d3c:	4b67      	ldr	r3, [pc, #412]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d42:	4b66      	ldr	r3, [pc, #408]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d4a:	4b64      	ldr	r3, [pc, #400]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d50:	4b62      	ldr	r3, [pc, #392]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d52:	4a64      	ldr	r2, [pc, #400]	; (8001ee4 <MX_ADC1_Init+0x1d4>)
 8001d54:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d56:	4b61      	ldr	r3, [pc, #388]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 8001d5c:	4b5f      	ldr	r3, [pc, #380]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d5e:	220c      	movs	r2, #12
 8001d60:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d62:	4b5e      	ldr	r3, [pc, #376]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d6a:	4b5c      	ldr	r3, [pc, #368]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d70:	485a      	ldr	r0, [pc, #360]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d72:	f001 f917 	bl	8002fa4 <HAL_ADC_Init>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d7c:	f000 fc78 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d84:	2301      	movs	r3, #1
 8001d86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001d88:	2304      	movs	r3, #4
 8001d8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d8c:	463b      	mov	r3, r7
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4852      	ldr	r0, [pc, #328]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001d92:	f001 fa5b 	bl	800324c <HAL_ADC_ConfigChannel>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d9c:	f000 fc68 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001da0:	2301      	movs	r3, #1
 8001da2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001da4:	2302      	movs	r3, #2
 8001da6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001da8:	463b      	mov	r3, r7
 8001daa:	4619      	mov	r1, r3
 8001dac:	484b      	ldr	r0, [pc, #300]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001dae:	f001 fa4d 	bl	800324c <HAL_ADC_ConfigChannel>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001db8:	f000 fc5a 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4844      	ldr	r0, [pc, #272]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001dca:	f001 fa3f 	bl	800324c <HAL_ADC_ConfigChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001dd4:	f000 fc4c 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001ddc:	2304      	movs	r3, #4
 8001dde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001de0:	463b      	mov	r3, r7
 8001de2:	4619      	mov	r1, r3
 8001de4:	483d      	ldr	r0, [pc, #244]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001de6:	f001 fa31 	bl	800324c <HAL_ADC_ConfigChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001df0:	f000 fc3e 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001df4:	2304      	movs	r3, #4
 8001df6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001df8:	2305      	movs	r3, #5
 8001dfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4836      	ldr	r0, [pc, #216]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001e02:	f001 fa23 	bl	800324c <HAL_ADC_ConfigChannel>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001e0c:	f000 fc30 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e10:	2305      	movs	r3, #5
 8001e12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001e14:	2306      	movs	r3, #6
 8001e16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e18:	463b      	mov	r3, r7
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	482f      	ldr	r0, [pc, #188]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001e1e:	f001 fa15 	bl	800324c <HAL_ADC_ConfigChannel>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001e28:	f000 fc22 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001e2c:	2306      	movs	r3, #6
 8001e2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001e30:	2307      	movs	r3, #7
 8001e32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e34:	463b      	mov	r3, r7
 8001e36:	4619      	mov	r1, r3
 8001e38:	4828      	ldr	r0, [pc, #160]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001e3a:	f001 fa07 	bl	800324c <HAL_ADC_ConfigChannel>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001e44:	f000 fc14 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001e48:	2307      	movs	r3, #7
 8001e4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	4619      	mov	r1, r3
 8001e54:	4821      	ldr	r0, [pc, #132]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001e56:	f001 f9f9 	bl	800324c <HAL_ADC_ConfigChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001e60:	f000 fc06 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001e64:	2308      	movs	r3, #8
 8001e66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001e68:	2309      	movs	r3, #9
 8001e6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4619      	mov	r1, r3
 8001e70:	481a      	ldr	r0, [pc, #104]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001e72:	f001 f9eb 	bl	800324c <HAL_ADC_ConfigChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001e7c:	f000 fbf8 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001e80:	2309      	movs	r3, #9
 8001e82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001e84:	230a      	movs	r3, #10
 8001e86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4813      	ldr	r0, [pc, #76]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001e8e:	f001 f9dd 	bl	800324c <HAL_ADC_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001e98:	f000 fbea 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001e9c:	230e      	movs	r3, #14
 8001e9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001ea0:	230b      	movs	r3, #11
 8001ea2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	480c      	ldr	r0, [pc, #48]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001eaa:	f001 f9cf 	bl	800324c <HAL_ADC_ConfigChannel>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001eb4:	f000 fbdc 	bl	8002670 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001eb8:	230f      	movs	r3, #15
 8001eba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001ebc:	230c      	movs	r3, #12
 8001ebe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4805      	ldr	r0, [pc, #20]	; (8001edc <MX_ADC1_Init+0x1cc>)
 8001ec6:	f001 f9c1 	bl	800324c <HAL_ADC_ConfigChannel>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001ed0:	f000 fbce 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000324 	.word	0x20000324
 8001ee0:	40012000 	.word	0x40012000
 8001ee4:	0f000001 	.word	0x0f000001

08001ee8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001eec:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001eee:	4a13      	ldr	r2, [pc, #76]	; (8001f3c <MX_I2C1_Init+0x54>)
 8001ef0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ef2:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001ef4:	4a12      	ldr	r2, [pc, #72]	; (8001f40 <MX_I2C1_Init+0x58>)
 8001ef6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ef8:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001efe:	4b0e      	ldr	r3, [pc, #56]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f18:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f24:	4804      	ldr	r0, [pc, #16]	; (8001f38 <MX_I2C1_Init+0x50>)
 8001f26:	f002 fa9f 	bl	8004468 <HAL_I2C_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f30:	f000 fb9e 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000234 	.word	0x20000234
 8001f3c:	40005400 	.word	0x40005400
 8001f40:	000186a0 	.word	0x000186a0

08001f44 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001f48:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f4a:	4a18      	ldr	r2, [pc, #96]	; (8001fac <MX_SPI3_Init+0x68>)
 8001f4c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001f4e:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f54:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001f56:	4b14      	ldr	r3, [pc, #80]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f62:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f74:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f78:	2218      	movs	r2, #24
 8001f7a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f82:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f88:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f90:	220a      	movs	r2, #10
 8001f92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001f94:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <MX_SPI3_Init+0x64>)
 8001f96:	f002 ffdb 	bl	8004f50 <HAL_SPI_Init>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001fa0:	f000 fb66 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	200002c8 	.word	0x200002c8
 8001fac:	40003c00 	.word	0x40003c00

08001fb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb6:	f107 0320 	add.w	r3, r7, #32
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fc0:	1d3b      	adds	r3, r7, #4
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]
 8001fc6:	605a      	str	r2, [r3, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
 8001fca:	60da      	str	r2, [r3, #12]
 8001fcc:	611a      	str	r2, [r3, #16]
 8001fce:	615a      	str	r2, [r3, #20]
 8001fd0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fd2:	4b2d      	ldr	r3, [pc, #180]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001fd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fd8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fda:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe0:	4b29      	ldr	r3, [pc, #164]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fe6:	4b28      	ldr	r3, [pc, #160]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fee:	4b26      	ldr	r3, [pc, #152]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff4:	4b24      	ldr	r3, [pc, #144]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ffa:	4823      	ldr	r0, [pc, #140]	; (8002088 <MX_TIM2_Init+0xd8>)
 8001ffc:	f003 fe6b 	bl	8005cd6 <HAL_TIM_PWM_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002006:	f000 fb33 	bl	8002670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002012:	f107 0320 	add.w	r3, r7, #32
 8002016:	4619      	mov	r1, r3
 8002018:	481b      	ldr	r0, [pc, #108]	; (8002088 <MX_TIM2_Init+0xd8>)
 800201a:	f004 fbfb 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002024:	f000 fb24 	bl	8002670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002028:	2360      	movs	r3, #96	; 0x60
 800202a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	2200      	movs	r2, #0
 800203c:	4619      	mov	r1, r3
 800203e:	4812      	ldr	r0, [pc, #72]	; (8002088 <MX_TIM2_Init+0xd8>)
 8002040:	f004 f884 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800204a:	f000 fb11 	bl	8002670 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800204e:	1d3b      	adds	r3, r7, #4
 8002050:	2208      	movs	r2, #8
 8002052:	4619      	mov	r1, r3
 8002054:	480c      	ldr	r0, [pc, #48]	; (8002088 <MX_TIM2_Init+0xd8>)
 8002056:	f004 f879 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002060:	f000 fb06 	bl	8002670 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	220c      	movs	r2, #12
 8002068:	4619      	mov	r1, r3
 800206a:	4807      	ldr	r0, [pc, #28]	; (8002088 <MX_TIM2_Init+0xd8>)
 800206c:	f004 f86e 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8002076:	f000 fafb 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800207a:	4803      	ldr	r0, [pc, #12]	; (8002088 <MX_TIM2_Init+0xd8>)
 800207c:	f000 fd7a 	bl	8002b74 <HAL_TIM_MspPostInit>

}
 8002080:	bf00      	nop
 8002082:	3728      	adds	r7, #40	; 0x28
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000450 	.word	0x20000450

0800208c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08c      	sub	sp, #48	; 0x30
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	2224      	movs	r2, #36	; 0x24
 8002098:	2100      	movs	r1, #0
 800209a:	4618      	mov	r0, r3
 800209c:	f005 f88a 	bl	80071b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020a8:	4b20      	ldr	r3, [pc, #128]	; (800212c <MX_TIM3_Init+0xa0>)
 80020aa:	4a21      	ldr	r2, [pc, #132]	; (8002130 <MX_TIM3_Init+0xa4>)
 80020ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020ae:	4b1f      	ldr	r3, [pc, #124]	; (800212c <MX_TIM3_Init+0xa0>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b4:	4b1d      	ldr	r3, [pc, #116]	; (800212c <MX_TIM3_Init+0xa0>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020ba:	4b1c      	ldr	r3, [pc, #112]	; (800212c <MX_TIM3_Init+0xa0>)
 80020bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c2:	4b1a      	ldr	r3, [pc, #104]	; (800212c <MX_TIM3_Init+0xa0>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c8:	4b18      	ldr	r3, [pc, #96]	; (800212c <MX_TIM3_Init+0xa0>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020ce:	2303      	movs	r3, #3
 80020d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020d6:	2301      	movs	r3, #1
 80020d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020da:	2300      	movs	r3, #0
 80020dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020e2:	2300      	movs	r3, #0
 80020e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020e6:	2301      	movs	r3, #1
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80020f2:	f107 030c 	add.w	r3, r7, #12
 80020f6:	4619      	mov	r1, r3
 80020f8:	480c      	ldr	r0, [pc, #48]	; (800212c <MX_TIM3_Init+0xa0>)
 80020fa:	f003 fe55 	bl	8005da8 <HAL_TIM_Encoder_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002104:	f000 fab4 	bl	8002670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002108:	2300      	movs	r3, #0
 800210a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002110:	1d3b      	adds	r3, r7, #4
 8002112:	4619      	mov	r1, r3
 8002114:	4805      	ldr	r0, [pc, #20]	; (800212c <MX_TIM3_Init+0xa0>)
 8002116:	f004 fb7d 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002120:	f000 faa6 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002124:	bf00      	nop
 8002126:	3730      	adds	r7, #48	; 0x30
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000288 	.word	0x20000288
 8002130:	40000400 	.word	0x40000400

08002134 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08c      	sub	sp, #48	; 0x30
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800213a:	f107 030c 	add.w	r3, r7, #12
 800213e:	2224      	movs	r2, #36	; 0x24
 8002140:	2100      	movs	r1, #0
 8002142:	4618      	mov	r0, r3
 8002144:	f005 f836 	bl	80071b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002150:	4b20      	ldr	r3, [pc, #128]	; (80021d4 <MX_TIM4_Init+0xa0>)
 8002152:	4a21      	ldr	r2, [pc, #132]	; (80021d8 <MX_TIM4_Init+0xa4>)
 8002154:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002156:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <MX_TIM4_Init+0xa0>)
 8002158:	2200      	movs	r2, #0
 800215a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215c:	4b1d      	ldr	r3, [pc, #116]	; (80021d4 <MX_TIM4_Init+0xa0>)
 800215e:	2200      	movs	r2, #0
 8002160:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002162:	4b1c      	ldr	r3, [pc, #112]	; (80021d4 <MX_TIM4_Init+0xa0>)
 8002164:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002168:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800216a:	4b1a      	ldr	r3, [pc, #104]	; (80021d4 <MX_TIM4_Init+0xa0>)
 800216c:	2200      	movs	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002170:	4b18      	ldr	r3, [pc, #96]	; (80021d4 <MX_TIM4_Init+0xa0>)
 8002172:	2200      	movs	r2, #0
 8002174:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002176:	2303      	movs	r3, #3
 8002178:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800217a:	2300      	movs	r3, #0
 800217c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800217e:	2301      	movs	r3, #1
 8002180:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002182:	2300      	movs	r3, #0
 8002184:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800218e:	2301      	movs	r3, #1
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002192:	2300      	movs	r3, #0
 8002194:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	4619      	mov	r1, r3
 80021a0:	480c      	ldr	r0, [pc, #48]	; (80021d4 <MX_TIM4_Init+0xa0>)
 80021a2:	f003 fe01 	bl	8005da8 <HAL_TIM_Encoder_Init>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80021ac:	f000 fa60 	bl	8002670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b0:	2300      	movs	r3, #0
 80021b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b4:	2300      	movs	r3, #0
 80021b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	4619      	mov	r1, r3
 80021bc:	4805      	ldr	r0, [pc, #20]	; (80021d4 <MX_TIM4_Init+0xa0>)
 80021be:	f004 fb29 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80021c8:	f000 fa52 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80021cc:	bf00      	nop
 80021ce:	3730      	adds	r7, #48	; 0x30
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	200001f4 	.word	0x200001f4
 80021d8:	40000800 	.word	0x40000800

080021dc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e2:	463b      	mov	r3, r7
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021ea:	4b15      	ldr	r3, [pc, #84]	; (8002240 <MX_TIM6_Init+0x64>)
 80021ec:	4a15      	ldr	r2, [pc, #84]	; (8002244 <MX_TIM6_Init+0x68>)
 80021ee:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 41;
 80021f0:	4b13      	ldr	r3, [pc, #76]	; (8002240 <MX_TIM6_Init+0x64>)
 80021f2:	2229      	movs	r2, #41	; 0x29
 80021f4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f6:	4b12      	ldr	r3, [pc, #72]	; (8002240 <MX_TIM6_Init+0x64>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 80021fc:	4b10      	ldr	r3, [pc, #64]	; (8002240 <MX_TIM6_Init+0x64>)
 80021fe:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002202:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002204:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <MX_TIM6_Init+0x64>)
 8002206:	2200      	movs	r2, #0
 8002208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800220a:	480d      	ldr	r0, [pc, #52]	; (8002240 <MX_TIM6_Init+0x64>)
 800220c:	f003 fd14 	bl	8005c38 <HAL_TIM_Base_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002216:	f000 fa2b 	bl	8002670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002222:	463b      	mov	r3, r7
 8002224:	4619      	mov	r1, r3
 8002226:	4806      	ldr	r0, [pc, #24]	; (8002240 <MX_TIM6_Init+0x64>)
 8002228:	f004 faf4 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002232:	f000 fa1d 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	2000040c 	.word	0x2000040c
 8002244:	40001000 	.word	0x40001000

08002248 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800224e:	463b      	mov	r3, r7
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002256:	4b14      	ldr	r3, [pc, #80]	; (80022a8 <MX_TIM7_Init+0x60>)
 8002258:	4a14      	ldr	r2, [pc, #80]	; (80022ac <MX_TIM7_Init+0x64>)
 800225a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 41;
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <MX_TIM7_Init+0x60>)
 800225e:	2229      	movs	r2, #41	; 0x29
 8002260:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002262:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <MX_TIM7_Init+0x60>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 199;
 8002268:	4b0f      	ldr	r3, [pc, #60]	; (80022a8 <MX_TIM7_Init+0x60>)
 800226a:	22c7      	movs	r2, #199	; 0xc7
 800226c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800226e:	4b0e      	ldr	r3, [pc, #56]	; (80022a8 <MX_TIM7_Init+0x60>)
 8002270:	2200      	movs	r2, #0
 8002272:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002274:	480c      	ldr	r0, [pc, #48]	; (80022a8 <MX_TIM7_Init+0x60>)
 8002276:	f003 fcdf 	bl	8005c38 <HAL_TIM_Base_Init>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002280:	f000 f9f6 	bl	8002670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002284:	2300      	movs	r3, #0
 8002286:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002288:	2300      	movs	r3, #0
 800228a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800228c:	463b      	mov	r3, r7
 800228e:	4619      	mov	r1, r3
 8002290:	4805      	ldr	r0, [pc, #20]	; (80022a8 <MX_TIM7_Init+0x60>)
 8002292:	f004 fabf 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 800229c:	f000 f9e8 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	200004d4 	.word	0x200004d4
 80022ac:	40001400 	.word	0x40001400

080022b0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b092      	sub	sp, #72	; 0x48
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
 80022d0:	615a      	str	r2, [r3, #20]
 80022d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022d4:	1d3b      	adds	r3, r7, #4
 80022d6:	2220      	movs	r2, #32
 80022d8:	2100      	movs	r1, #0
 80022da:	4618      	mov	r0, r3
 80022dc:	f004 ff6a 	bl	80071b4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80022e0:	4b45      	ldr	r3, [pc, #276]	; (80023f8 <MX_TIM8_Init+0x148>)
 80022e2:	4a46      	ldr	r2, [pc, #280]	; (80023fc <MX_TIM8_Init+0x14c>)
 80022e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80022e6:	4b44      	ldr	r3, [pc, #272]	; (80023f8 <MX_TIM8_Init+0x148>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ec:	4b42      	ldr	r3, [pc, #264]	; (80023f8 <MX_TIM8_Init+0x148>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 80022f2:	4b41      	ldr	r3, [pc, #260]	; (80023f8 <MX_TIM8_Init+0x148>)
 80022f4:	f240 628f 	movw	r2, #1679	; 0x68f
 80022f8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fa:	4b3f      	ldr	r3, [pc, #252]	; (80023f8 <MX_TIM8_Init+0x148>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002300:	4b3d      	ldr	r3, [pc, #244]	; (80023f8 <MX_TIM8_Init+0x148>)
 8002302:	2200      	movs	r2, #0
 8002304:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002306:	4b3c      	ldr	r3, [pc, #240]	; (80023f8 <MX_TIM8_Init+0x148>)
 8002308:	2200      	movs	r2, #0
 800230a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800230c:	483a      	ldr	r0, [pc, #232]	; (80023f8 <MX_TIM8_Init+0x148>)
 800230e:	f003 fce2 	bl	8005cd6 <HAL_TIM_PWM_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002318:	f000 f9aa 	bl	8002670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231c:	2300      	movs	r3, #0
 800231e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002320:	2300      	movs	r3, #0
 8002322:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002324:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002328:	4619      	mov	r1, r3
 800232a:	4833      	ldr	r0, [pc, #204]	; (80023f8 <MX_TIM8_Init+0x148>)
 800232c:	f004 fa72 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002336:	f000 f99b 	bl	8002670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800233a:	2360      	movs	r3, #96	; 0x60
 800233c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002342:	2300      	movs	r3, #0
 8002344:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002346:	2300      	movs	r3, #0
 8002348:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800234a:	2300      	movs	r3, #0
 800234c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800234e:	2300      	movs	r3, #0
 8002350:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235a:	2200      	movs	r2, #0
 800235c:	4619      	mov	r1, r3
 800235e:	4826      	ldr	r0, [pc, #152]	; (80023f8 <MX_TIM8_Init+0x148>)
 8002360:	f003 fef4 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800236a:	f000 f981 	bl	8002670 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800236e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002372:	2204      	movs	r2, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4820      	ldr	r0, [pc, #128]	; (80023f8 <MX_TIM8_Init+0x148>)
 8002378:	f003 fee8 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002382:	f000 f975 	bl	8002670 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002386:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800238a:	2208      	movs	r2, #8
 800238c:	4619      	mov	r1, r3
 800238e:	481a      	ldr	r0, [pc, #104]	; (80023f8 <MX_TIM8_Init+0x148>)
 8002390:	f003 fedc 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 800239a:	f000 f969 	bl	8002670 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800239e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a2:	220c      	movs	r2, #12
 80023a4:	4619      	mov	r1, r3
 80023a6:	4814      	ldr	r0, [pc, #80]	; (80023f8 <MX_TIM8_Init+0x148>)
 80023a8:	f003 fed0 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 80023b2:	f000 f95d 	bl	8002670 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	4619      	mov	r1, r3
 80023d8:	4807      	ldr	r0, [pc, #28]	; (80023f8 <MX_TIM8_Init+0x148>)
 80023da:	f004 fa97 	bl	800690c <HAL_TIMEx_ConfigBreakDeadTime>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 80023e4:	f000 f944 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80023e8:	4803      	ldr	r0, [pc, #12]	; (80023f8 <MX_TIM8_Init+0x148>)
 80023ea:	f000 fbc3 	bl	8002b74 <HAL_TIM_MspPostInit>

}
 80023ee:	bf00      	nop
 80023f0:	3748      	adds	r7, #72	; 0x48
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000140 	.word	0x20000140
 80023fc:	40010400 	.word	0x40010400

08002400 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b088      	sub	sp, #32
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
 8002414:	615a      	str	r2, [r3, #20]
 8002416:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002418:	4b1f      	ldr	r3, [pc, #124]	; (8002498 <MX_TIM12_Init+0x98>)
 800241a:	4a20      	ldr	r2, [pc, #128]	; (800249c <MX_TIM12_Init+0x9c>)
 800241c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800241e:	4b1e      	ldr	r3, [pc, #120]	; (8002498 <MX_TIM12_Init+0x98>)
 8002420:	2200      	movs	r2, #0
 8002422:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002424:	4b1c      	ldr	r3, [pc, #112]	; (8002498 <MX_TIM12_Init+0x98>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800242a:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <MX_TIM12_Init+0x98>)
 800242c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002430:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002432:	4b19      	ldr	r3, [pc, #100]	; (8002498 <MX_TIM12_Init+0x98>)
 8002434:	2200      	movs	r2, #0
 8002436:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002438:	4b17      	ldr	r3, [pc, #92]	; (8002498 <MX_TIM12_Init+0x98>)
 800243a:	2200      	movs	r2, #0
 800243c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800243e:	4816      	ldr	r0, [pc, #88]	; (8002498 <MX_TIM12_Init+0x98>)
 8002440:	f003 fc49 	bl	8005cd6 <HAL_TIM_PWM_Init>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800244a:	f000 f911 	bl	8002670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800244e:	2360      	movs	r3, #96	; 0x60
 8002450:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002452:	2300      	movs	r3, #0
 8002454:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	2200      	movs	r2, #0
 8002462:	4619      	mov	r1, r3
 8002464:	480c      	ldr	r0, [pc, #48]	; (8002498 <MX_TIM12_Init+0x98>)
 8002466:	f003 fe71 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002470:	f000 f8fe 	bl	8002670 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002474:	1d3b      	adds	r3, r7, #4
 8002476:	2204      	movs	r2, #4
 8002478:	4619      	mov	r1, r3
 800247a:	4807      	ldr	r0, [pc, #28]	; (8002498 <MX_TIM12_Init+0x98>)
 800247c:	f003 fe66 	bl	800614c <HAL_TIM_PWM_ConfigChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002486:	f000 f8f3 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800248a:	4803      	ldr	r0, [pc, #12]	; (8002498 <MX_TIM12_Init+0x98>)
 800248c:	f000 fb72 	bl	8002b74 <HAL_TIM_MspPostInit>

}
 8002490:	bf00      	nop
 8002492:	3720      	adds	r7, #32
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000494 	.word	0x20000494
 800249c:	40001800 	.word	0x40001800

080024a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <MX_USART1_UART_Init+0x50>)
 80024a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024aa:	4b10      	ldr	r3, [pc, #64]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024b2:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024be:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024c4:	4b09      	ldr	r3, [pc, #36]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024c6:	220c      	movs	r2, #12
 80024c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ca:	4b08      	ldr	r3, [pc, #32]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024d6:	4805      	ldr	r0, [pc, #20]	; (80024ec <MX_USART1_UART_Init+0x4c>)
 80024d8:	f004 fa7e 	bl	80069d8 <HAL_UART_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024e2:	f000 f8c5 	bl	8002670 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	2000036c 	.word	0x2000036c
 80024f0:	40011000 	.word	0x40011000

080024f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <MX_DMA_Init+0x3c>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	4a0b      	ldr	r2, [pc, #44]	; (8002530 <MX_DMA_Init+0x3c>)
 8002504:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002508:	6313      	str	r3, [r2, #48]	; 0x30
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <MX_DMA_Init+0x3c>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002516:	2200      	movs	r2, #0
 8002518:	2100      	movs	r1, #0
 800251a:	2038      	movs	r0, #56	; 0x38
 800251c:	f001 fa11 	bl	8003942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002520:	2038      	movs	r0, #56	; 0x38
 8002522:	f001 fa2a 	bl	800397a <HAL_NVIC_EnableIRQ>

}
 8002526:	bf00      	nop
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40023800 	.word	0x40023800

08002534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	; 0x28
 8002538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253a:	f107 0314 	add.w	r3, r7, #20
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	609a      	str	r2, [r3, #8]
 8002546:	60da      	str	r2, [r3, #12]
 8002548:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
 800254e:	4b44      	ldr	r3, [pc, #272]	; (8002660 <MX_GPIO_Init+0x12c>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	4a43      	ldr	r2, [pc, #268]	; (8002660 <MX_GPIO_Init+0x12c>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	6313      	str	r3, [r2, #48]	; 0x30
 800255a:	4b41      	ldr	r3, [pc, #260]	; (8002660 <MX_GPIO_Init+0x12c>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	613b      	str	r3, [r7, #16]
 8002564:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b3d      	ldr	r3, [pc, #244]	; (8002660 <MX_GPIO_Init+0x12c>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a3c      	ldr	r2, [pc, #240]	; (8002660 <MX_GPIO_Init+0x12c>)
 8002570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b3a      	ldr	r3, [pc, #232]	; (8002660 <MX_GPIO_Init+0x12c>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]
 8002586:	4b36      	ldr	r3, [pc, #216]	; (8002660 <MX_GPIO_Init+0x12c>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	4a35      	ldr	r2, [pc, #212]	; (8002660 <MX_GPIO_Init+0x12c>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6313      	str	r3, [r2, #48]	; 0x30
 8002592:	4b33      	ldr	r3, [pc, #204]	; (8002660 <MX_GPIO_Init+0x12c>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	607b      	str	r3, [r7, #4]
 80025a2:	4b2f      	ldr	r3, [pc, #188]	; (8002660 <MX_GPIO_Init+0x12c>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a2e      	ldr	r2, [pc, #184]	; (8002660 <MX_GPIO_Init+0x12c>)
 80025a8:	f043 0302 	orr.w	r3, r3, #2
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b2c      	ldr	r3, [pc, #176]	; (8002660 <MX_GPIO_Init+0x12c>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	603b      	str	r3, [r7, #0]
 80025be:	4b28      	ldr	r3, [pc, #160]	; (8002660 <MX_GPIO_Init+0x12c>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c2:	4a27      	ldr	r2, [pc, #156]	; (8002660 <MX_GPIO_Init+0x12c>)
 80025c4:	f043 0308 	orr.w	r3, r3, #8
 80025c8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ca:	4b25      	ldr	r3, [pc, #148]	; (8002660 <MX_GPIO_Init+0x12c>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	603b      	str	r3, [r7, #0]
 80025d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_R_Pin|LED_G_Pin|LED_B_Pin, GPIO_PIN_RESET);
 80025d6:	2200      	movs	r2, #0
 80025d8:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80025dc:	4821      	ldr	r0, [pc, #132]	; (8002664 <MX_GPIO_Init+0x130>)
 80025de:	f001 ff29 	bl	8004434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2104      	movs	r1, #4
 80025e6:	4820      	ldr	r0, [pc, #128]	; (8002668 <MX_GPIO_Init+0x134>)
 80025e8:	f001 ff24 	bl	8004434 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 80025ec:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80025f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f2:	2301      	movs	r3, #1
 80025f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fa:	2300      	movs	r3, #0
 80025fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025fe:	f107 0314 	add.w	r3, r7, #20
 8002602:	4619      	mov	r1, r3
 8002604:	4817      	ldr	r0, [pc, #92]	; (8002664 <MX_GPIO_Init+0x130>)
 8002606:	f001 fd63 	bl	80040d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800260a:	230c      	movs	r3, #12
 800260c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800260e:	2300      	movs	r3, #0
 8002610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002616:	f107 0314 	add.w	r3, r7, #20
 800261a:	4619      	mov	r1, r3
 800261c:	4811      	ldr	r0, [pc, #68]	; (8002664 <MX_GPIO_Init+0x130>)
 800261e:	f001 fd57 	bl	80040d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH2_Pin SWITCH1_Pin */
  GPIO_InitStruct.Pin = SWITCH2_Pin|SWITCH1_Pin;
 8002622:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8002626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002628:	2300      	movs	r3, #0
 800262a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800262c:	2301      	movs	r3, #1
 800262e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002630:	f107 0314 	add.w	r3, r7, #20
 8002634:	4619      	mov	r1, r3
 8002636:	480d      	ldr	r0, [pc, #52]	; (800266c <MX_GPIO_Init+0x138>)
 8002638:	f001 fd4a 	bl	80040d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 800263c:	2304      	movs	r3, #4
 800263e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002640:	2301      	movs	r3, #1
 8002642:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002648:	2300      	movs	r3, #0
 800264a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	4619      	mov	r1, r3
 8002652:	4805      	ldr	r0, [pc, #20]	; (8002668 <MX_GPIO_Init+0x134>)
 8002654:	f001 fd3c 	bl	80040d0 <HAL_GPIO_Init>

}
 8002658:	bf00      	nop
 800265a:	3728      	adds	r7, #40	; 0x28
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40023800 	.word	0x40023800
 8002664:	40020800 	.word	0x40020800
 8002668:	40020c00 	.word	0x40020c00
 800266c:	40020000 	.word	0x40020000

08002670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002674:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002676:	e7fe      	b.n	8002676 <Error_Handler+0x6>

08002678 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <HAL_MspInit+0x4c>)
 8002684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002686:	4a0f      	ldr	r2, [pc, #60]	; (80026c4 <HAL_MspInit+0x4c>)
 8002688:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800268c:	6453      	str	r3, [r2, #68]	; 0x44
 800268e:	4b0d      	ldr	r3, [pc, #52]	; (80026c4 <HAL_MspInit+0x4c>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002692:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	603b      	str	r3, [r7, #0]
 800269e:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <HAL_MspInit+0x4c>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	4a08      	ldr	r2, [pc, #32]	; (80026c4 <HAL_MspInit+0x4c>)
 80026a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a8:	6413      	str	r3, [r2, #64]	; 0x40
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_MspInit+0x4c>)
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b2:	603b      	str	r3, [r7, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	40023800 	.word	0x40023800

080026c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08c      	sub	sp, #48	; 0x30
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	f107 031c 	add.w	r3, r7, #28
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
 80026de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a49      	ldr	r2, [pc, #292]	; (800280c <HAL_ADC_MspInit+0x144>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	f040 808c 	bne.w	8002804 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026ec:	2300      	movs	r3, #0
 80026ee:	61bb      	str	r3, [r7, #24]
 80026f0:	4b47      	ldr	r3, [pc, #284]	; (8002810 <HAL_ADC_MspInit+0x148>)
 80026f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f4:	4a46      	ldr	r2, [pc, #280]	; (8002810 <HAL_ADC_MspInit+0x148>)
 80026f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026fa:	6453      	str	r3, [r2, #68]	; 0x44
 80026fc:	4b44      	ldr	r3, [pc, #272]	; (8002810 <HAL_ADC_MspInit+0x148>)
 80026fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002704:	61bb      	str	r3, [r7, #24]
 8002706:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	4b40      	ldr	r3, [pc, #256]	; (8002810 <HAL_ADC_MspInit+0x148>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	4a3f      	ldr	r2, [pc, #252]	; (8002810 <HAL_ADC_MspInit+0x148>)
 8002712:	f043 0304 	orr.w	r3, r3, #4
 8002716:	6313      	str	r3, [r2, #48]	; 0x30
 8002718:	4b3d      	ldr	r3, [pc, #244]	; (8002810 <HAL_ADC_MspInit+0x148>)
 800271a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002724:	2300      	movs	r3, #0
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	4b39      	ldr	r3, [pc, #228]	; (8002810 <HAL_ADC_MspInit+0x148>)
 800272a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272c:	4a38      	ldr	r2, [pc, #224]	; (8002810 <HAL_ADC_MspInit+0x148>)
 800272e:	f043 0301 	orr.w	r3, r3, #1
 8002732:	6313      	str	r3, [r2, #48]	; 0x30
 8002734:	4b36      	ldr	r3, [pc, #216]	; (8002810 <HAL_ADC_MspInit+0x148>)
 8002736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	4b32      	ldr	r3, [pc, #200]	; (8002810 <HAL_ADC_MspInit+0x148>)
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	4a31      	ldr	r2, [pc, #196]	; (8002810 <HAL_ADC_MspInit+0x148>)
 800274a:	f043 0302 	orr.w	r3, r3, #2
 800274e:	6313      	str	r3, [r2, #48]	; 0x30
 8002750:	4b2f      	ldr	r3, [pc, #188]	; (8002810 <HAL_ADC_MspInit+0x148>)
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin|GPIO_PIN_4|GPIO_PIN_5;
 800275c:	2332      	movs	r3, #50	; 0x32
 800275e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002760:	2303      	movs	r3, #3
 8002762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002768:	f107 031c 	add.w	r3, r7, #28
 800276c:	4619      	mov	r1, r3
 800276e:	4829      	ldr	r0, [pc, #164]	; (8002814 <HAL_ADC_MspInit+0x14c>)
 8002770:	f001 fcae 	bl	80040d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002774:	23ff      	movs	r3, #255	; 0xff
 8002776:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002778:	2303      	movs	r3, #3
 800277a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277c:	2300      	movs	r3, #0
 800277e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	4619      	mov	r1, r3
 8002786:	4824      	ldr	r0, [pc, #144]	; (8002818 <HAL_ADC_MspInit+0x150>)
 8002788:	f001 fca2 	bl	80040d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800278c:	2303      	movs	r3, #3
 800278e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002790:	2303      	movs	r3, #3
 8002792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002794:	2300      	movs	r3, #0
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002798:	f107 031c 	add.w	r3, r7, #28
 800279c:	4619      	mov	r1, r3
 800279e:	481f      	ldr	r0, [pc, #124]	; (800281c <HAL_ADC_MspInit+0x154>)
 80027a0:	f001 fc96 	bl	80040d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80027a4:	4b1e      	ldr	r3, [pc, #120]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027a6:	4a1f      	ldr	r2, [pc, #124]	; (8002824 <HAL_ADC_MspInit+0x15c>)
 80027a8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80027aa:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027bc:	4b18      	ldr	r3, [pc, #96]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027c4:	4b16      	ldr	r3, [pc, #88]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027cc:	4b14      	ldr	r3, [pc, #80]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027d4:	4b12      	ldr	r3, [pc, #72]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80027dc:	4b10      	ldr	r3, [pc, #64]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027de:	2200      	movs	r2, #0
 80027e0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027e2:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027e8:	480d      	ldr	r0, [pc, #52]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027ea:	f001 f8e1 	bl	80039b0 <HAL_DMA_Init>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80027f4:	f7ff ff3c 	bl	8002670 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a09      	ldr	r2, [pc, #36]	; (8002820 <HAL_ADC_MspInit+0x158>)
 80027fc:	639a      	str	r2, [r3, #56]	; 0x38
 80027fe:	4a08      	ldr	r2, [pc, #32]	; (8002820 <HAL_ADC_MspInit+0x158>)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002804:	bf00      	nop
 8002806:	3730      	adds	r7, #48	; 0x30
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40012000 	.word	0x40012000
 8002810:	40023800 	.word	0x40023800
 8002814:	40020800 	.word	0x40020800
 8002818:	40020000 	.word	0x40020000
 800281c:	40020400 	.word	0x40020400
 8002820:	200003ac 	.word	0x200003ac
 8002824:	40026410 	.word	0x40026410

08002828 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08a      	sub	sp, #40	; 0x28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 0314 	add.w	r3, r7, #20
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a19      	ldr	r2, [pc, #100]	; (80028ac <HAL_I2C_MspInit+0x84>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d12c      	bne.n	80028a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	4a17      	ldr	r2, [pc, #92]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002854:	f043 0302 	orr.w	r3, r3, #2
 8002858:	6313      	str	r3, [r2, #48]	; 0x30
 800285a:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002866:	f44f 7340 	mov.w	r3, #768	; 0x300
 800286a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800286c:	2312      	movs	r3, #18
 800286e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002870:	2301      	movs	r3, #1
 8002872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002874:	2303      	movs	r3, #3
 8002876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002878:	2304      	movs	r3, #4
 800287a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	4619      	mov	r1, r3
 8002882:	480c      	ldr	r0, [pc, #48]	; (80028b4 <HAL_I2C_MspInit+0x8c>)
 8002884:	f001 fc24 	bl	80040d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 800288e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002890:	4a07      	ldr	r2, [pc, #28]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002892:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002896:	6413      	str	r3, [r2, #64]	; 0x40
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80028a4:	bf00      	nop
 80028a6:	3728      	adds	r7, #40	; 0x28
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40005400 	.word	0x40005400
 80028b0:	40023800 	.word	0x40023800
 80028b4:	40020400 	.word	0x40020400

080028b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08a      	sub	sp, #40	; 0x28
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 0314 	add.w	r3, r7, #20
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1d      	ldr	r2, [pc, #116]	; (800294c <HAL_SPI_MspInit+0x94>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d134      	bne.n	8002944 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	4b1c      	ldr	r3, [pc, #112]	; (8002950 <HAL_SPI_MspInit+0x98>)
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	4a1b      	ldr	r2, [pc, #108]	; (8002950 <HAL_SPI_MspInit+0x98>)
 80028e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028e8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ea:	4b19      	ldr	r3, [pc, #100]	; (8002950 <HAL_SPI_MspInit+0x98>)
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028f2:	613b      	str	r3, [r7, #16]
 80028f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	4b15      	ldr	r3, [pc, #84]	; (8002950 <HAL_SPI_MspInit+0x98>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a14      	ldr	r2, [pc, #80]	; (8002950 <HAL_SPI_MspInit+0x98>)
 8002900:	f043 0304 	orr.w	r3, r3, #4
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b12      	ldr	r3, [pc, #72]	; (8002950 <HAL_SPI_MspInit+0x98>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0304 	and.w	r3, r3, #4
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002912:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002918:	2302      	movs	r3, #2
 800291a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002920:	2303      	movs	r3, #3
 8002922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002924:	2306      	movs	r3, #6
 8002926:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	4619      	mov	r1, r3
 800292e:	4809      	ldr	r0, [pc, #36]	; (8002954 <HAL_SPI_MspInit+0x9c>)
 8002930:	f001 fbce 	bl	80040d0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002934:	2200      	movs	r2, #0
 8002936:	2100      	movs	r1, #0
 8002938:	2033      	movs	r0, #51	; 0x33
 800293a:	f001 f802 	bl	8003942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800293e:	2033      	movs	r0, #51	; 0x33
 8002940:	f001 f81b 	bl	800397a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002944:	bf00      	nop
 8002946:	3728      	adds	r7, #40	; 0x28
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40003c00 	.word	0x40003c00
 8002950:	40023800 	.word	0x40023800
 8002954:	40020800 	.word	0x40020800

08002958 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002968:	d10e      	bne.n	8002988 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	4b1d      	ldr	r3, [pc, #116]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	4a1c      	ldr	r2, [pc, #112]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6413      	str	r3, [r2, #64]	; 0x40
 800297a:	4b1a      	ldr	r3, [pc, #104]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002986:	e026      	b.n	80029d6 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM8)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a16      	ldr	r2, [pc, #88]	; (80029e8 <HAL_TIM_PWM_MspInit+0x90>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d10e      	bne.n	80029b0 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	613b      	str	r3, [r7, #16]
 8002996:	4b13      	ldr	r3, [pc, #76]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	4a12      	ldr	r2, [pc, #72]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6453      	str	r3, [r2, #68]	; 0x44
 80029a2:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	693b      	ldr	r3, [r7, #16]
}
 80029ae:	e012      	b.n	80029d6 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a0d      	ldr	r2, [pc, #52]	; (80029ec <HAL_TIM_PWM_MspInit+0x94>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d10d      	bne.n	80029d6 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	4a08      	ldr	r2, [pc, #32]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 80029c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029c8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ca:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <HAL_TIM_PWM_MspInit+0x8c>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
}
 80029d6:	bf00      	nop
 80029d8:	371c      	adds	r7, #28
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40010400 	.word	0x40010400
 80029ec:	40001800 	.word	0x40001800

080029f0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08c      	sub	sp, #48	; 0x30
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	f107 031c 	add.w	r3, r7, #28
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a32      	ldr	r2, [pc, #200]	; (8002ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d12c      	bne.n	8002a6c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	61bb      	str	r3, [r7, #24]
 8002a16:	4b31      	ldr	r3, [pc, #196]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	4a30      	ldr	r2, [pc, #192]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a1c:	f043 0302 	orr.w	r3, r3, #2
 8002a20:	6413      	str	r3, [r2, #64]	; 0x40
 8002a22:	4b2e      	ldr	r3, [pc, #184]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	4b2a      	ldr	r3, [pc, #168]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	4a29      	ldr	r2, [pc, #164]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a38:	f043 0302 	orr.w	r3, r3, #2
 8002a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3e:	4b27      	ldr	r3, [pc, #156]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 8002a4a:	2330      	movs	r3, #48	; 0x30
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5e:	f107 031c 	add.w	r3, r7, #28
 8002a62:	4619      	mov	r1, r3
 8002a64:	481e      	ldr	r0, [pc, #120]	; (8002ae0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002a66:	f001 fb33 	bl	80040d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002a6a:	e030      	b.n	8002ace <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a1c      	ldr	r2, [pc, #112]	; (8002ae4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d12b      	bne.n	8002ace <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	4b18      	ldr	r3, [pc, #96]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	4a17      	ldr	r2, [pc, #92]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a80:	f043 0304 	orr.w	r3, r3, #4
 8002a84:	6413      	str	r3, [r2, #64]	; 0x40
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	613b      	str	r3, [r7, #16]
 8002a90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
 8002a96:	4b11      	ldr	r3, [pc, #68]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	4a10      	ldr	r2, [pc, #64]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002a9c:	f043 0302 	orr.w	r3, r3, #2
 8002aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa2:	4b0e      	ldr	r3, [pc, #56]	; (8002adc <HAL_TIM_Encoder_MspInit+0xec>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER2_A_Pin|ENCODER2_B_Pin;
 8002aae:	23c0      	movs	r3, #192	; 0xc0
 8002ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aba:	2300      	movs	r3, #0
 8002abc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002abe:	2302      	movs	r3, #2
 8002ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac2:	f107 031c 	add.w	r3, r7, #28
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002aca:	f001 fb01 	bl	80040d0 <HAL_GPIO_Init>
}
 8002ace:	bf00      	nop
 8002ad0:	3730      	adds	r7, #48	; 0x30
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40000400 	.word	0x40000400
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	40020400 	.word	0x40020400
 8002ae4:	40000800 	.word	0x40000800

08002ae8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a1c      	ldr	r2, [pc, #112]	; (8002b68 <HAL_TIM_Base_MspInit+0x80>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d116      	bne.n	8002b28 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	4b1b      	ldr	r3, [pc, #108]	; (8002b6c <HAL_TIM_Base_MspInit+0x84>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	4a1a      	ldr	r2, [pc, #104]	; (8002b6c <HAL_TIM_Base_MspInit+0x84>)
 8002b04:	f043 0310 	orr.w	r3, r3, #16
 8002b08:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0a:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <HAL_TIM_Base_MspInit+0x84>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	f003 0310 	and.w	r3, r3, #16
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002b16:	2200      	movs	r2, #0
 8002b18:	2100      	movs	r1, #0
 8002b1a:	2036      	movs	r0, #54	; 0x36
 8002b1c:	f000 ff11 	bl	8003942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b20:	2036      	movs	r0, #54	; 0x36
 8002b22:	f000 ff2a 	bl	800397a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002b26:	e01a      	b.n	8002b5e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a10      	ldr	r2, [pc, #64]	; (8002b70 <HAL_TIM_Base_MspInit+0x88>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d115      	bne.n	8002b5e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	4b0d      	ldr	r3, [pc, #52]	; (8002b6c <HAL_TIM_Base_MspInit+0x84>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	4a0c      	ldr	r2, [pc, #48]	; (8002b6c <HAL_TIM_Base_MspInit+0x84>)
 8002b3c:	f043 0320 	orr.w	r3, r3, #32
 8002b40:	6413      	str	r3, [r2, #64]	; 0x40
 8002b42:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <HAL_TIM_Base_MspInit+0x84>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	f003 0320 	and.w	r3, r3, #32
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2101      	movs	r1, #1
 8002b52:	2037      	movs	r0, #55	; 0x37
 8002b54:	f000 fef5 	bl	8003942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002b58:	2037      	movs	r0, #55	; 0x37
 8002b5a:	f000 ff0e 	bl	800397a <HAL_NVIC_EnableIRQ>
}
 8002b5e:	bf00      	nop
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40001000 	.word	0x40001000
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	40001400 	.word	0x40001400

08002b74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08c      	sub	sp, #48	; 0x30
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7c:	f107 031c 	add.w	r3, r7, #28
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b94:	d13e      	bne.n	8002c14 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	61bb      	str	r3, [r7, #24]
 8002b9a:	4b45      	ldr	r3, [pc, #276]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	4a44      	ldr	r2, [pc, #272]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002ba0:	f043 0302 	orr.w	r3, r3, #2
 8002ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba6:	4b42      	ldr	r3, [pc, #264]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	4b3e      	ldr	r3, [pc, #248]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bba:	4a3d      	ldr	r2, [pc, #244]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc2:	4b3b      	ldr	r3, [pc, #236]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
 8002bcc:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = DRONE_MOTOR_PWM1_Pin|DRONE_MOTOR_PWM2_Pin;
 8002bce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002be0:	2301      	movs	r3, #1
 8002be2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be4:	f107 031c 	add.w	r3, r7, #28
 8002be8:	4619      	mov	r1, r3
 8002bea:	4832      	ldr	r0, [pc, #200]	; (8002cb4 <HAL_TIM_MspPostInit+0x140>)
 8002bec:	f001 fa70 	bl	80040d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FAN_MOTOR_PWM_Pin;
 8002bf0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c02:	2301      	movs	r3, #1
 8002c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(FAN_MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8002c06:	f107 031c 	add.w	r3, r7, #28
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	482a      	ldr	r0, [pc, #168]	; (8002cb8 <HAL_TIM_MspPostInit+0x144>)
 8002c0e:	f001 fa5f 	bl	80040d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002c12:	e048      	b.n	8002ca6 <HAL_TIM_MspPostInit+0x132>
  else if(htim->Instance==TIM8)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a28      	ldr	r2, [pc, #160]	; (8002cbc <HAL_TIM_MspPostInit+0x148>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d11f      	bne.n	8002c5e <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	613b      	str	r3, [r7, #16]
 8002c22:	4b23      	ldr	r3, [pc, #140]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	4a22      	ldr	r2, [pc, #136]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002c28:	f043 0304 	orr.w	r3, r3, #4
 8002c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2e:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	f003 0304 	and.w	r3, r3, #4
 8002c36:	613b      	str	r3, [r7, #16]
 8002c38:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DRIVE_MOTOR1_PWM2_Pin|DRIVE_MOTOR1_PWM1_Pin|DRIVE_MOTOR2_PWM2_Pin|DRIVE_MOTOR2_PWM1_Pin;
 8002c3a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	2302      	movs	r3, #2
 8002c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c50:	f107 031c 	add.w	r3, r7, #28
 8002c54:	4619      	mov	r1, r3
 8002c56:	481a      	ldr	r0, [pc, #104]	; (8002cc0 <HAL_TIM_MspPostInit+0x14c>)
 8002c58:	f001 fa3a 	bl	80040d0 <HAL_GPIO_Init>
}
 8002c5c:	e023      	b.n	8002ca6 <HAL_TIM_MspPostInit+0x132>
  else if(htim->Instance==TIM12)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a18      	ldr	r2, [pc, #96]	; (8002cc4 <HAL_TIM_MspPostInit+0x150>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d11e      	bne.n	8002ca6 <HAL_TIM_MspPostInit+0x132>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c70:	4a0f      	ldr	r2, [pc, #60]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002c72:	f043 0302 	orr.w	r3, r3, #2
 8002c76:	6313      	str	r3, [r2, #48]	; 0x30
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <HAL_TIM_MspPostInit+0x13c>)
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DRONE_MOTOR_PWM4_Pin|DRONE_MOTOR_PWM3_Pin;
 8002c84:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c92:	2300      	movs	r3, #0
 8002c94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002c96:	2309      	movs	r3, #9
 8002c98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c9a:	f107 031c 	add.w	r3, r7, #28
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4804      	ldr	r0, [pc, #16]	; (8002cb4 <HAL_TIM_MspPostInit+0x140>)
 8002ca2:	f001 fa15 	bl	80040d0 <HAL_GPIO_Init>
}
 8002ca6:	bf00      	nop
 8002ca8:	3730      	adds	r7, #48	; 0x30
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40020400 	.word	0x40020400
 8002cb8:	40020000 	.word	0x40020000
 8002cbc:	40010400 	.word	0x40010400
 8002cc0:	40020800 	.word	0x40020800
 8002cc4:	40001800 	.word	0x40001800

08002cc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	; 0x28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 0314 	add.w	r3, r7, #20
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a19      	ldr	r2, [pc, #100]	; (8002d4c <HAL_UART_MspInit+0x84>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d12c      	bne.n	8002d44 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	4b18      	ldr	r3, [pc, #96]	; (8002d50 <HAL_UART_MspInit+0x88>)
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	4a17      	ldr	r2, [pc, #92]	; (8002d50 <HAL_UART_MspInit+0x88>)
 8002cf4:	f043 0310 	orr.w	r3, r3, #16
 8002cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cfa:	4b15      	ldr	r3, [pc, #84]	; (8002d50 <HAL_UART_MspInit+0x88>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <HAL_UART_MspInit+0x88>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	4a10      	ldr	r2, [pc, #64]	; (8002d50 <HAL_UART_MspInit+0x88>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6313      	str	r3, [r2, #48]	; 0x30
 8002d16:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <HAL_UART_MspInit+0x88>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d22:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d28:	2302      	movs	r3, #2
 8002d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d30:	2303      	movs	r3, #3
 8002d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d34:	2307      	movs	r3, #7
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4805      	ldr	r0, [pc, #20]	; (8002d54 <HAL_UART_MspInit+0x8c>)
 8002d40:	f001 f9c6 	bl	80040d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d44:	bf00      	nop
 8002d46:	3728      	adds	r7, #40	; 0x28
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40011000 	.word	0x40011000
 8002d50:	40023800 	.word	0x40023800
 8002d54:	40020000 	.word	0x40020000

08002d58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d5c:	e7fe      	b.n	8002d5c <NMI_Handler+0x4>

08002d5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d62:	e7fe      	b.n	8002d62 <HardFault_Handler+0x4>

08002d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d68:	e7fe      	b.n	8002d68 <MemManage_Handler+0x4>

08002d6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d6e:	e7fe      	b.n	8002d6e <BusFault_Handler+0x4>

08002d70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <UsageFault_Handler+0x4>

08002d76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d76:	b480      	push	{r7}
 8002d78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d92:	b480      	push	{r7}
 8002d94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002da4:	f000 f8bc 	bl	8002f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002da8:	bf00      	nop
 8002daa:	bd80      	pop	{r7, pc}

08002dac <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002db0:	4802      	ldr	r0, [pc, #8]	; (8002dbc <SPI3_IRQHandler+0x10>)
 8002db2:	f002 fd11 	bl	80057d8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	200002c8 	.word	0x200002c8

08002dc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002dc4:	4802      	ldr	r0, [pc, #8]	; (8002dd0 <TIM6_DAC_IRQHandler+0x10>)
 8002dc6:	f003 f8b8 	bl	8005f3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	2000040c 	.word	0x2000040c

08002dd4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002dd8:	4802      	ldr	r0, [pc, #8]	; (8002de4 <TIM7_IRQHandler+0x10>)
 8002dda:	f003 f8ae 	bl	8005f3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002dde:	bf00      	nop
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	200004d4 	.word	0x200004d4

08002de8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <DMA2_Stream0_IRQHandler+0x10>)
 8002dee:	f000 ff07 	bl	8003c00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	200003ac 	.word	0x200003ac

08002dfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e00:	4b08      	ldr	r3, [pc, #32]	; (8002e24 <SystemInit+0x28>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e06:	4a07      	ldr	r2, [pc, #28]	; (8002e24 <SystemInit+0x28>)
 8002e08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e10:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <SystemInit+0x28>)
 8002e12:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e16:	609a      	str	r2, [r3, #8]
#endif
}
 8002e18:	bf00      	nop
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	e000ed00 	.word	0xe000ed00

08002e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e60 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002e2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002e2e:	e003      	b.n	8002e38 <LoopCopyDataInit>

08002e30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002e30:	4b0c      	ldr	r3, [pc, #48]	; (8002e64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002e32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002e34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002e36:	3104      	adds	r1, #4

08002e38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002e38:	480b      	ldr	r0, [pc, #44]	; (8002e68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002e3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002e3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002e40:	d3f6      	bcc.n	8002e30 <CopyDataInit>
  ldr  r2, =_sbss
 8002e42:	4a0b      	ldr	r2, [pc, #44]	; (8002e70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002e44:	e002      	b.n	8002e4c <LoopFillZerobss>

08002e46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002e46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002e48:	f842 3b04 	str.w	r3, [r2], #4

08002e4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002e4c:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002e4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002e50:	d3f9      	bcc.n	8002e46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e52:	f7ff ffd3 	bl	8002dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e56:	f004 f989 	bl	800716c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e5a:	f7fe fdf9 	bl	8001a50 <main>
  bx  lr    
 8002e5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e60:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002e64:	0800720c 	.word	0x0800720c
  ldr  r0, =_sdata
 8002e68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002e6c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002e70:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002e74:	20000518 	.word	0x20000518

08002e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e78:	e7fe      	b.n	8002e78 <ADC_IRQHandler>
	...

08002e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e80:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <HAL_Init+0x40>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0d      	ldr	r2, [pc, #52]	; (8002ebc <HAL_Init+0x40>)
 8002e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <HAL_Init+0x40>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a0a      	ldr	r2, [pc, #40]	; (8002ebc <HAL_Init+0x40>)
 8002e92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e98:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <HAL_Init+0x40>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a07      	ldr	r2, [pc, #28]	; (8002ebc <HAL_Init+0x40>)
 8002e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ea4:	2003      	movs	r0, #3
 8002ea6:	f000 fd41 	bl	800392c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f000 f808 	bl	8002ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb0:	f7ff fbe2 	bl	8002678 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40023c00 	.word	0x40023c00

08002ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ec8:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <HAL_InitTick+0x54>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <HAL_InitTick+0x58>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 fd59 	bl	8003996 <HAL_SYSTICK_Config>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00e      	b.n	8002f0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b0f      	cmp	r3, #15
 8002ef2:	d80a      	bhi.n	8002f0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8002efc:	f000 fd21 	bl	8003942 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f00:	4a06      	ldr	r2, [pc, #24]	; (8002f1c <HAL_InitTick+0x5c>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	e000      	b.n	8002f0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000000 	.word	0x20000000
 8002f18:	20000008 	.word	0x20000008
 8002f1c:	20000004 	.word	0x20000004

08002f20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_IncTick+0x20>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <HAL_IncTick+0x24>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4413      	add	r3, r2
 8002f30:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <HAL_IncTick+0x24>)
 8002f32:	6013      	str	r3, [r2, #0]
}
 8002f34:	bf00      	nop
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	20000008 	.word	0x20000008
 8002f44:	20000514 	.word	0x20000514

08002f48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f4c:	4b03      	ldr	r3, [pc, #12]	; (8002f5c <HAL_GetTick+0x14>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	20000514 	.word	0x20000514

08002f60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f68:	f7ff ffee 	bl	8002f48 <HAL_GetTick>
 8002f6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f78:	d005      	beq.n	8002f86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f7a:	4b09      	ldr	r3, [pc, #36]	; (8002fa0 <HAL_Delay+0x40>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	4413      	add	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f86:	bf00      	nop
 8002f88:	f7ff ffde 	bl	8002f48 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d8f7      	bhi.n	8002f88 <HAL_Delay+0x28>
  {
  }
}
 8002f98:	bf00      	nop
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000008 	.word	0x20000008

08002fa4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e033      	b.n	8003022 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d109      	bne.n	8002fd6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff fb80 	bl	80026c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d118      	bne.n	8003014 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fea:	f023 0302 	bic.w	r3, r3, #2
 8002fee:	f043 0202 	orr.w	r2, r3, #2
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fa4a 	bl	8003490 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	f023 0303 	bic.w	r3, r3, #3
 800300a:	f043 0201 	orr.w	r2, r3, #1
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	641a      	str	r2, [r3, #64]	; 0x40
 8003012:	e001      	b.n	8003018 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003020:	7bfb      	ldrb	r3, [r7, #15]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003042:	2b01      	cmp	r3, #1
 8003044:	d101      	bne.n	800304a <HAL_ADC_Start_DMA+0x1e>
 8003046:	2302      	movs	r3, #2
 8003048:	e0cc      	b.n	80031e4 <HAL_ADC_Start_DMA+0x1b8>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d018      	beq.n	8003092 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003070:	4b5e      	ldr	r3, [pc, #376]	; (80031ec <HAL_ADC_Start_DMA+0x1c0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a5e      	ldr	r2, [pc, #376]	; (80031f0 <HAL_ADC_Start_DMA+0x1c4>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	0c9a      	lsrs	r2, r3, #18
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003084:	e002      	b.n	800308c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	3b01      	subs	r3, #1
 800308a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f9      	bne.n	8003086 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b01      	cmp	r3, #1
 800309e:	f040 80a0 	bne.w	80031e2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030aa:	f023 0301 	bic.w	r3, r3, #1
 80030ae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030cc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e0:	d106      	bne.n	80030f0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e6:	f023 0206 	bic.w	r2, r3, #6
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	645a      	str	r2, [r3, #68]	; 0x44
 80030ee:	e002      	b.n	80030f6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030fe:	4b3d      	ldr	r3, [pc, #244]	; (80031f4 <HAL_ADC_Start_DMA+0x1c8>)
 8003100:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003106:	4a3c      	ldr	r2, [pc, #240]	; (80031f8 <HAL_ADC_Start_DMA+0x1cc>)
 8003108:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310e:	4a3b      	ldr	r2, [pc, #236]	; (80031fc <HAL_ADC_Start_DMA+0x1d0>)
 8003110:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003116:	4a3a      	ldr	r2, [pc, #232]	; (8003200 <HAL_ADC_Start_DMA+0x1d4>)
 8003118:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003122:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003132:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003142:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	334c      	adds	r3, #76	; 0x4c
 800314e:	4619      	mov	r1, r3
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f000 fcda 	bl	8003b0c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 031f 	and.w	r3, r3, #31
 8003160:	2b00      	cmp	r3, #0
 8003162:	d12a      	bne.n	80031ba <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a26      	ldr	r2, [pc, #152]	; (8003204 <HAL_ADC_Start_DMA+0x1d8>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d015      	beq.n	800319a <HAL_ADC_Start_DMA+0x16e>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a25      	ldr	r2, [pc, #148]	; (8003208 <HAL_ADC_Start_DMA+0x1dc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d105      	bne.n	8003184 <HAL_ADC_Start_DMA+0x158>
 8003178:	4b1e      	ldr	r3, [pc, #120]	; (80031f4 <HAL_ADC_Start_DMA+0x1c8>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00a      	beq.n	800319a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a20      	ldr	r2, [pc, #128]	; (800320c <HAL_ADC_Start_DMA+0x1e0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d129      	bne.n	80031e2 <HAL_ADC_Start_DMA+0x1b6>
 800318e:	4b19      	ldr	r3, [pc, #100]	; (80031f4 <HAL_ADC_Start_DMA+0x1c8>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 031f 	and.w	r3, r3, #31
 8003196:	2b0f      	cmp	r3, #15
 8003198:	d823      	bhi.n	80031e2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d11c      	bne.n	80031e2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031b6:	609a      	str	r2, [r3, #8]
 80031b8:	e013      	b.n	80031e2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a11      	ldr	r2, [pc, #68]	; (8003204 <HAL_ADC_Start_DMA+0x1d8>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d10e      	bne.n	80031e2 <HAL_ADC_Start_DMA+0x1b6>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d107      	bne.n	80031e2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031e0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	20000000 	.word	0x20000000
 80031f0:	431bde83 	.word	0x431bde83
 80031f4:	40012300 	.word	0x40012300
 80031f8:	08003689 	.word	0x08003689
 80031fc:	08003743 	.word	0x08003743
 8003200:	0800375f 	.word	0x0800375f
 8003204:	40012000 	.word	0x40012000
 8003208:	40012100 	.word	0x40012100
 800320c:	40012200 	.word	0x40012200

08003210 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x1c>
 8003264:	2302      	movs	r3, #2
 8003266:	e105      	b.n	8003474 <HAL_ADC_ConfigChannel+0x228>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2b09      	cmp	r3, #9
 8003276:	d925      	bls.n	80032c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68d9      	ldr	r1, [r3, #12]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	b29b      	uxth	r3, r3
 8003284:	461a      	mov	r2, r3
 8003286:	4613      	mov	r3, r2
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	4413      	add	r3, r2
 800328c:	3b1e      	subs	r3, #30
 800328e:	2207      	movs	r2, #7
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	43da      	mvns	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	400a      	ands	r2, r1
 800329c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68d9      	ldr	r1, [r3, #12]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	4618      	mov	r0, r3
 80032b0:	4603      	mov	r3, r0
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	4403      	add	r3, r0
 80032b6:	3b1e      	subs	r3, #30
 80032b8:	409a      	lsls	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	60da      	str	r2, [r3, #12]
 80032c2:	e022      	b.n	800330a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6919      	ldr	r1, [r3, #16]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	461a      	mov	r2, r3
 80032d2:	4613      	mov	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	4413      	add	r3, r2
 80032d8:	2207      	movs	r2, #7
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	43da      	mvns	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	400a      	ands	r2, r1
 80032e6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6919      	ldr	r1, [r3, #16]
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	4618      	mov	r0, r3
 80032fa:	4603      	mov	r3, r0
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	4403      	add	r3, r0
 8003300:	409a      	lsls	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b06      	cmp	r3, #6
 8003310:	d824      	bhi.n	800335c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	4613      	mov	r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4413      	add	r3, r2
 8003322:	3b05      	subs	r3, #5
 8003324:	221f      	movs	r2, #31
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43da      	mvns	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	400a      	ands	r2, r1
 8003332:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	b29b      	uxth	r3, r3
 8003340:	4618      	mov	r0, r3
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	3b05      	subs	r3, #5
 800334e:	fa00 f203 	lsl.w	r2, r0, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	635a      	str	r2, [r3, #52]	; 0x34
 800335a:	e04c      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b0c      	cmp	r3, #12
 8003362:	d824      	bhi.n	80033ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	3b23      	subs	r3, #35	; 0x23
 8003376:	221f      	movs	r2, #31
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	43da      	mvns	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	400a      	ands	r2, r1
 8003384:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	b29b      	uxth	r3, r3
 8003392:	4618      	mov	r0, r3
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	3b23      	subs	r3, #35	; 0x23
 80033a0:	fa00 f203 	lsl.w	r2, r0, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	631a      	str	r2, [r3, #48]	; 0x30
 80033ac:	e023      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	3b41      	subs	r3, #65	; 0x41
 80033c0:	221f      	movs	r2, #31
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43da      	mvns	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	400a      	ands	r2, r1
 80033ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	b29b      	uxth	r3, r3
 80033dc:	4618      	mov	r0, r3
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	3b41      	subs	r3, #65	; 0x41
 80033ea:	fa00 f203 	lsl.w	r2, r0, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033f6:	4b22      	ldr	r3, [pc, #136]	; (8003480 <HAL_ADC_ConfigChannel+0x234>)
 80033f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a21      	ldr	r2, [pc, #132]	; (8003484 <HAL_ADC_ConfigChannel+0x238>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d109      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x1cc>
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2b12      	cmp	r3, #18
 800340a:	d105      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a19      	ldr	r2, [pc, #100]	; (8003484 <HAL_ADC_ConfigChannel+0x238>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d123      	bne.n	800346a <HAL_ADC_ConfigChannel+0x21e>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b10      	cmp	r3, #16
 8003428:	d003      	beq.n	8003432 <HAL_ADC_ConfigChannel+0x1e6>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2b11      	cmp	r3, #17
 8003430:	d11b      	bne.n	800346a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b10      	cmp	r3, #16
 8003444:	d111      	bne.n	800346a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003446:	4b10      	ldr	r3, [pc, #64]	; (8003488 <HAL_ADC_ConfigChannel+0x23c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a10      	ldr	r2, [pc, #64]	; (800348c <HAL_ADC_ConfigChannel+0x240>)
 800344c:	fba2 2303 	umull	r2, r3, r2, r3
 8003450:	0c9a      	lsrs	r2, r3, #18
 8003452:	4613      	mov	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800345c:	e002      	b.n	8003464 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	3b01      	subs	r3, #1
 8003462:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f9      	bne.n	800345e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	40012300 	.word	0x40012300
 8003484:	40012000 	.word	0x40012000
 8003488:	20000000 	.word	0x20000000
 800348c:	431bde83 	.word	0x431bde83

08003490 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003490:	b480      	push	{r7}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003498:	4b79      	ldr	r3, [pc, #484]	; (8003680 <ADC_Init+0x1f0>)
 800349a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	431a      	orrs	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6859      	ldr	r1, [r3, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	021a      	lsls	r2, r3, #8
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6859      	ldr	r1, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800350a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6899      	ldr	r1, [r3, #8]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003522:	4a58      	ldr	r2, [pc, #352]	; (8003684 <ADC_Init+0x1f4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d022      	beq.n	800356e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003536:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6899      	ldr	r1, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003558:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6899      	ldr	r1, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	e00f      	b.n	800358e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800357c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800358c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0202 	bic.w	r2, r2, #2
 800359c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	6899      	ldr	r1, [r3, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	7e1b      	ldrb	r3, [r3, #24]
 80035a8:	005a      	lsls	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d01b      	beq.n	80035f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6859      	ldr	r1, [r3, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e6:	3b01      	subs	r3, #1
 80035e8:	035a      	lsls	r2, r3, #13
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]
 80035f2:	e007      	b.n	8003604 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003602:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003612:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	3b01      	subs	r3, #1
 8003620:	051a      	lsls	r2, r3, #20
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003638:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6899      	ldr	r1, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003646:	025a      	lsls	r2, r3, #9
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800365e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6899      	ldr	r1, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	029a      	lsls	r2, r3, #10
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	609a      	str	r2, [r3, #8]
}
 8003674:	bf00      	nop
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	40012300 	.word	0x40012300
 8003684:	0f000001 	.word	0x0f000001

08003688 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003694:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d13c      	bne.n	800371c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d12b      	bne.n	8003714 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d127      	bne.n	8003714 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d006      	beq.n	80036e0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d119      	bne.n	8003714 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0220 	bic.w	r2, r2, #32
 80036ee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003700:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d105      	bne.n	8003714 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370c:	f043 0201 	orr.w	r2, r3, #1
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f7ff fd7b 	bl	8003210 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800371a:	e00e      	b.n	800373a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003720:	f003 0310 	and.w	r3, r3, #16
 8003724:	2b00      	cmp	r3, #0
 8003726:	d003      	beq.n	8003730 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f7ff fd85 	bl	8003238 <HAL_ADC_ErrorCallback>
}
 800372e:	e004      	b.n	800373a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	4798      	blx	r3
}
 800373a:	bf00      	nop
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f7ff fd67 	bl	8003224 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003756:	bf00      	nop
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b084      	sub	sp, #16
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800376a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2240      	movs	r2, #64	; 0x40
 8003770:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003776:	f043 0204 	orr.w	r2, r3, #4
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f7ff fd5a 	bl	8003238 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003784:	bf00      	nop
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800379c:	4b0c      	ldr	r3, [pc, #48]	; (80037d0 <__NVIC_SetPriorityGrouping+0x44>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037a8:	4013      	ands	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037be:	4a04      	ldr	r2, [pc, #16]	; (80037d0 <__NVIC_SetPriorityGrouping+0x44>)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	60d3      	str	r3, [r2, #12]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	e000ed00 	.word	0xe000ed00

080037d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d8:	4b04      	ldr	r3, [pc, #16]	; (80037ec <__NVIC_GetPriorityGrouping+0x18>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	0a1b      	lsrs	r3, r3, #8
 80037de:	f003 0307 	and.w	r3, r3, #7
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	e000ed00 	.word	0xe000ed00

080037f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	db0b      	blt.n	800381a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	f003 021f 	and.w	r2, r3, #31
 8003808:	4907      	ldr	r1, [pc, #28]	; (8003828 <__NVIC_EnableIRQ+0x38>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	2001      	movs	r0, #1
 8003812:	fa00 f202 	lsl.w	r2, r0, r2
 8003816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	e000e100 	.word	0xe000e100

0800382c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	6039      	str	r1, [r7, #0]
 8003836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383c:	2b00      	cmp	r3, #0
 800383e:	db0a      	blt.n	8003856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	b2da      	uxtb	r2, r3
 8003844:	490c      	ldr	r1, [pc, #48]	; (8003878 <__NVIC_SetPriority+0x4c>)
 8003846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384a:	0112      	lsls	r2, r2, #4
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	440b      	add	r3, r1
 8003850:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003854:	e00a      	b.n	800386c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	b2da      	uxtb	r2, r3
 800385a:	4908      	ldr	r1, [pc, #32]	; (800387c <__NVIC_SetPriority+0x50>)
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	3b04      	subs	r3, #4
 8003864:	0112      	lsls	r2, r2, #4
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	440b      	add	r3, r1
 800386a:	761a      	strb	r2, [r3, #24]
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	e000e100 	.word	0xe000e100
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003880:	b480      	push	{r7}
 8003882:	b089      	sub	sp, #36	; 0x24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f1c3 0307 	rsb	r3, r3, #7
 800389a:	2b04      	cmp	r3, #4
 800389c:	bf28      	it	cs
 800389e:	2304      	movcs	r3, #4
 80038a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	3304      	adds	r3, #4
 80038a6:	2b06      	cmp	r3, #6
 80038a8:	d902      	bls.n	80038b0 <NVIC_EncodePriority+0x30>
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3b03      	subs	r3, #3
 80038ae:	e000      	b.n	80038b2 <NVIC_EncodePriority+0x32>
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b4:	f04f 32ff 	mov.w	r2, #4294967295
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43da      	mvns	r2, r3
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	401a      	ands	r2, r3
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c8:	f04f 31ff 	mov.w	r1, #4294967295
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	fa01 f303 	lsl.w	r3, r1, r3
 80038d2:	43d9      	mvns	r1, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d8:	4313      	orrs	r3, r2
         );
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3724      	adds	r7, #36	; 0x24
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
	...

080038e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038f8:	d301      	bcc.n	80038fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038fa:	2301      	movs	r3, #1
 80038fc:	e00f      	b.n	800391e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038fe:	4a0a      	ldr	r2, [pc, #40]	; (8003928 <SysTick_Config+0x40>)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	3b01      	subs	r3, #1
 8003904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003906:	210f      	movs	r1, #15
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
 800390c:	f7ff ff8e 	bl	800382c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003910:	4b05      	ldr	r3, [pc, #20]	; (8003928 <SysTick_Config+0x40>)
 8003912:	2200      	movs	r2, #0
 8003914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003916:	4b04      	ldr	r3, [pc, #16]	; (8003928 <SysTick_Config+0x40>)
 8003918:	2207      	movs	r2, #7
 800391a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	e000e010 	.word	0xe000e010

0800392c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7ff ff29 	bl	800378c <__NVIC_SetPriorityGrouping>
}
 800393a:	bf00      	nop
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003942:	b580      	push	{r7, lr}
 8003944:	b086      	sub	sp, #24
 8003946:	af00      	add	r7, sp, #0
 8003948:	4603      	mov	r3, r0
 800394a:	60b9      	str	r1, [r7, #8]
 800394c:	607a      	str	r2, [r7, #4]
 800394e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003954:	f7ff ff3e 	bl	80037d4 <__NVIC_GetPriorityGrouping>
 8003958:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68b9      	ldr	r1, [r7, #8]
 800395e:	6978      	ldr	r0, [r7, #20]
 8003960:	f7ff ff8e 	bl	8003880 <NVIC_EncodePriority>
 8003964:	4602      	mov	r2, r0
 8003966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800396a:	4611      	mov	r1, r2
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff ff5d 	bl	800382c <__NVIC_SetPriority>
}
 8003972:	bf00      	nop
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b082      	sub	sp, #8
 800397e:	af00      	add	r7, sp, #0
 8003980:	4603      	mov	r3, r0
 8003982:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff ff31 	bl	80037f0 <__NVIC_EnableIRQ>
}
 800398e:	bf00      	nop
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7ff ffa2 	bl	80038e8 <SysTick_Config>
 80039a4:	4603      	mov	r3, r0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039bc:	f7ff fac4 	bl	8002f48 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e099      	b.n	8003b00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2202      	movs	r2, #2
 80039d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039ec:	e00f      	b.n	8003a0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039ee:	f7ff faab 	bl	8002f48 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b05      	cmp	r3, #5
 80039fa:	d908      	bls.n	8003a0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2220      	movs	r2, #32
 8003a00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2203      	movs	r2, #3
 8003a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e078      	b.n	8003b00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1e8      	bne.n	80039ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	4b38      	ldr	r3, [pc, #224]	; (8003b08 <HAL_DMA_Init+0x158>)
 8003a28:	4013      	ands	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a64:	2b04      	cmp	r3, #4
 8003a66:	d107      	bne.n	8003a78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a70:	4313      	orrs	r3, r2
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f023 0307 	bic.w	r3, r3, #7
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d117      	bne.n	8003ad2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00e      	beq.n	8003ad2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 fa91 	bl	8003fdc <DMA_CheckFifoParam>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2240      	movs	r2, #64	; 0x40
 8003ac4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e016      	b.n	8003b00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fa48 	bl	8003f70 <DMA_CalcBaseAndBitshift>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae8:	223f      	movs	r2, #63	; 0x3f
 8003aea:	409a      	lsls	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	f010803f 	.word	0xf010803f

08003b0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
 8003b18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d101      	bne.n	8003b32 <HAL_DMA_Start_IT+0x26>
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e040      	b.n	8003bb4 <HAL_DMA_Start_IT+0xa8>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d12f      	bne.n	8003ba6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2202      	movs	r2, #2
 8003b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	68b9      	ldr	r1, [r7, #8]
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 f9da 	bl	8003f14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b64:	223f      	movs	r2, #63	; 0x3f
 8003b66:	409a      	lsls	r2, r3
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0216 	orr.w	r2, r2, #22
 8003b7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d007      	beq.n	8003b94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 0208 	orr.w	r2, r2, #8
 8003b92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f042 0201 	orr.w	r2, r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	e005      	b.n	8003bb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003bae:	2302      	movs	r3, #2
 8003bb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3718      	adds	r7, #24
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d004      	beq.n	8003bda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2280      	movs	r2, #128	; 0x80
 8003bd4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e00c      	b.n	8003bf4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2205      	movs	r2, #5
 8003bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0201 	bic.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c0c:	4b92      	ldr	r3, [pc, #584]	; (8003e58 <HAL_DMA_IRQHandler+0x258>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a92      	ldr	r2, [pc, #584]	; (8003e5c <HAL_DMA_IRQHandler+0x25c>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	0a9b      	lsrs	r3, r3, #10
 8003c18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2a:	2208      	movs	r2, #8
 8003c2c:	409a      	lsls	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4013      	ands	r3, r2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d01a      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d013      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0204 	bic.w	r2, r2, #4
 8003c52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c58:	2208      	movs	r2, #8
 8003c5a:	409a      	lsls	r2, r3
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c64:	f043 0201 	orr.w	r2, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c70:	2201      	movs	r2, #1
 8003c72:	409a      	lsls	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4013      	ands	r3, r2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d012      	beq.n	8003ca2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00b      	beq.n	8003ca2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c8e:	2201      	movs	r2, #1
 8003c90:	409a      	lsls	r2, r3
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c9a:	f043 0202 	orr.w	r2, r3, #2
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca6:	2204      	movs	r2, #4
 8003ca8:	409a      	lsls	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d012      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00b      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc4:	2204      	movs	r2, #4
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd0:	f043 0204 	orr.w	r2, r3, #4
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cdc:	2210      	movs	r2, #16
 8003cde:	409a      	lsls	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d043      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d03c      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfa:	2210      	movs	r2, #16
 8003cfc:	409a      	lsls	r2, r3
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d018      	beq.n	8003d42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d108      	bne.n	8003d30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d024      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	4798      	blx	r3
 8003d2e:	e01f      	b.n	8003d70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01b      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	4798      	blx	r3
 8003d40:	e016      	b.n	8003d70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d107      	bne.n	8003d60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0208 	bic.w	r2, r2, #8
 8003d5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d003      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d74:	2220      	movs	r2, #32
 8003d76:	409a      	lsls	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 808e 	beq.w	8003e9e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0310 	and.w	r3, r3, #16
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 8086 	beq.w	8003e9e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d96:	2220      	movs	r2, #32
 8003d98:	409a      	lsls	r2, r3
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b05      	cmp	r3, #5
 8003da8:	d136      	bne.n	8003e18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 0216 	bic.w	r2, r2, #22
 8003db8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	695a      	ldr	r2, [r3, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d103      	bne.n	8003dda <HAL_DMA_IRQHandler+0x1da>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d007      	beq.n	8003dea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0208 	bic.w	r2, r2, #8
 8003de8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dee:	223f      	movs	r2, #63	; 0x3f
 8003df0:	409a      	lsls	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d07d      	beq.n	8003f0a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	4798      	blx	r3
        }
        return;
 8003e16:	e078      	b.n	8003f0a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d01c      	beq.n	8003e60 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d108      	bne.n	8003e46 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d030      	beq.n	8003e9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	4798      	blx	r3
 8003e44:	e02b      	b.n	8003e9e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d027      	beq.n	8003e9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	4798      	blx	r3
 8003e56:	e022      	b.n	8003e9e <HAL_DMA_IRQHandler+0x29e>
 8003e58:	20000000 	.word	0x20000000
 8003e5c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10f      	bne.n	8003e8e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0210 	bic.w	r2, r2, #16
 8003e7c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d032      	beq.n	8003f0c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d022      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2205      	movs	r2, #5
 8003eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0201 	bic.w	r2, r2, #1
 8003ec8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	60bb      	str	r3, [r7, #8]
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d307      	bcc.n	8003ee6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1f2      	bne.n	8003eca <HAL_DMA_IRQHandler+0x2ca>
 8003ee4:	e000      	b.n	8003ee8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003ee6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	4798      	blx	r3
 8003f08:	e000      	b.n	8003f0c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003f0a:	bf00      	nop
    }
  }
}
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop

08003f14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	2b40      	cmp	r3, #64	; 0x40
 8003f40:	d108      	bne.n	8003f54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f52:	e007      	b.n	8003f64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	60da      	str	r2, [r3, #12]
}
 8003f64:	bf00      	nop
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	3b10      	subs	r3, #16
 8003f80:	4a14      	ldr	r2, [pc, #80]	; (8003fd4 <DMA_CalcBaseAndBitshift+0x64>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	091b      	lsrs	r3, r3, #4
 8003f88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f8a:	4a13      	ldr	r2, [pc, #76]	; (8003fd8 <DMA_CalcBaseAndBitshift+0x68>)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4413      	add	r3, r2
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d909      	bls.n	8003fb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fa6:	f023 0303 	bic.w	r3, r3, #3
 8003faa:	1d1a      	adds	r2, r3, #4
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	659a      	str	r2, [r3, #88]	; 0x58
 8003fb0:	e007      	b.n	8003fc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fba:	f023 0303 	bic.w	r3, r3, #3
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	aaaaaaab 	.word	0xaaaaaaab
 8003fd8:	080071f4 	.word	0x080071f4

08003fdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d11f      	bne.n	8004036 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d855      	bhi.n	80040a8 <DMA_CheckFifoParam+0xcc>
 8003ffc:	a201      	add	r2, pc, #4	; (adr r2, 8004004 <DMA_CheckFifoParam+0x28>)
 8003ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004002:	bf00      	nop
 8004004:	08004015 	.word	0x08004015
 8004008:	08004027 	.word	0x08004027
 800400c:	08004015 	.word	0x08004015
 8004010:	080040a9 	.word	0x080040a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d045      	beq.n	80040ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004024:	e042      	b.n	80040ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800402e:	d13f      	bne.n	80040b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004034:	e03c      	b.n	80040b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800403e:	d121      	bne.n	8004084 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b03      	cmp	r3, #3
 8004044:	d836      	bhi.n	80040b4 <DMA_CheckFifoParam+0xd8>
 8004046:	a201      	add	r2, pc, #4	; (adr r2, 800404c <DMA_CheckFifoParam+0x70>)
 8004048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404c:	0800405d 	.word	0x0800405d
 8004050:	08004063 	.word	0x08004063
 8004054:	0800405d 	.word	0x0800405d
 8004058:	08004075 	.word	0x08004075
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	73fb      	strb	r3, [r7, #15]
      break;
 8004060:	e02f      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004066:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d024      	beq.n	80040b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004072:	e021      	b.n	80040b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004078:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800407c:	d11e      	bne.n	80040bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004082:	e01b      	b.n	80040bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d902      	bls.n	8004090 <DMA_CheckFifoParam+0xb4>
 800408a:	2b03      	cmp	r3, #3
 800408c:	d003      	beq.n	8004096 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800408e:	e018      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	73fb      	strb	r3, [r7, #15]
      break;
 8004094:	e015      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00e      	beq.n	80040c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	73fb      	strb	r3, [r7, #15]
      break;
 80040a6:	e00b      	b.n	80040c0 <DMA_CheckFifoParam+0xe4>
      break;
 80040a8:	bf00      	nop
 80040aa:	e00a      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      break;
 80040ac:	bf00      	nop
 80040ae:	e008      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      break;
 80040b0:	bf00      	nop
 80040b2:	e006      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      break;
 80040b4:	bf00      	nop
 80040b6:	e004      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      break;
 80040b8:	bf00      	nop
 80040ba:	e002      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      break;   
 80040bc:	bf00      	nop
 80040be:	e000      	b.n	80040c2 <DMA_CheckFifoParam+0xe6>
      break;
 80040c0:	bf00      	nop
    }
  } 
  
  return status; 
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b089      	sub	sp, #36	; 0x24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040da:	2300      	movs	r3, #0
 80040dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040de:	2300      	movs	r3, #0
 80040e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040e2:	2300      	movs	r3, #0
 80040e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e6:	2300      	movs	r3, #0
 80040e8:	61fb      	str	r3, [r7, #28]
 80040ea:	e16b      	b.n	80043c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040ec:	2201      	movs	r2, #1
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4013      	ands	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	429a      	cmp	r2, r3
 8004106:	f040 815a 	bne.w	80043be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d00b      	beq.n	800412a <HAL_GPIO_Init+0x5a>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d007      	beq.n	800412a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800411e:	2b11      	cmp	r3, #17
 8004120:	d003      	beq.n	800412a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2b12      	cmp	r3, #18
 8004128:	d130      	bne.n	800418c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	2203      	movs	r2, #3
 8004136:	fa02 f303 	lsl.w	r3, r2, r3
 800413a:	43db      	mvns	r3, r3
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	4013      	ands	r3, r2
 8004140:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4313      	orrs	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004160:	2201      	movs	r2, #1
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	fa02 f303 	lsl.w	r3, r2, r3
 8004168:	43db      	mvns	r3, r3
 800416a:	69ba      	ldr	r2, [r7, #24]
 800416c:	4013      	ands	r3, r2
 800416e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	091b      	lsrs	r3, r3, #4
 8004176:	f003 0201 	and.w	r2, r3, #1
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	69ba      	ldr	r2, [r7, #24]
 8004182:	4313      	orrs	r3, r2
 8004184:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	2203      	movs	r2, #3
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4013      	ands	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d003      	beq.n	80041cc <HAL_GPIO_Init+0xfc>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b12      	cmp	r3, #18
 80041ca:	d123      	bne.n	8004214 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	08da      	lsrs	r2, r3, #3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3208      	adds	r2, #8
 80041d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	220f      	movs	r2, #15
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	43db      	mvns	r3, r3
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	4013      	ands	r3, r2
 80041ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	691a      	ldr	r2, [r3, #16]
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	4313      	orrs	r3, r2
 8004204:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	08da      	lsrs	r2, r3, #3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	3208      	adds	r2, #8
 800420e:	69b9      	ldr	r1, [r7, #24]
 8004210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	2203      	movs	r2, #3
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	4013      	ands	r3, r2
 800422a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f003 0203 	and.w	r2, r3, #3
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	005b      	lsls	r3, r3, #1
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	4313      	orrs	r3, r2
 8004240:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 80b4 	beq.w	80043be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004256:	2300      	movs	r3, #0
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	4b5f      	ldr	r3, [pc, #380]	; (80043d8 <HAL_GPIO_Init+0x308>)
 800425c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425e:	4a5e      	ldr	r2, [pc, #376]	; (80043d8 <HAL_GPIO_Init+0x308>)
 8004260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004264:	6453      	str	r3, [r2, #68]	; 0x44
 8004266:	4b5c      	ldr	r3, [pc, #368]	; (80043d8 <HAL_GPIO_Init+0x308>)
 8004268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004272:	4a5a      	ldr	r2, [pc, #360]	; (80043dc <HAL_GPIO_Init+0x30c>)
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	089b      	lsrs	r3, r3, #2
 8004278:	3302      	adds	r3, #2
 800427a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800427e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	220f      	movs	r2, #15
 800428a:	fa02 f303 	lsl.w	r3, r2, r3
 800428e:	43db      	mvns	r3, r3
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	4013      	ands	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a51      	ldr	r2, [pc, #324]	; (80043e0 <HAL_GPIO_Init+0x310>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d02b      	beq.n	80042f6 <HAL_GPIO_Init+0x226>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a50      	ldr	r2, [pc, #320]	; (80043e4 <HAL_GPIO_Init+0x314>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d025      	beq.n	80042f2 <HAL_GPIO_Init+0x222>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a4f      	ldr	r2, [pc, #316]	; (80043e8 <HAL_GPIO_Init+0x318>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d01f      	beq.n	80042ee <HAL_GPIO_Init+0x21e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a4e      	ldr	r2, [pc, #312]	; (80043ec <HAL_GPIO_Init+0x31c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d019      	beq.n	80042ea <HAL_GPIO_Init+0x21a>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a4d      	ldr	r2, [pc, #308]	; (80043f0 <HAL_GPIO_Init+0x320>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d013      	beq.n	80042e6 <HAL_GPIO_Init+0x216>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a4c      	ldr	r2, [pc, #304]	; (80043f4 <HAL_GPIO_Init+0x324>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d00d      	beq.n	80042e2 <HAL_GPIO_Init+0x212>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a4b      	ldr	r2, [pc, #300]	; (80043f8 <HAL_GPIO_Init+0x328>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d007      	beq.n	80042de <HAL_GPIO_Init+0x20e>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a4a      	ldr	r2, [pc, #296]	; (80043fc <HAL_GPIO_Init+0x32c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d101      	bne.n	80042da <HAL_GPIO_Init+0x20a>
 80042d6:	2307      	movs	r3, #7
 80042d8:	e00e      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042da:	2308      	movs	r3, #8
 80042dc:	e00c      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042de:	2306      	movs	r3, #6
 80042e0:	e00a      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042e2:	2305      	movs	r3, #5
 80042e4:	e008      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042e6:	2304      	movs	r3, #4
 80042e8:	e006      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042ea:	2303      	movs	r3, #3
 80042ec:	e004      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042ee:	2302      	movs	r3, #2
 80042f0:	e002      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <HAL_GPIO_Init+0x228>
 80042f6:	2300      	movs	r3, #0
 80042f8:	69fa      	ldr	r2, [r7, #28]
 80042fa:	f002 0203 	and.w	r2, r2, #3
 80042fe:	0092      	lsls	r2, r2, #2
 8004300:	4093      	lsls	r3, r2
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	4313      	orrs	r3, r2
 8004306:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004308:	4934      	ldr	r1, [pc, #208]	; (80043dc <HAL_GPIO_Init+0x30c>)
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	089b      	lsrs	r3, r3, #2
 800430e:	3302      	adds	r3, #2
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004316:	4b3a      	ldr	r3, [pc, #232]	; (8004400 <HAL_GPIO_Init+0x330>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	43db      	mvns	r3, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	4013      	ands	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	4313      	orrs	r3, r2
 8004338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800433a:	4a31      	ldr	r2, [pc, #196]	; (8004400 <HAL_GPIO_Init+0x330>)
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004340:	4b2f      	ldr	r3, [pc, #188]	; (8004400 <HAL_GPIO_Init+0x330>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	43db      	mvns	r3, r3
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	4013      	ands	r3, r2
 800434e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004364:	4a26      	ldr	r2, [pc, #152]	; (8004400 <HAL_GPIO_Init+0x330>)
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800436a:	4b25      	ldr	r3, [pc, #148]	; (8004400 <HAL_GPIO_Init+0x330>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	43db      	mvns	r3, r3
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	4013      	ands	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	4313      	orrs	r3, r2
 800438c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800438e:	4a1c      	ldr	r2, [pc, #112]	; (8004400 <HAL_GPIO_Init+0x330>)
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004394:	4b1a      	ldr	r3, [pc, #104]	; (8004400 <HAL_GPIO_Init+0x330>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	43db      	mvns	r3, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4013      	ands	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b8:	4a11      	ldr	r2, [pc, #68]	; (8004400 <HAL_GPIO_Init+0x330>)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	3301      	adds	r3, #1
 80043c2:	61fb      	str	r3, [r7, #28]
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	2b0f      	cmp	r3, #15
 80043c8:	f67f ae90 	bls.w	80040ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043cc:	bf00      	nop
 80043ce:	3724      	adds	r7, #36	; 0x24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr
 80043d8:	40023800 	.word	0x40023800
 80043dc:	40013800 	.word	0x40013800
 80043e0:	40020000 	.word	0x40020000
 80043e4:	40020400 	.word	0x40020400
 80043e8:	40020800 	.word	0x40020800
 80043ec:	40020c00 	.word	0x40020c00
 80043f0:	40021000 	.word	0x40021000
 80043f4:	40021400 	.word	0x40021400
 80043f8:	40021800 	.word	0x40021800
 80043fc:	40021c00 	.word	0x40021c00
 8004400:	40013c00 	.word	0x40013c00

08004404 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	460b      	mov	r3, r1
 800440e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	887b      	ldrh	r3, [r7, #2]
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
 8004420:	e001      	b.n	8004426 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004422:	2300      	movs	r3, #0
 8004424:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004426:	7bfb      	ldrb	r3, [r7, #15]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3714      	adds	r7, #20
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	460b      	mov	r3, r1
 800443e:	807b      	strh	r3, [r7, #2]
 8004440:	4613      	mov	r3, r2
 8004442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004444:	787b      	ldrb	r3, [r7, #1]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800444a:	887a      	ldrh	r2, [r7, #2]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004450:	e003      	b.n	800445a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004452:	887b      	ldrh	r3, [r7, #2]
 8004454:	041a      	lsls	r2, r3, #16
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	619a      	str	r2, [r3, #24]
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
	...

08004468 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e11f      	b.n	80046ba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d106      	bne.n	8004494 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fe f9ca 	bl	8002828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2224      	movs	r2, #36	; 0x24
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0201 	bic.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80044cc:	f000 fd18 	bl	8004f00 <HAL_RCC_GetPCLK1Freq>
 80044d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	4a7b      	ldr	r2, [pc, #492]	; (80046c4 <HAL_I2C_Init+0x25c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d807      	bhi.n	80044ec <HAL_I2C_Init+0x84>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4a7a      	ldr	r2, [pc, #488]	; (80046c8 <HAL_I2C_Init+0x260>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	bf94      	ite	ls
 80044e4:	2301      	movls	r3, #1
 80044e6:	2300      	movhi	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	e006      	b.n	80044fa <HAL_I2C_Init+0x92>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4a77      	ldr	r2, [pc, #476]	; (80046cc <HAL_I2C_Init+0x264>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bf94      	ite	ls
 80044f4:	2301      	movls	r3, #1
 80044f6:	2300      	movhi	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e0db      	b.n	80046ba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4a72      	ldr	r2, [pc, #456]	; (80046d0 <HAL_I2C_Init+0x268>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	0c9b      	lsrs	r3, r3, #18
 800450c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	430a      	orrs	r2, r1
 8004520:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4a64      	ldr	r2, [pc, #400]	; (80046c4 <HAL_I2C_Init+0x25c>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d802      	bhi.n	800453c <HAL_I2C_Init+0xd4>
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	3301      	adds	r3, #1
 800453a:	e009      	b.n	8004550 <HAL_I2C_Init+0xe8>
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	4a63      	ldr	r2, [pc, #396]	; (80046d4 <HAL_I2C_Init+0x26c>)
 8004548:	fba2 2303 	umull	r2, r3, r2, r3
 800454c:	099b      	lsrs	r3, r3, #6
 800454e:	3301      	adds	r3, #1
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6812      	ldr	r2, [r2, #0]
 8004554:	430b      	orrs	r3, r1
 8004556:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004562:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	4956      	ldr	r1, [pc, #344]	; (80046c4 <HAL_I2C_Init+0x25c>)
 800456c:	428b      	cmp	r3, r1
 800456e:	d80d      	bhi.n	800458c <HAL_I2C_Init+0x124>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	1e59      	subs	r1, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	fbb1 f3f3 	udiv	r3, r1, r3
 800457e:	3301      	adds	r3, #1
 8004580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004584:	2b04      	cmp	r3, #4
 8004586:	bf38      	it	cc
 8004588:	2304      	movcc	r3, #4
 800458a:	e04f      	b.n	800462c <HAL_I2C_Init+0x1c4>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d111      	bne.n	80045b8 <HAL_I2C_Init+0x150>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	1e58      	subs	r0, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6859      	ldr	r1, [r3, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	440b      	add	r3, r1
 80045a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045a6:	3301      	adds	r3, #1
 80045a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	e012      	b.n	80045de <HAL_I2C_Init+0x176>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	1e58      	subs	r0, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6859      	ldr	r1, [r3, #4]
 80045c0:	460b      	mov	r3, r1
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	0099      	lsls	r1, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_I2C_Init+0x17e>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e022      	b.n	800462c <HAL_I2C_Init+0x1c4>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10e      	bne.n	800460c <HAL_I2C_Init+0x1a4>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1e58      	subs	r0, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6859      	ldr	r1, [r3, #4]
 80045f6:	460b      	mov	r3, r1
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	440b      	add	r3, r1
 80045fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004600:	3301      	adds	r3, #1
 8004602:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004606:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800460a:	e00f      	b.n	800462c <HAL_I2C_Init+0x1c4>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	1e58      	subs	r0, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6859      	ldr	r1, [r3, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	0099      	lsls	r1, r3, #2
 800461c:	440b      	add	r3, r1
 800461e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004622:	3301      	adds	r3, #1
 8004624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004628:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	6809      	ldr	r1, [r1, #0]
 8004630:	4313      	orrs	r3, r2
 8004632:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69da      	ldr	r2, [r3, #28]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800465a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6911      	ldr	r1, [r2, #16]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	68d2      	ldr	r2, [r2, #12]
 8004666:	4311      	orrs	r1, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6812      	ldr	r2, [r2, #0]
 800466c:	430b      	orrs	r3, r1
 800466e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695a      	ldr	r2, [r3, #20]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	000186a0 	.word	0x000186a0
 80046c8:	001e847f 	.word	0x001e847f
 80046cc:	003d08ff 	.word	0x003d08ff
 80046d0:	431bde83 	.word	0x431bde83
 80046d4:	10624dd3 	.word	0x10624dd3

080046d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e25b      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d075      	beq.n	80047e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046f6:	4ba3      	ldr	r3, [pc, #652]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 030c 	and.w	r3, r3, #12
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d00c      	beq.n	800471c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004702:	4ba0      	ldr	r3, [pc, #640]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800470a:	2b08      	cmp	r3, #8
 800470c:	d112      	bne.n	8004734 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800470e:	4b9d      	ldr	r3, [pc, #628]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004716:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800471a:	d10b      	bne.n	8004734 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471c:	4b99      	ldr	r3, [pc, #612]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d05b      	beq.n	80047e0 <HAL_RCC_OscConfig+0x108>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d157      	bne.n	80047e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e236      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800473c:	d106      	bne.n	800474c <HAL_RCC_OscConfig+0x74>
 800473e:	4b91      	ldr	r3, [pc, #580]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a90      	ldr	r2, [pc, #576]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004748:	6013      	str	r3, [r2, #0]
 800474a:	e01d      	b.n	8004788 <HAL_RCC_OscConfig+0xb0>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004754:	d10c      	bne.n	8004770 <HAL_RCC_OscConfig+0x98>
 8004756:	4b8b      	ldr	r3, [pc, #556]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a8a      	ldr	r2, [pc, #552]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800475c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004760:	6013      	str	r3, [r2, #0]
 8004762:	4b88      	ldr	r3, [pc, #544]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a87      	ldr	r2, [pc, #540]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800476c:	6013      	str	r3, [r2, #0]
 800476e:	e00b      	b.n	8004788 <HAL_RCC_OscConfig+0xb0>
 8004770:	4b84      	ldr	r3, [pc, #528]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a83      	ldr	r2, [pc, #524]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	4b81      	ldr	r3, [pc, #516]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a80      	ldr	r2, [pc, #512]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d013      	beq.n	80047b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fe fbda 	bl	8002f48 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004798:	f7fe fbd6 	bl	8002f48 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b64      	cmp	r3, #100	; 0x64
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e1fb      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047aa:	4b76      	ldr	r3, [pc, #472]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0f0      	beq.n	8004798 <HAL_RCC_OscConfig+0xc0>
 80047b6:	e014      	b.n	80047e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b8:	f7fe fbc6 	bl	8002f48 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047c0:	f7fe fbc2 	bl	8002f48 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b64      	cmp	r3, #100	; 0x64
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e1e7      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047d2:	4b6c      	ldr	r3, [pc, #432]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f0      	bne.n	80047c0 <HAL_RCC_OscConfig+0xe8>
 80047de:	e000      	b.n	80047e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d063      	beq.n	80048b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047ee:	4b65      	ldr	r3, [pc, #404]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00b      	beq.n	8004812 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047fa:	4b62      	ldr	r3, [pc, #392]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004802:	2b08      	cmp	r3, #8
 8004804:	d11c      	bne.n	8004840 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004806:	4b5f      	ldr	r3, [pc, #380]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d116      	bne.n	8004840 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004812:	4b5c      	ldr	r3, [pc, #368]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d005      	beq.n	800482a <HAL_RCC_OscConfig+0x152>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d001      	beq.n	800482a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e1bb      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800482a:	4b56      	ldr	r3, [pc, #344]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	00db      	lsls	r3, r3, #3
 8004838:	4952      	ldr	r1, [pc, #328]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800483a:	4313      	orrs	r3, r2
 800483c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800483e:	e03a      	b.n	80048b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d020      	beq.n	800488a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004848:	4b4f      	ldr	r3, [pc, #316]	; (8004988 <HAL_RCC_OscConfig+0x2b0>)
 800484a:	2201      	movs	r2, #1
 800484c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484e:	f7fe fb7b 	bl	8002f48 <HAL_GetTick>
 8004852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004854:	e008      	b.n	8004868 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004856:	f7fe fb77 	bl	8002f48 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d901      	bls.n	8004868 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e19c      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004868:	4b46      	ldr	r3, [pc, #280]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d0f0      	beq.n	8004856 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004874:	4b43      	ldr	r3, [pc, #268]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	4940      	ldr	r1, [pc, #256]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004884:	4313      	orrs	r3, r2
 8004886:	600b      	str	r3, [r1, #0]
 8004888:	e015      	b.n	80048b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800488a:	4b3f      	ldr	r3, [pc, #252]	; (8004988 <HAL_RCC_OscConfig+0x2b0>)
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004890:	f7fe fb5a 	bl	8002f48 <HAL_GetTick>
 8004894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004896:	e008      	b.n	80048aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004898:	f7fe fb56 	bl	8002f48 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e17b      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048aa:	4b36      	ldr	r3, [pc, #216]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1f0      	bne.n	8004898 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d030      	beq.n	8004924 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d016      	beq.n	80048f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048ca:	4b30      	ldr	r3, [pc, #192]	; (800498c <HAL_RCC_OscConfig+0x2b4>)
 80048cc:	2201      	movs	r2, #1
 80048ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d0:	f7fe fb3a 	bl	8002f48 <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048d8:	f7fe fb36 	bl	8002f48 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e15b      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ea:	4b26      	ldr	r3, [pc, #152]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 80048ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0f0      	beq.n	80048d8 <HAL_RCC_OscConfig+0x200>
 80048f6:	e015      	b.n	8004924 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048f8:	4b24      	ldr	r3, [pc, #144]	; (800498c <HAL_RCC_OscConfig+0x2b4>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048fe:	f7fe fb23 	bl	8002f48 <HAL_GetTick>
 8004902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004906:	f7fe fb1f 	bl	8002f48 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e144      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004918:	4b1a      	ldr	r3, [pc, #104]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800491a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1f0      	bne.n	8004906 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 80a0 	beq.w	8004a72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004932:	2300      	movs	r3, #0
 8004934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004936:	4b13      	ldr	r3, [pc, #76]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10f      	bne.n	8004962 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]
 8004946:	4b0f      	ldr	r3, [pc, #60]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494a:	4a0e      	ldr	r2, [pc, #56]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 800494c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004950:	6413      	str	r3, [r2, #64]	; 0x40
 8004952:	4b0c      	ldr	r3, [pc, #48]	; (8004984 <HAL_RCC_OscConfig+0x2ac>)
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800495a:	60bb      	str	r3, [r7, #8]
 800495c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800495e:	2301      	movs	r3, #1
 8004960:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004962:	4b0b      	ldr	r3, [pc, #44]	; (8004990 <HAL_RCC_OscConfig+0x2b8>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496a:	2b00      	cmp	r3, #0
 800496c:	d121      	bne.n	80049b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800496e:	4b08      	ldr	r3, [pc, #32]	; (8004990 <HAL_RCC_OscConfig+0x2b8>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a07      	ldr	r2, [pc, #28]	; (8004990 <HAL_RCC_OscConfig+0x2b8>)
 8004974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800497a:	f7fe fae5 	bl	8002f48 <HAL_GetTick>
 800497e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004980:	e011      	b.n	80049a6 <HAL_RCC_OscConfig+0x2ce>
 8004982:	bf00      	nop
 8004984:	40023800 	.word	0x40023800
 8004988:	42470000 	.word	0x42470000
 800498c:	42470e80 	.word	0x42470e80
 8004990:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004994:	f7fe fad8 	bl	8002f48 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e0fd      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a6:	4b81      	ldr	r3, [pc, #516]	; (8004bac <HAL_RCC_OscConfig+0x4d4>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d106      	bne.n	80049c8 <HAL_RCC_OscConfig+0x2f0>
 80049ba:	4b7d      	ldr	r3, [pc, #500]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049be:	4a7c      	ldr	r2, [pc, #496]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049c0:	f043 0301 	orr.w	r3, r3, #1
 80049c4:	6713      	str	r3, [r2, #112]	; 0x70
 80049c6:	e01c      	b.n	8004a02 <HAL_RCC_OscConfig+0x32a>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	2b05      	cmp	r3, #5
 80049ce:	d10c      	bne.n	80049ea <HAL_RCC_OscConfig+0x312>
 80049d0:	4b77      	ldr	r3, [pc, #476]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d4:	4a76      	ldr	r2, [pc, #472]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049d6:	f043 0304 	orr.w	r3, r3, #4
 80049da:	6713      	str	r3, [r2, #112]	; 0x70
 80049dc:	4b74      	ldr	r3, [pc, #464]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e0:	4a73      	ldr	r2, [pc, #460]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049e2:	f043 0301 	orr.w	r3, r3, #1
 80049e6:	6713      	str	r3, [r2, #112]	; 0x70
 80049e8:	e00b      	b.n	8004a02 <HAL_RCC_OscConfig+0x32a>
 80049ea:	4b71      	ldr	r3, [pc, #452]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ee:	4a70      	ldr	r2, [pc, #448]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049f0:	f023 0301 	bic.w	r3, r3, #1
 80049f4:	6713      	str	r3, [r2, #112]	; 0x70
 80049f6:	4b6e      	ldr	r3, [pc, #440]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fa:	4a6d      	ldr	r2, [pc, #436]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 80049fc:	f023 0304 	bic.w	r3, r3, #4
 8004a00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d015      	beq.n	8004a36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a0a:	f7fe fa9d 	bl	8002f48 <HAL_GetTick>
 8004a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a10:	e00a      	b.n	8004a28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a12:	f7fe fa99 	bl	8002f48 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e0bc      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a28:	4b61      	ldr	r3, [pc, #388]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a2c:	f003 0302 	and.w	r3, r3, #2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0ee      	beq.n	8004a12 <HAL_RCC_OscConfig+0x33a>
 8004a34:	e014      	b.n	8004a60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a36:	f7fe fa87 	bl	8002f48 <HAL_GetTick>
 8004a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a3c:	e00a      	b.n	8004a54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a3e:	f7fe fa83 	bl	8002f48 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d901      	bls.n	8004a54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e0a6      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a54:	4b56      	ldr	r3, [pc, #344]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1ee      	bne.n	8004a3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a60:	7dfb      	ldrb	r3, [r7, #23]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d105      	bne.n	8004a72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a66:	4b52      	ldr	r3, [pc, #328]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	4a51      	ldr	r2, [pc, #324]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f000 8092 	beq.w	8004ba0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a7c:	4b4c      	ldr	r3, [pc, #304]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f003 030c 	and.w	r3, r3, #12
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d05c      	beq.n	8004b42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d141      	bne.n	8004b14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a90:	4b48      	ldr	r3, [pc, #288]	; (8004bb4 <HAL_RCC_OscConfig+0x4dc>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a96:	f7fe fa57 	bl	8002f48 <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a9e:	f7fe fa53 	bl	8002f48 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e078      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ab0:	4b3f      	ldr	r3, [pc, #252]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1f0      	bne.n	8004a9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	69da      	ldr	r2, [r3, #28]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	431a      	orrs	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	019b      	lsls	r3, r3, #6
 8004acc:	431a      	orrs	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad2:	085b      	lsrs	r3, r3, #1
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	041b      	lsls	r3, r3, #16
 8004ad8:	431a      	orrs	r2, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ade:	061b      	lsls	r3, r3, #24
 8004ae0:	4933      	ldr	r1, [pc, #204]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ae6:	4b33      	ldr	r3, [pc, #204]	; (8004bb4 <HAL_RCC_OscConfig+0x4dc>)
 8004ae8:	2201      	movs	r2, #1
 8004aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aec:	f7fe fa2c 	bl	8002f48 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004af4:	f7fe fa28 	bl	8002f48 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e04d      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b06:	4b2a      	ldr	r3, [pc, #168]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d0f0      	beq.n	8004af4 <HAL_RCC_OscConfig+0x41c>
 8004b12:	e045      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b14:	4b27      	ldr	r3, [pc, #156]	; (8004bb4 <HAL_RCC_OscConfig+0x4dc>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b1a:	f7fe fa15 	bl	8002f48 <HAL_GetTick>
 8004b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b20:	e008      	b.n	8004b34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b22:	f7fe fa11 	bl	8002f48 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d901      	bls.n	8004b34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e036      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b34:	4b1e      	ldr	r3, [pc, #120]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1f0      	bne.n	8004b22 <HAL_RCC_OscConfig+0x44a>
 8004b40:	e02e      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e029      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b4e:	4b18      	ldr	r3, [pc, #96]	; (8004bb0 <HAL_RCC_OscConfig+0x4d8>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d11c      	bne.n	8004b9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d115      	bne.n	8004b9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b76:	4013      	ands	r3, r2
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d10d      	bne.n	8004b9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d106      	bne.n	8004b9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40007000 	.word	0x40007000
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	42470060 	.word	0x42470060

08004bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d101      	bne.n	8004bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e0cc      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bcc:	4b68      	ldr	r3, [pc, #416]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 030f 	and.w	r3, r3, #15
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d90c      	bls.n	8004bf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bda:	4b65      	ldr	r3, [pc, #404]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	4b63      	ldr	r3, [pc, #396]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e0b8      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d020      	beq.n	8004c42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c0c:	4b59      	ldr	r3, [pc, #356]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4a58      	ldr	r2, [pc, #352]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0308 	and.w	r3, r3, #8
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d005      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c24:	4b53      	ldr	r3, [pc, #332]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	4a52      	ldr	r2, [pc, #328]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c30:	4b50      	ldr	r3, [pc, #320]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	494d      	ldr	r1, [pc, #308]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d044      	beq.n	8004cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d107      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c56:	4b47      	ldr	r3, [pc, #284]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d119      	bne.n	8004c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e07f      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d003      	beq.n	8004c76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c72:	2b03      	cmp	r3, #3
 8004c74:	d107      	bne.n	8004c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c76:	4b3f      	ldr	r3, [pc, #252]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d109      	bne.n	8004c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e06f      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c86:	4b3b      	ldr	r3, [pc, #236]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e067      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c96:	4b37      	ldr	r3, [pc, #220]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f023 0203 	bic.w	r2, r3, #3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	4934      	ldr	r1, [pc, #208]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ca8:	f7fe f94e 	bl	8002f48 <HAL_GetTick>
 8004cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cae:	e00a      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cb0:	f7fe f94a 	bl	8002f48 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e04f      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc6:	4b2b      	ldr	r3, [pc, #172]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 020c 	and.w	r2, r3, #12
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d1eb      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cd8:	4b25      	ldr	r3, [pc, #148]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d20c      	bcs.n	8004d00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce6:	4b22      	ldr	r3, [pc, #136]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cee:	4b20      	ldr	r3, [pc, #128]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d001      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e032      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d008      	beq.n	8004d1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d0c:	4b19      	ldr	r3, [pc, #100]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	4916      	ldr	r1, [pc, #88]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0308 	and.w	r3, r3, #8
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d009      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d2a:	4b12      	ldr	r3, [pc, #72]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	490e      	ldr	r1, [pc, #56]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d3e:	f000 f821 	bl	8004d84 <HAL_RCC_GetSysClockFreq>
 8004d42:	4601      	mov	r1, r0
 8004d44:	4b0b      	ldr	r3, [pc, #44]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	091b      	lsrs	r3, r3, #4
 8004d4a:	f003 030f 	and.w	r3, r3, #15
 8004d4e:	4a0a      	ldr	r2, [pc, #40]	; (8004d78 <HAL_RCC_ClockConfig+0x1c0>)
 8004d50:	5cd3      	ldrb	r3, [r2, r3]
 8004d52:	fa21 f303 	lsr.w	r3, r1, r3
 8004d56:	4a09      	ldr	r2, [pc, #36]	; (8004d7c <HAL_RCC_ClockConfig+0x1c4>)
 8004d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d5a:	4b09      	ldr	r3, [pc, #36]	; (8004d80 <HAL_RCC_ClockConfig+0x1c8>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fe f8ae 	bl	8002ec0 <HAL_InitTick>

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	40023c00 	.word	0x40023c00
 8004d74:	40023800 	.word	0x40023800
 8004d78:	080071dc 	.word	0x080071dc
 8004d7c:	20000000 	.word	0x20000000
 8004d80:	20000004 	.word	0x20000004

08004d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	607b      	str	r3, [r7, #4]
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	2300      	movs	r3, #0
 8004d94:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004d96:	2300      	movs	r3, #0
 8004d98:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d9a:	4b50      	ldr	r3, [pc, #320]	; (8004edc <HAL_RCC_GetSysClockFreq+0x158>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d007      	beq.n	8004db6 <HAL_RCC_GetSysClockFreq+0x32>
 8004da6:	2b08      	cmp	r3, #8
 8004da8:	d008      	beq.n	8004dbc <HAL_RCC_GetSysClockFreq+0x38>
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f040 808d 	bne.w	8004eca <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004db0:	4b4b      	ldr	r3, [pc, #300]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004db2:	60bb      	str	r3, [r7, #8]
       break;
 8004db4:	e08c      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004db6:	4b4b      	ldr	r3, [pc, #300]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004db8:	60bb      	str	r3, [r7, #8]
      break;
 8004dba:	e089      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dbc:	4b47      	ldr	r3, [pc, #284]	; (8004edc <HAL_RCC_GetSysClockFreq+0x158>)
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dc4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dc6:	4b45      	ldr	r3, [pc, #276]	; (8004edc <HAL_RCC_GetSysClockFreq+0x158>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d023      	beq.n	8004e1a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dd2:	4b42      	ldr	r3, [pc, #264]	; (8004edc <HAL_RCC_GetSysClockFreq+0x158>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	099b      	lsrs	r3, r3, #6
 8004dd8:	f04f 0400 	mov.w	r4, #0
 8004ddc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004de0:	f04f 0200 	mov.w	r2, #0
 8004de4:	ea03 0501 	and.w	r5, r3, r1
 8004de8:	ea04 0602 	and.w	r6, r4, r2
 8004dec:	4a3d      	ldr	r2, [pc, #244]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004dee:	fb02 f106 	mul.w	r1, r2, r6
 8004df2:	2200      	movs	r2, #0
 8004df4:	fb02 f205 	mul.w	r2, r2, r5
 8004df8:	440a      	add	r2, r1
 8004dfa:	493a      	ldr	r1, [pc, #232]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004dfc:	fba5 0101 	umull	r0, r1, r5, r1
 8004e00:	1853      	adds	r3, r2, r1
 8004e02:	4619      	mov	r1, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f04f 0400 	mov.w	r4, #0
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	4623      	mov	r3, r4
 8004e0e:	f7fb fdd1 	bl	80009b4 <__aeabi_uldivmod>
 8004e12:	4603      	mov	r3, r0
 8004e14:	460c      	mov	r4, r1
 8004e16:	60fb      	str	r3, [r7, #12]
 8004e18:	e049      	b.n	8004eae <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e1a:	4b30      	ldr	r3, [pc, #192]	; (8004edc <HAL_RCC_GetSysClockFreq+0x158>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	099b      	lsrs	r3, r3, #6
 8004e20:	f04f 0400 	mov.w	r4, #0
 8004e24:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	ea03 0501 	and.w	r5, r3, r1
 8004e30:	ea04 0602 	and.w	r6, r4, r2
 8004e34:	4629      	mov	r1, r5
 8004e36:	4632      	mov	r2, r6
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	f04f 0400 	mov.w	r4, #0
 8004e40:	0154      	lsls	r4, r2, #5
 8004e42:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004e46:	014b      	lsls	r3, r1, #5
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4622      	mov	r2, r4
 8004e4c:	1b49      	subs	r1, r1, r5
 8004e4e:	eb62 0206 	sbc.w	r2, r2, r6
 8004e52:	f04f 0300 	mov.w	r3, #0
 8004e56:	f04f 0400 	mov.w	r4, #0
 8004e5a:	0194      	lsls	r4, r2, #6
 8004e5c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004e60:	018b      	lsls	r3, r1, #6
 8004e62:	1a5b      	subs	r3, r3, r1
 8004e64:	eb64 0402 	sbc.w	r4, r4, r2
 8004e68:	f04f 0100 	mov.w	r1, #0
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	00e2      	lsls	r2, r4, #3
 8004e72:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004e76:	00d9      	lsls	r1, r3, #3
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4614      	mov	r4, r2
 8004e7c:	195b      	adds	r3, r3, r5
 8004e7e:	eb44 0406 	adc.w	r4, r4, r6
 8004e82:	f04f 0100 	mov.w	r1, #0
 8004e86:	f04f 0200 	mov.w	r2, #0
 8004e8a:	02a2      	lsls	r2, r4, #10
 8004e8c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004e90:	0299      	lsls	r1, r3, #10
 8004e92:	460b      	mov	r3, r1
 8004e94:	4614      	mov	r4, r2
 8004e96:	4618      	mov	r0, r3
 8004e98:	4621      	mov	r1, r4
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f04f 0400 	mov.w	r4, #0
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	4623      	mov	r3, r4
 8004ea4:	f7fb fd86 	bl	80009b4 <__aeabi_uldivmod>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004eae:	4b0b      	ldr	r3, [pc, #44]	; (8004edc <HAL_RCC_GetSysClockFreq+0x158>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	0c1b      	lsrs	r3, r3, #16
 8004eb4:	f003 0303 	and.w	r3, r3, #3
 8004eb8:	3301      	adds	r3, #1
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec6:	60bb      	str	r3, [r7, #8]
      break;
 8004ec8:	e002      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004eca:	4b05      	ldr	r3, [pc, #20]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004ecc:	60bb      	str	r3, [r7, #8]
      break;
 8004ece:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed0:	68bb      	ldr	r3, [r7, #8]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3714      	adds	r7, #20
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	00f42400 	.word	0x00f42400
 8004ee4:	00b71b00 	.word	0x00b71b00

08004ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eec:	4b03      	ldr	r3, [pc, #12]	; (8004efc <HAL_RCC_GetHCLKFreq+0x14>)
 8004eee:	681b      	ldr	r3, [r3, #0]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	20000000 	.word	0x20000000

08004f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f04:	f7ff fff0 	bl	8004ee8 <HAL_RCC_GetHCLKFreq>
 8004f08:	4601      	mov	r1, r0
 8004f0a:	4b05      	ldr	r3, [pc, #20]	; (8004f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	0a9b      	lsrs	r3, r3, #10
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	4a03      	ldr	r2, [pc, #12]	; (8004f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f16:	5cd3      	ldrb	r3, [r2, r3]
 8004f18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	40023800 	.word	0x40023800
 8004f24:	080071ec 	.word	0x080071ec

08004f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f2c:	f7ff ffdc 	bl	8004ee8 <HAL_RCC_GetHCLKFreq>
 8004f30:	4601      	mov	r1, r0
 8004f32:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	0b5b      	lsrs	r3, r3, #13
 8004f38:	f003 0307 	and.w	r3, r3, #7
 8004f3c:	4a03      	ldr	r2, [pc, #12]	; (8004f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f3e:	5cd3      	ldrb	r3, [r2, r3]
 8004f40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40023800 	.word	0x40023800
 8004f4c:	080071ec 	.word	0x080071ec

08004f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e056      	b.n	8005010 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d106      	bne.n	8004f82 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7fd fc9b 	bl	80028b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2202      	movs	r2, #2
 8004f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f98:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fbe:	431a      	orrs	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	ea42 0103 	orr.w	r1, r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	0c1b      	lsrs	r3, r3, #16
 8004fe0:	f003 0104 	and.w	r1, r3, #4
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	430a      	orrs	r2, r1
 8004fee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	69da      	ldr	r2, [r3, #28]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ffe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3708      	adds	r7, #8
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b088      	sub	sp, #32
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	4613      	mov	r3, r2
 8005026:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005032:	2b01      	cmp	r3, #1
 8005034:	d101      	bne.n	800503a <HAL_SPI_Transmit+0x22>
 8005036:	2302      	movs	r3, #2
 8005038:	e11e      	b.n	8005278 <HAL_SPI_Transmit+0x260>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005042:	f7fd ff81 	bl	8002f48 <HAL_GetTick>
 8005046:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005048:	88fb      	ldrh	r3, [r7, #6]
 800504a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b01      	cmp	r3, #1
 8005056:	d002      	beq.n	800505e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005058:	2302      	movs	r3, #2
 800505a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800505c:	e103      	b.n	8005266 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <HAL_SPI_Transmit+0x52>
 8005064:	88fb      	ldrh	r3, [r7, #6]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d102      	bne.n	8005070 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800506e:	e0fa      	b.n	8005266 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2203      	movs	r2, #3
 8005074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	88fa      	ldrh	r2, [r7, #6]
 800508e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050b6:	d107      	bne.n	80050c8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d2:	2b40      	cmp	r3, #64	; 0x40
 80050d4:	d007      	beq.n	80050e6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050ee:	d14b      	bne.n	8005188 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <HAL_SPI_Transmit+0xe6>
 80050f8:	8afb      	ldrh	r3, [r7, #22]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d13e      	bne.n	800517c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005102:	881a      	ldrh	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	1c9a      	adds	r2, r3, #2
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005122:	e02b      	b.n	800517c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b02      	cmp	r3, #2
 8005130:	d112      	bne.n	8005158 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005136:	881a      	ldrh	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005142:	1c9a      	adds	r2, r3, #2
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	86da      	strh	r2, [r3, #54]	; 0x36
 8005156:	e011      	b.n	800517c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005158:	f7fd fef6 	bl	8002f48 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	429a      	cmp	r2, r3
 8005166:	d803      	bhi.n	8005170 <HAL_SPI_Transmit+0x158>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516e:	d102      	bne.n	8005176 <HAL_SPI_Transmit+0x15e>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d102      	bne.n	800517c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	77fb      	strb	r3, [r7, #31]
          goto error;
 800517a:	e074      	b.n	8005266 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1ce      	bne.n	8005124 <HAL_SPI_Transmit+0x10c>
 8005186:	e04c      	b.n	8005222 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d002      	beq.n	8005196 <HAL_SPI_Transmit+0x17e>
 8005190:	8afb      	ldrh	r3, [r7, #22]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d140      	bne.n	8005218 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	330c      	adds	r3, #12
 80051a0:	7812      	ldrb	r2, [r2, #0]
 80051a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a8:	1c5a      	adds	r2, r3, #1
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051bc:	e02c      	b.n	8005218 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d113      	bne.n	80051f4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	330c      	adds	r3, #12
 80051d6:	7812      	ldrb	r2, [r2, #0]
 80051d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051de:	1c5a      	adds	r2, r3, #1
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	86da      	strh	r2, [r3, #54]	; 0x36
 80051f2:	e011      	b.n	8005218 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051f4:	f7fd fea8 	bl	8002f48 <HAL_GetTick>
 80051f8:	4602      	mov	r2, r0
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	429a      	cmp	r2, r3
 8005202:	d803      	bhi.n	800520c <HAL_SPI_Transmit+0x1f4>
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520a:	d102      	bne.n	8005212 <HAL_SPI_Transmit+0x1fa>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d102      	bne.n	8005218 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005216:	e026      	b.n	8005266 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1cd      	bne.n	80051be <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	6839      	ldr	r1, [r7, #0]
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 fcc4 	bl	8005bb4 <SPI_EndRxTxTransaction>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2220      	movs	r2, #32
 8005236:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d10a      	bne.n	8005256 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005240:	2300      	movs	r3, #0
 8005242:	613b      	str	r3, [r7, #16]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	613b      	str	r3, [r7, #16]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	613b      	str	r3, [r7, #16]
 8005254:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800525a:	2b00      	cmp	r3, #0
 800525c:	d002      	beq.n	8005264 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	77fb      	strb	r3, [r7, #31]
 8005262:	e000      	b.n	8005266 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005264:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005276:	7ffb      	ldrb	r3, [r7, #31]
}
 8005278:	4618      	mov	r0, r3
 800527a:	3720      	adds	r7, #32
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b088      	sub	sp, #32
 8005284:	af02      	add	r7, sp, #8
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	603b      	str	r3, [r7, #0]
 800528c:	4613      	mov	r3, r2
 800528e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800529c:	d112      	bne.n	80052c4 <HAL_SPI_Receive+0x44>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10e      	bne.n	80052c4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2204      	movs	r2, #4
 80052aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	4613      	mov	r3, r2
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	68b9      	ldr	r1, [r7, #8]
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f000 f8e9 	bl	8005492 <HAL_SPI_TransmitReceive>
 80052c0:	4603      	mov	r3, r0
 80052c2:	e0e2      	b.n	800548a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d101      	bne.n	80052d2 <HAL_SPI_Receive+0x52>
 80052ce:	2302      	movs	r3, #2
 80052d0:	e0db      	b.n	800548a <HAL_SPI_Receive+0x20a>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052da:	f7fd fe35 	bl	8002f48 <HAL_GetTick>
 80052de:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d002      	beq.n	80052f2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80052ec:	2302      	movs	r3, #2
 80052ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052f0:	e0c2      	b.n	8005478 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d002      	beq.n	80052fe <HAL_SPI_Receive+0x7e>
 80052f8:	88fb      	ldrh	r3, [r7, #6]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d102      	bne.n	8005304 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005302:	e0b9      	b.n	8005478 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2204      	movs	r2, #4
 8005308:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	88fa      	ldrh	r2, [r7, #6]
 8005322:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800534a:	d107      	bne.n	800535c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800535a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005366:	2b40      	cmp	r3, #64	; 0x40
 8005368:	d007      	beq.n	800537a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005378:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d162      	bne.n	8005448 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005382:	e02e      	b.n	80053e2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b01      	cmp	r3, #1
 8005390:	d115      	bne.n	80053be <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f103 020c 	add.w	r2, r3, #12
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539e:	7812      	ldrb	r2, [r2, #0]
 80053a0:	b2d2      	uxtb	r2, r2
 80053a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	3b01      	subs	r3, #1
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053bc:	e011      	b.n	80053e2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053be:	f7fd fdc3 	bl	8002f48 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	683a      	ldr	r2, [r7, #0]
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d803      	bhi.n	80053d6 <HAL_SPI_Receive+0x156>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d4:	d102      	bne.n	80053dc <HAL_SPI_Receive+0x15c>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d102      	bne.n	80053e2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	75fb      	strb	r3, [r7, #23]
          goto error;
 80053e0:	e04a      	b.n	8005478 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1cb      	bne.n	8005384 <HAL_SPI_Receive+0x104>
 80053ec:	e031      	b.n	8005452 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d113      	bne.n	8005424 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005406:	b292      	uxth	r2, r2
 8005408:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540e:	1c9a      	adds	r2, r3, #2
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005418:	b29b      	uxth	r3, r3
 800541a:	3b01      	subs	r3, #1
 800541c:	b29a      	uxth	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005422:	e011      	b.n	8005448 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005424:	f7fd fd90 	bl	8002f48 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	429a      	cmp	r2, r3
 8005432:	d803      	bhi.n	800543c <HAL_SPI_Receive+0x1bc>
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543a:	d102      	bne.n	8005442 <HAL_SPI_Receive+0x1c2>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d102      	bne.n	8005448 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005446:	e017      	b.n	8005478 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800544c:	b29b      	uxth	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1cd      	bne.n	80053ee <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	6839      	ldr	r1, [r7, #0]
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fb46 	bl	8005ae8 <SPI_EndRxTransaction>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2220      	movs	r2, #32
 8005466:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	75fb      	strb	r3, [r7, #23]
 8005474:	e000      	b.n	8005478 <HAL_SPI_Receive+0x1f8>
  }

error :
 8005476:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005488:	7dfb      	ldrb	r3, [r7, #23]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b08c      	sub	sp, #48	; 0x30
 8005496:	af00      	add	r7, sp, #0
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	607a      	str	r2, [r7, #4]
 800549e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054a0:	2301      	movs	r3, #1
 80054a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054a4:	2300      	movs	r3, #0
 80054a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d101      	bne.n	80054b8 <HAL_SPI_TransmitReceive+0x26>
 80054b4:	2302      	movs	r3, #2
 80054b6:	e18a      	b.n	80057ce <HAL_SPI_TransmitReceive+0x33c>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054c0:	f7fd fd42 	bl	8002f48 <HAL_GetTick>
 80054c4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80054d6:	887b      	ldrh	r3, [r7, #2]
 80054d8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d00f      	beq.n	8005502 <HAL_SPI_TransmitReceive+0x70>
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054e8:	d107      	bne.n	80054fa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d103      	bne.n	80054fa <HAL_SPI_TransmitReceive+0x68>
 80054f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	d003      	beq.n	8005502 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80054fa:	2302      	movs	r3, #2
 80054fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005500:	e15b      	b.n	80057ba <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d005      	beq.n	8005514 <HAL_SPI_TransmitReceive+0x82>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <HAL_SPI_TransmitReceive+0x82>
 800550e:	887b      	ldrh	r3, [r7, #2]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d103      	bne.n	800551c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800551a:	e14e      	b.n	80057ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b04      	cmp	r3, #4
 8005526:	d003      	beq.n	8005530 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2205      	movs	r2, #5
 800552c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	887a      	ldrh	r2, [r7, #2]
 8005540:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	887a      	ldrh	r2, [r7, #2]
 8005546:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	887a      	ldrh	r2, [r7, #2]
 8005552:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	887a      	ldrh	r2, [r7, #2]
 8005558:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005570:	2b40      	cmp	r3, #64	; 0x40
 8005572:	d007      	beq.n	8005584 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005582:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800558c:	d178      	bne.n	8005680 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d002      	beq.n	800559c <HAL_SPI_TransmitReceive+0x10a>
 8005596:	8b7b      	ldrh	r3, [r7, #26]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d166      	bne.n	800566a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	881a      	ldrh	r2, [r3, #0]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ac:	1c9a      	adds	r2, r3, #2
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c0:	e053      	b.n	800566a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d11b      	bne.n	8005608 <HAL_SPI_TransmitReceive+0x176>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d016      	beq.n	8005608 <HAL_SPI_TransmitReceive+0x176>
 80055da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d113      	bne.n	8005608 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e4:	881a      	ldrh	r2, [r3, #0]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f0:	1c9a      	adds	r2, r3, #2
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b01      	cmp	r3, #1
 8005614:	d119      	bne.n	800564a <HAL_SPI_TransmitReceive+0x1b8>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561a:	b29b      	uxth	r3, r3
 800561c:	2b00      	cmp	r3, #0
 800561e:	d014      	beq.n	800564a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562a:	b292      	uxth	r2, r2
 800562c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005632:	1c9a      	adds	r2, r3, #2
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800563c:	b29b      	uxth	r3, r3
 800563e:	3b01      	subs	r3, #1
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005646:	2301      	movs	r3, #1
 8005648:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800564a:	f7fd fc7d 	bl	8002f48 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005656:	429a      	cmp	r2, r3
 8005658:	d807      	bhi.n	800566a <HAL_SPI_TransmitReceive+0x1d8>
 800565a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800565c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005660:	d003      	beq.n	800566a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005668:	e0a7      	b.n	80057ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800566e:	b29b      	uxth	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1a6      	bne.n	80055c2 <HAL_SPI_TransmitReceive+0x130>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1a1      	bne.n	80055c2 <HAL_SPI_TransmitReceive+0x130>
 800567e:	e07c      	b.n	800577a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d002      	beq.n	800568e <HAL_SPI_TransmitReceive+0x1fc>
 8005688:	8b7b      	ldrh	r3, [r7, #26]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d16b      	bne.n	8005766 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	330c      	adds	r3, #12
 8005698:	7812      	ldrb	r2, [r2, #0]
 800569a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a0:	1c5a      	adds	r2, r3, #1
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056b4:	e057      	b.n	8005766 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d11c      	bne.n	80056fe <HAL_SPI_TransmitReceive+0x26c>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d017      	beq.n	80056fe <HAL_SPI_TransmitReceive+0x26c>
 80056ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d114      	bne.n	80056fe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	330c      	adds	r3, #12
 80056de:	7812      	ldrb	r2, [r2, #0]
 80056e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056fa:	2300      	movs	r3, #0
 80056fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b01      	cmp	r3, #1
 800570a:	d119      	bne.n	8005740 <HAL_SPI_TransmitReceive+0x2ae>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d014      	beq.n	8005740 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68da      	ldr	r2, [r3, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005720:	b2d2      	uxtb	r2, r2
 8005722:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005732:	b29b      	uxth	r3, r3
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800573c:	2301      	movs	r3, #1
 800573e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005740:	f7fd fc02 	bl	8002f48 <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800574c:	429a      	cmp	r2, r3
 800574e:	d803      	bhi.n	8005758 <HAL_SPI_TransmitReceive+0x2c6>
 8005750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005756:	d102      	bne.n	800575e <HAL_SPI_TransmitReceive+0x2cc>
 8005758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575a:	2b00      	cmp	r3, #0
 800575c:	d103      	bne.n	8005766 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005764:	e029      	b.n	80057ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800576a:	b29b      	uxth	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1a2      	bne.n	80056b6 <HAL_SPI_TransmitReceive+0x224>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005774:	b29b      	uxth	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d19d      	bne.n	80056b6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800577a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800577c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 fa18 	bl	8005bb4 <SPI_EndRxTxTransaction>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d006      	beq.n	8005798 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2220      	movs	r2, #32
 8005794:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005796:	e010      	b.n	80057ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10b      	bne.n	80057b8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	617b      	str	r3, [r7, #20]
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	e000      	b.n	80057ba <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80057b8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3730      	adds	r7, #48	; 0x30
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
	...

080057d8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10f      	bne.n	800581c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00a      	beq.n	800581c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	099b      	lsrs	r3, r3, #6
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d004      	beq.n	800581c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	4798      	blx	r3
    return;
 800581a:	e0d8      	b.n	80059ce <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	085b      	lsrs	r3, r3, #1
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00a      	beq.n	800583e <HAL_SPI_IRQHandler+0x66>
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	09db      	lsrs	r3, r3, #7
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d004      	beq.n	800583e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	4798      	blx	r3
    return;
 800583c:	e0c7      	b.n	80059ce <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	095b      	lsrs	r3, r3, #5
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10c      	bne.n	8005864 <HAL_SPI_IRQHandler+0x8c>
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	099b      	lsrs	r3, r3, #6
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	0a1b      	lsrs	r3, r3, #8
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	f000 80b5 	beq.w	80059ce <HAL_SPI_IRQHandler+0x1f6>
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	095b      	lsrs	r3, r3, #5
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 80ae 	beq.w	80059ce <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	099b      	lsrs	r3, r3, #6
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d023      	beq.n	80058c6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b03      	cmp	r3, #3
 8005888:	d011      	beq.n	80058ae <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800588e:	f043 0204 	orr.w	r2, r3, #4
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005896:	2300      	movs	r3, #0
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	e00b      	b.n	80058c6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058ae:	2300      	movs	r3, #0
 80058b0:	613b      	str	r3, [r7, #16]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	613b      	str	r3, [r7, #16]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	613b      	str	r3, [r7, #16]
 80058c2:	693b      	ldr	r3, [r7, #16]
        return;
 80058c4:	e083      	b.n	80059ce <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	095b      	lsrs	r3, r3, #5
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d014      	beq.n	80058fc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d6:	f043 0201 	orr.w	r2, r3, #1
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80058de:	2300      	movs	r3, #0
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	60fb      	str	r3, [r7, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	0a1b      	lsrs	r3, r3, #8
 8005900:	f003 0301 	and.w	r3, r3, #1
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00c      	beq.n	8005922 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800590c:	f043 0208 	orr.w	r2, r3, #8
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005914:	2300      	movs	r3, #0
 8005916:	60bb      	str	r3, [r7, #8]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	60bb      	str	r3, [r7, #8]
 8005920:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005926:	2b00      	cmp	r3, #0
 8005928:	d050      	beq.n	80059cc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005938:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d104      	bne.n	8005956 <HAL_SPI_IRQHandler+0x17e>
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d034      	beq.n	80059c0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 0203 	bic.w	r2, r2, #3
 8005964:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596a:	2b00      	cmp	r3, #0
 800596c:	d011      	beq.n	8005992 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005972:	4a18      	ldr	r2, [pc, #96]	; (80059d4 <HAL_SPI_IRQHandler+0x1fc>)
 8005974:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800597a:	4618      	mov	r0, r3
 800597c:	f7fe f91e 	bl	8003bbc <HAL_DMA_Abort_IT>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d005      	beq.n	8005992 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800598a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005996:	2b00      	cmp	r3, #0
 8005998:	d016      	beq.n	80059c8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800599e:	4a0d      	ldr	r2, [pc, #52]	; (80059d4 <HAL_SPI_IRQHandler+0x1fc>)
 80059a0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7fe f908 	bl	8003bbc <HAL_DMA_Abort_IT>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00a      	beq.n	80059c8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80059be:	e003      	b.n	80059c8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f809 	bl	80059d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80059c6:	e000      	b.n	80059ca <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80059c8:	bf00      	nop
    return;
 80059ca:	bf00      	nop
 80059cc:	bf00      	nop
  }
}
 80059ce:	3720      	adds	r7, #32
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	080059ed 	.word	0x080059ed

080059d8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f7ff ffe6 	bl	80059d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a0c:	bf00      	nop
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	603b      	str	r3, [r7, #0]
 8005a20:	4613      	mov	r3, r2
 8005a22:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a24:	e04c      	b.n	8005ac0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a2c:	d048      	beq.n	8005ac0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005a2e:	f7fd fa8b 	bl	8002f48 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d902      	bls.n	8005a44 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d13d      	bne.n	8005ac0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a5c:	d111      	bne.n	8005a82 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a66:	d004      	beq.n	8005a72 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a70:	d107      	bne.n	8005a82 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a8a:	d10f      	bne.n	8005aac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a9a:	601a      	str	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005aaa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e00f      	b.n	8005ae0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	bf0c      	ite	eq
 8005ad0:	2301      	moveq	r3, #1
 8005ad2:	2300      	movne	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	79fb      	ldrb	r3, [r7, #7]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d1a3      	bne.n	8005a26 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005afc:	d111      	bne.n	8005b22 <SPI_EndRxTransaction+0x3a>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b06:	d004      	beq.n	8005b12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b10:	d107      	bne.n	8005b22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b20:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b2a:	d12a      	bne.n	8005b82 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b34:	d012      	beq.n	8005b5c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2180      	movs	r1, #128	; 0x80
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f7ff ff67 	bl	8005a14 <SPI_WaitFlagStateUntilTimeout>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d02d      	beq.n	8005ba8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b50:	f043 0220 	orr.w	r2, r3, #32
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e026      	b.n	8005baa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2200      	movs	r2, #0
 8005b64:	2101      	movs	r1, #1
 8005b66:	68f8      	ldr	r0, [r7, #12]
 8005b68:	f7ff ff54 	bl	8005a14 <SPI_WaitFlagStateUntilTimeout>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d01a      	beq.n	8005ba8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b76:	f043 0220 	orr.w	r2, r3, #32
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e013      	b.n	8005baa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	2101      	movs	r1, #1
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f7ff ff41 	bl	8005a14 <SPI_WaitFlagStateUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d007      	beq.n	8005ba8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9c:	f043 0220 	orr.w	r2, r3, #32
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e000      	b.n	8005baa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
	...

08005bb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af02      	add	r7, sp, #8
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005bc0:	4b1b      	ldr	r3, [pc, #108]	; (8005c30 <SPI_EndRxTxTransaction+0x7c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a1b      	ldr	r2, [pc, #108]	; (8005c34 <SPI_EndRxTxTransaction+0x80>)
 8005bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bca:	0d5b      	lsrs	r3, r3, #21
 8005bcc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005bd0:	fb02 f303 	mul.w	r3, r2, r3
 8005bd4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bde:	d112      	bne.n	8005c06 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2200      	movs	r2, #0
 8005be8:	2180      	movs	r1, #128	; 0x80
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f7ff ff12 	bl	8005a14 <SPI_WaitFlagStateUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d016      	beq.n	8005c24 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfa:	f043 0220 	orr.w	r2, r3, #32
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e00f      	b.n	8005c26 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00a      	beq.n	8005c22 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c1c:	2b80      	cmp	r3, #128	; 0x80
 8005c1e:	d0f2      	beq.n	8005c06 <SPI_EndRxTxTransaction+0x52>
 8005c20:	e000      	b.n	8005c24 <SPI_EndRxTxTransaction+0x70>
        break;
 8005c22:	bf00      	nop
  }

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3718      	adds	r7, #24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	20000000 	.word	0x20000000
 8005c34:	165e9f81 	.word	0x165e9f81

08005c38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d101      	bne.n	8005c4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e01d      	b.n	8005c86 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d106      	bne.n	8005c64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7fc ff42 	bl	8002ae8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2202      	movs	r2, #2
 8005c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	3304      	adds	r3, #4
 8005c74:	4619      	mov	r1, r3
 8005c76:	4610      	mov	r0, r2
 8005c78:	f000 fb56 	bl	8006328 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	b085      	sub	sp, #20
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68da      	ldr	r2, [r3, #12]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f042 0201 	orr.w	r2, r2, #1
 8005ca4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f003 0307 	and.w	r3, r3, #7
 8005cb0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2b06      	cmp	r3, #6
 8005cb6:	d007      	beq.n	8005cc8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f042 0201 	orr.w	r2, r2, #1
 8005cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b082      	sub	sp, #8
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e01d      	b.n	8005d24 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d106      	bne.n	8005d02 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f7fc fe2b 	bl	8002958 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2202      	movs	r2, #2
 8005d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	3304      	adds	r3, #4
 8005d12:	4619      	mov	r1, r3
 8005d14:	4610      	mov	r0, r2
 8005d16:	f000 fb07 	bl	8006328 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3708      	adds	r7, #8
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	6839      	ldr	r1, [r7, #0]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f000 fd42 	bl	80067c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a15      	ldr	r2, [pc, #84]	; (8005da0 <HAL_TIM_PWM_Start+0x74>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d004      	beq.n	8005d58 <HAL_TIM_PWM_Start+0x2c>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a14      	ldr	r2, [pc, #80]	; (8005da4 <HAL_TIM_PWM_Start+0x78>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d101      	bne.n	8005d5c <HAL_TIM_PWM_Start+0x30>
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e000      	b.n	8005d5e <HAL_TIM_PWM_Start+0x32>
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d007      	beq.n	8005d72 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2b06      	cmp	r3, #6
 8005d82:	d007      	beq.n	8005d94 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0201 	orr.w	r2, r2, #1
 8005d92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	40010000 	.word	0x40010000
 8005da4:	40010400 	.word	0x40010400

08005da8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d101      	bne.n	8005dbc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e083      	b.n	8005ec4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d106      	bne.n	8005dd6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7fc fe0d 	bl	80029f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6812      	ldr	r2, [r2, #0]
 8005de8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005dec:	f023 0307 	bic.w	r3, r3, #7
 8005df0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	3304      	adds	r3, #4
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	4610      	mov	r0, r2
 8005dfe:	f000 fa93 	bl	8006328 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e48:	f023 030c 	bic.w	r3, r3, #12
 8005e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	68da      	ldr	r2, [r3, #12]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	021b      	lsls	r3, r3, #8
 8005e64:	4313      	orrs	r3, r2
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	011a      	lsls	r2, r3, #4
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	031b      	lsls	r3, r3, #12
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005e86:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005e8e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3718      	adds	r7, #24
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d002      	beq.n	8005ee2 <HAL_TIM_Encoder_Start+0x16>
 8005edc:	2b04      	cmp	r3, #4
 8005ede:	d008      	beq.n	8005ef2 <HAL_TIM_Encoder_Start+0x26>
 8005ee0:	e00f      	b.n	8005f02 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	2100      	movs	r1, #0
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fc6c 	bl	80067c8 <TIM_CCxChannelCmd>
      break;
 8005ef0:	e016      	b.n	8005f20 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	2104      	movs	r1, #4
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 fc64 	bl	80067c8 <TIM_CCxChannelCmd>
      break;
 8005f00:	e00e      	b.n	8005f20 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2201      	movs	r2, #1
 8005f08:	2100      	movs	r1, #0
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 fc5c 	bl	80067c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2201      	movs	r2, #1
 8005f16:	2104      	movs	r1, #4
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 fc55 	bl	80067c8 <TIM_CCxChannelCmd>
      break;
 8005f1e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f042 0201 	orr.w	r2, r2, #1
 8005f2e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	f003 0302 	and.w	r3, r3, #2
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d122      	bne.n	8005f96 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d11b      	bne.n	8005f96 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f06f 0202 	mvn.w	r2, #2
 8005f66:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	f003 0303 	and.w	r3, r3, #3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 f9b5 	bl	80062ec <HAL_TIM_IC_CaptureCallback>
 8005f82:	e005      	b.n	8005f90 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 f9a7 	bl	80062d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 f9b8 	bl	8006300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	f003 0304 	and.w	r3, r3, #4
 8005fa0:	2b04      	cmp	r3, #4
 8005fa2:	d122      	bne.n	8005fea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d11b      	bne.n	8005fea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f06f 0204 	mvn.w	r2, #4
 8005fba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2202      	movs	r2, #2
 8005fc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d003      	beq.n	8005fd8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 f98b 	bl	80062ec <HAL_TIM_IC_CaptureCallback>
 8005fd6:	e005      	b.n	8005fe4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 f97d 	bl	80062d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f98e 	bl	8006300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d122      	bne.n	800603e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f003 0308 	and.w	r3, r3, #8
 8006002:	2b08      	cmp	r3, #8
 8006004:	d11b      	bne.n	800603e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f06f 0208 	mvn.w	r2, #8
 800600e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2204      	movs	r2, #4
 8006014:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	f003 0303 	and.w	r3, r3, #3
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f961 	bl	80062ec <HAL_TIM_IC_CaptureCallback>
 800602a:	e005      	b.n	8006038 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 f953 	bl	80062d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 f964 	bl	8006300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	f003 0310 	and.w	r3, r3, #16
 8006048:	2b10      	cmp	r3, #16
 800604a:	d122      	bne.n	8006092 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f003 0310 	and.w	r3, r3, #16
 8006056:	2b10      	cmp	r3, #16
 8006058:	d11b      	bne.n	8006092 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f06f 0210 	mvn.w	r2, #16
 8006062:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2208      	movs	r2, #8
 8006068:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	69db      	ldr	r3, [r3, #28]
 8006070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006074:	2b00      	cmp	r3, #0
 8006076:	d003      	beq.n	8006080 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f937 	bl	80062ec <HAL_TIM_IC_CaptureCallback>
 800607e:	e005      	b.n	800608c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f929 	bl	80062d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f93a 	bl	8006300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b01      	cmp	r3, #1
 800609e:	d10e      	bne.n	80060be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d107      	bne.n	80060be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f06f 0201 	mvn.w	r2, #1
 80060b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f7fb fc95 	bl	80019e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c8:	2b80      	cmp	r3, #128	; 0x80
 80060ca:	d10e      	bne.n	80060ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060d6:	2b80      	cmp	r3, #128	; 0x80
 80060d8:	d107      	bne.n	80060ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 fc6d 	bl	80069c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060f4:	2b40      	cmp	r3, #64	; 0x40
 80060f6:	d10e      	bne.n	8006116 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006102:	2b40      	cmp	r3, #64	; 0x40
 8006104:	d107      	bne.n	8006116 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800610e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f8ff 	bl	8006314 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b20      	cmp	r3, #32
 8006122:	d10e      	bne.n	8006142 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	f003 0320 	and.w	r3, r3, #32
 800612e:	2b20      	cmp	r3, #32
 8006130:	d107      	bne.n	8006142 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f06f 0220 	mvn.w	r2, #32
 800613a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 fc37 	bl	80069b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006142:	bf00      	nop
 8006144:	3708      	adds	r7, #8
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
	...

0800614c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006162:	2302      	movs	r3, #2
 8006164:	e0b4      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2202      	movs	r2, #2
 8006172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b0c      	cmp	r3, #12
 800617a:	f200 809f 	bhi.w	80062bc <HAL_TIM_PWM_ConfigChannel+0x170>
 800617e:	a201      	add	r2, pc, #4	; (adr r2, 8006184 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006184:	080061b9 	.word	0x080061b9
 8006188:	080062bd 	.word	0x080062bd
 800618c:	080062bd 	.word	0x080062bd
 8006190:	080062bd 	.word	0x080062bd
 8006194:	080061f9 	.word	0x080061f9
 8006198:	080062bd 	.word	0x080062bd
 800619c:	080062bd 	.word	0x080062bd
 80061a0:	080062bd 	.word	0x080062bd
 80061a4:	0800623b 	.word	0x0800623b
 80061a8:	080062bd 	.word	0x080062bd
 80061ac:	080062bd 	.word	0x080062bd
 80061b0:	080062bd 	.word	0x080062bd
 80061b4:	0800627b 	.word	0x0800627b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68b9      	ldr	r1, [r7, #8]
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 f952 	bl	8006468 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0208 	orr.w	r2, r2, #8
 80061d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	699a      	ldr	r2, [r3, #24]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f022 0204 	bic.w	r2, r2, #4
 80061e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6999      	ldr	r1, [r3, #24]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	691a      	ldr	r2, [r3, #16]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	430a      	orrs	r2, r1
 80061f4:	619a      	str	r2, [r3, #24]
      break;
 80061f6:	e062      	b.n	80062be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68b9      	ldr	r1, [r7, #8]
 80061fe:	4618      	mov	r0, r3
 8006200:	f000 f9a2 	bl	8006548 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	699a      	ldr	r2, [r3, #24]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006212:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006222:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6999      	ldr	r1, [r3, #24]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	021a      	lsls	r2, r3, #8
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	619a      	str	r2, [r3, #24]
      break;
 8006238:	e041      	b.n	80062be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68b9      	ldr	r1, [r7, #8]
 8006240:	4618      	mov	r0, r3
 8006242:	f000 f9f7 	bl	8006634 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69da      	ldr	r2, [r3, #28]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f042 0208 	orr.w	r2, r2, #8
 8006254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69da      	ldr	r2, [r3, #28]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0204 	bic.w	r2, r2, #4
 8006264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69d9      	ldr	r1, [r3, #28]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	430a      	orrs	r2, r1
 8006276:	61da      	str	r2, [r3, #28]
      break;
 8006278:	e021      	b.n	80062be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68b9      	ldr	r1, [r7, #8]
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fa4b 	bl	800671c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69da      	ldr	r2, [r3, #28]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006294:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	69da      	ldr	r2, [r3, #28]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	69d9      	ldr	r1, [r3, #28]
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	021a      	lsls	r2, r3, #8
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	61da      	str	r2, [r3, #28]
      break;
 80062ba:	e000      	b.n	80062be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80062bc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a40      	ldr	r2, [pc, #256]	; (800643c <TIM_Base_SetConfig+0x114>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d013      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006346:	d00f      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a3d      	ldr	r2, [pc, #244]	; (8006440 <TIM_Base_SetConfig+0x118>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00b      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a3c      	ldr	r2, [pc, #240]	; (8006444 <TIM_Base_SetConfig+0x11c>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d007      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a3b      	ldr	r2, [pc, #236]	; (8006448 <TIM_Base_SetConfig+0x120>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d003      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a3a      	ldr	r2, [pc, #232]	; (800644c <TIM_Base_SetConfig+0x124>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d108      	bne.n	800637a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800636e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4313      	orrs	r3, r2
 8006378:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a2f      	ldr	r2, [pc, #188]	; (800643c <TIM_Base_SetConfig+0x114>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d02b      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006388:	d027      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a2c      	ldr	r2, [pc, #176]	; (8006440 <TIM_Base_SetConfig+0x118>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d023      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a2b      	ldr	r2, [pc, #172]	; (8006444 <TIM_Base_SetConfig+0x11c>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d01f      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a2a      	ldr	r2, [pc, #168]	; (8006448 <TIM_Base_SetConfig+0x120>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d01b      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a29      	ldr	r2, [pc, #164]	; (800644c <TIM_Base_SetConfig+0x124>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d017      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a28      	ldr	r2, [pc, #160]	; (8006450 <TIM_Base_SetConfig+0x128>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d013      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a27      	ldr	r2, [pc, #156]	; (8006454 <TIM_Base_SetConfig+0x12c>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d00f      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a26      	ldr	r2, [pc, #152]	; (8006458 <TIM_Base_SetConfig+0x130>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d00b      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a25      	ldr	r2, [pc, #148]	; (800645c <TIM_Base_SetConfig+0x134>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d007      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a24      	ldr	r2, [pc, #144]	; (8006460 <TIM_Base_SetConfig+0x138>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d003      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a23      	ldr	r2, [pc, #140]	; (8006464 <TIM_Base_SetConfig+0x13c>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d108      	bne.n	80063ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	689a      	ldr	r2, [r3, #8]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a0a      	ldr	r2, [pc, #40]	; (800643c <TIM_Base_SetConfig+0x114>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d003      	beq.n	8006420 <TIM_Base_SetConfig+0xf8>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a0c      	ldr	r2, [pc, #48]	; (800644c <TIM_Base_SetConfig+0x124>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d103      	bne.n	8006428 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	691a      	ldr	r2, [r3, #16]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	615a      	str	r2, [r3, #20]
}
 800642e:	bf00      	nop
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	40010000 	.word	0x40010000
 8006440:	40000400 	.word	0x40000400
 8006444:	40000800 	.word	0x40000800
 8006448:	40000c00 	.word	0x40000c00
 800644c:	40010400 	.word	0x40010400
 8006450:	40014000 	.word	0x40014000
 8006454:	40014400 	.word	0x40014400
 8006458:	40014800 	.word	0x40014800
 800645c:	40001800 	.word	0x40001800
 8006460:	40001c00 	.word	0x40001c00
 8006464:	40002000 	.word	0x40002000

08006468 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006468:	b480      	push	{r7}
 800646a:	b087      	sub	sp, #28
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	f023 0201 	bic.w	r2, r3, #1
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 0303 	bic.w	r3, r3, #3
 800649e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f023 0302 	bic.w	r3, r3, #2
 80064b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a20      	ldr	r2, [pc, #128]	; (8006540 <TIM_OC1_SetConfig+0xd8>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d003      	beq.n	80064cc <TIM_OC1_SetConfig+0x64>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a1f      	ldr	r2, [pc, #124]	; (8006544 <TIM_OC1_SetConfig+0xdc>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d10c      	bne.n	80064e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f023 0308 	bic.w	r3, r3, #8
 80064d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	4313      	orrs	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f023 0304 	bic.w	r3, r3, #4
 80064e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a15      	ldr	r2, [pc, #84]	; (8006540 <TIM_OC1_SetConfig+0xd8>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d003      	beq.n	80064f6 <TIM_OC1_SetConfig+0x8e>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a14      	ldr	r2, [pc, #80]	; (8006544 <TIM_OC1_SetConfig+0xdc>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d111      	bne.n	800651a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006504:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	693a      	ldr	r2, [r7, #16]
 8006516:	4313      	orrs	r3, r2
 8006518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	621a      	str	r2, [r3, #32]
}
 8006534:	bf00      	nop
 8006536:	371c      	adds	r7, #28
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	40010000 	.word	0x40010000
 8006544:	40010400 	.word	0x40010400

08006548 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006548:	b480      	push	{r7}
 800654a:	b087      	sub	sp, #28
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	f023 0210 	bic.w	r2, r3, #16
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800657e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	021b      	lsls	r3, r3, #8
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	4313      	orrs	r3, r2
 800658a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f023 0320 	bic.w	r3, r3, #32
 8006592:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	4313      	orrs	r3, r2
 800659e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a22      	ldr	r2, [pc, #136]	; (800662c <TIM_OC2_SetConfig+0xe4>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d003      	beq.n	80065b0 <TIM_OC2_SetConfig+0x68>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a21      	ldr	r2, [pc, #132]	; (8006630 <TIM_OC2_SetConfig+0xe8>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d10d      	bne.n	80065cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	011b      	lsls	r3, r3, #4
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a17      	ldr	r2, [pc, #92]	; (800662c <TIM_OC2_SetConfig+0xe4>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d003      	beq.n	80065dc <TIM_OC2_SetConfig+0x94>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a16      	ldr	r2, [pc, #88]	; (8006630 <TIM_OC2_SetConfig+0xe8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d113      	bne.n	8006604 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	699b      	ldr	r3, [r3, #24]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	621a      	str	r2, [r3, #32]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40010000 	.word	0x40010000
 8006630:	40010400 	.word	0x40010400

08006634 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006634:	b480      	push	{r7}
 8006636:	b087      	sub	sp, #28
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0303 	bic.w	r3, r3, #3
 800666a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	4313      	orrs	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800667c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	021b      	lsls	r3, r3, #8
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	4313      	orrs	r3, r2
 8006688:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a21      	ldr	r2, [pc, #132]	; (8006714 <TIM_OC3_SetConfig+0xe0>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d003      	beq.n	800669a <TIM_OC3_SetConfig+0x66>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a20      	ldr	r2, [pc, #128]	; (8006718 <TIM_OC3_SetConfig+0xe4>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d10d      	bne.n	80066b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	021b      	lsls	r3, r3, #8
 80066a8:	697a      	ldr	r2, [r7, #20]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a16      	ldr	r2, [pc, #88]	; (8006714 <TIM_OC3_SetConfig+0xe0>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d003      	beq.n	80066c6 <TIM_OC3_SetConfig+0x92>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a15      	ldr	r2, [pc, #84]	; (8006718 <TIM_OC3_SetConfig+0xe4>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d113      	bne.n	80066ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	011b      	lsls	r3, r3, #4
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	4313      	orrs	r3, r2
 80066e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	621a      	str	r2, [r3, #32]
}
 8006708:	bf00      	nop
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	40010000 	.word	0x40010000
 8006718:	40010400 	.word	0x40010400

0800671c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800671c:	b480      	push	{r7}
 800671e:	b087      	sub	sp, #28
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800674a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	021b      	lsls	r3, r3, #8
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	4313      	orrs	r3, r2
 800675e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006766:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	031b      	lsls	r3, r3, #12
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	4313      	orrs	r3, r2
 8006772:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a12      	ldr	r2, [pc, #72]	; (80067c0 <TIM_OC4_SetConfig+0xa4>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d003      	beq.n	8006784 <TIM_OC4_SetConfig+0x68>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a11      	ldr	r2, [pc, #68]	; (80067c4 <TIM_OC4_SetConfig+0xa8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d109      	bne.n	8006798 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800678a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	019b      	lsls	r3, r3, #6
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	4313      	orrs	r3, r2
 8006796:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	621a      	str	r2, [r3, #32]
}
 80067b2:	bf00      	nop
 80067b4:	371c      	adds	r7, #28
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	40010000 	.word	0x40010000
 80067c4:	40010400 	.word	0x40010400

080067c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	f003 031f 	and.w	r3, r3, #31
 80067da:	2201      	movs	r2, #1
 80067dc:	fa02 f303 	lsl.w	r3, r2, r3
 80067e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6a1a      	ldr	r2, [r3, #32]
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	43db      	mvns	r3, r3
 80067ea:	401a      	ands	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6a1a      	ldr	r2, [r3, #32]
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	f003 031f 	and.w	r3, r3, #31
 80067fa:	6879      	ldr	r1, [r7, #4]
 80067fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006800:	431a      	orrs	r2, r3
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	621a      	str	r2, [r3, #32]
}
 8006806:	bf00      	nop
 8006808:	371c      	adds	r7, #28
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
	...

08006814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006824:	2b01      	cmp	r3, #1
 8006826:	d101      	bne.n	800682c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006828:	2302      	movs	r3, #2
 800682a:	e05a      	b.n	80068e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006852:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a21      	ldr	r2, [pc, #132]	; (80068f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d022      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006878:	d01d      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a1d      	ldr	r2, [pc, #116]	; (80068f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d018      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a1b      	ldr	r2, [pc, #108]	; (80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d013      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a1a      	ldr	r2, [pc, #104]	; (80068fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d00e      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a18      	ldr	r2, [pc, #96]	; (8006900 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d009      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a17      	ldr	r2, [pc, #92]	; (8006904 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d004      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a15      	ldr	r2, [pc, #84]	; (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d10c      	bne.n	80068d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	40010000 	.word	0x40010000
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40000800 	.word	0x40000800
 80068fc:	40000c00 	.word	0x40000c00
 8006900:	40010400 	.word	0x40010400
 8006904:	40014000 	.word	0x40014000
 8006908:	40001800 	.word	0x40001800

0800690c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006916:	2300      	movs	r3, #0
 8006918:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006920:	2b01      	cmp	r3, #1
 8006922:	d101      	bne.n	8006928 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006924:	2302      	movs	r3, #2
 8006926:	e03d      	b.n	80069a4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	4313      	orrs	r3, r2
 800693c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	4313      	orrs	r3, r2
 800694a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	4313      	orrs	r3, r2
 8006958:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4313      	orrs	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069a2:	2300      	movs	r3, #0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e03f      	b.n	8006a6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d106      	bne.n	8006a04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7fc f962 	bl	8002cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2224      	movs	r2, #36	; 0x24
 8006a08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 f829 	bl	8006a74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	691a      	ldr	r2, [r3, #16]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695a      	ldr	r2, [r3, #20]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	68da      	ldr	r2, [r3, #12]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3708      	adds	r7, #8
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
	...

08006a74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a78:	b085      	sub	sp, #20
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68da      	ldr	r2, [r3, #12]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689a      	ldr	r2, [r3, #8]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	431a      	orrs	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006ab6:	f023 030c 	bic.w	r3, r3, #12
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	6812      	ldr	r2, [r2, #0]
 8006abe:	68f9      	ldr	r1, [r7, #12]
 8006ac0:	430b      	orrs	r3, r1
 8006ac2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	699a      	ldr	r2, [r3, #24]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	69db      	ldr	r3, [r3, #28]
 8006ade:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae2:	f040 818b 	bne.w	8006dfc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4ac1      	ldr	r2, [pc, #772]	; (8006df0 <UART_SetConfig+0x37c>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d005      	beq.n	8006afc <UART_SetConfig+0x88>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4abf      	ldr	r2, [pc, #764]	; (8006df4 <UART_SetConfig+0x380>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	f040 80bd 	bne.w	8006c76 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006afc:	f7fe fa14 	bl	8004f28 <HAL_RCC_GetPCLK2Freq>
 8006b00:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	461d      	mov	r5, r3
 8006b06:	f04f 0600 	mov.w	r6, #0
 8006b0a:	46a8      	mov	r8, r5
 8006b0c:	46b1      	mov	r9, r6
 8006b0e:	eb18 0308 	adds.w	r3, r8, r8
 8006b12:	eb49 0409 	adc.w	r4, r9, r9
 8006b16:	4698      	mov	r8, r3
 8006b18:	46a1      	mov	r9, r4
 8006b1a:	eb18 0805 	adds.w	r8, r8, r5
 8006b1e:	eb49 0906 	adc.w	r9, r9, r6
 8006b22:	f04f 0100 	mov.w	r1, #0
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006b2e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006b32:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006b36:	4688      	mov	r8, r1
 8006b38:	4691      	mov	r9, r2
 8006b3a:	eb18 0005 	adds.w	r0, r8, r5
 8006b3e:	eb49 0106 	adc.w	r1, r9, r6
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	461d      	mov	r5, r3
 8006b48:	f04f 0600 	mov.w	r6, #0
 8006b4c:	196b      	adds	r3, r5, r5
 8006b4e:	eb46 0406 	adc.w	r4, r6, r6
 8006b52:	461a      	mov	r2, r3
 8006b54:	4623      	mov	r3, r4
 8006b56:	f7f9 ff2d 	bl	80009b4 <__aeabi_uldivmod>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	460c      	mov	r4, r1
 8006b5e:	461a      	mov	r2, r3
 8006b60:	4ba5      	ldr	r3, [pc, #660]	; (8006df8 <UART_SetConfig+0x384>)
 8006b62:	fba3 2302 	umull	r2, r3, r3, r2
 8006b66:	095b      	lsrs	r3, r3, #5
 8006b68:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	461d      	mov	r5, r3
 8006b70:	f04f 0600 	mov.w	r6, #0
 8006b74:	46a9      	mov	r9, r5
 8006b76:	46b2      	mov	sl, r6
 8006b78:	eb19 0309 	adds.w	r3, r9, r9
 8006b7c:	eb4a 040a 	adc.w	r4, sl, sl
 8006b80:	4699      	mov	r9, r3
 8006b82:	46a2      	mov	sl, r4
 8006b84:	eb19 0905 	adds.w	r9, r9, r5
 8006b88:	eb4a 0a06 	adc.w	sl, sl, r6
 8006b8c:	f04f 0100 	mov.w	r1, #0
 8006b90:	f04f 0200 	mov.w	r2, #0
 8006b94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b98:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b9c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ba0:	4689      	mov	r9, r1
 8006ba2:	4692      	mov	sl, r2
 8006ba4:	eb19 0005 	adds.w	r0, r9, r5
 8006ba8:	eb4a 0106 	adc.w	r1, sl, r6
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	461d      	mov	r5, r3
 8006bb2:	f04f 0600 	mov.w	r6, #0
 8006bb6:	196b      	adds	r3, r5, r5
 8006bb8:	eb46 0406 	adc.w	r4, r6, r6
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	4623      	mov	r3, r4
 8006bc0:	f7f9 fef8 	bl	80009b4 <__aeabi_uldivmod>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	460c      	mov	r4, r1
 8006bc8:	461a      	mov	r2, r3
 8006bca:	4b8b      	ldr	r3, [pc, #556]	; (8006df8 <UART_SetConfig+0x384>)
 8006bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8006bd0:	095b      	lsrs	r3, r3, #5
 8006bd2:	2164      	movs	r1, #100	; 0x64
 8006bd4:	fb01 f303 	mul.w	r3, r1, r3
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	00db      	lsls	r3, r3, #3
 8006bdc:	3332      	adds	r3, #50	; 0x32
 8006bde:	4a86      	ldr	r2, [pc, #536]	; (8006df8 <UART_SetConfig+0x384>)
 8006be0:	fba2 2303 	umull	r2, r3, r2, r3
 8006be4:	095b      	lsrs	r3, r3, #5
 8006be6:	005b      	lsls	r3, r3, #1
 8006be8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006bec:	4498      	add	r8, r3
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	461d      	mov	r5, r3
 8006bf2:	f04f 0600 	mov.w	r6, #0
 8006bf6:	46a9      	mov	r9, r5
 8006bf8:	46b2      	mov	sl, r6
 8006bfa:	eb19 0309 	adds.w	r3, r9, r9
 8006bfe:	eb4a 040a 	adc.w	r4, sl, sl
 8006c02:	4699      	mov	r9, r3
 8006c04:	46a2      	mov	sl, r4
 8006c06:	eb19 0905 	adds.w	r9, r9, r5
 8006c0a:	eb4a 0a06 	adc.w	sl, sl, r6
 8006c0e:	f04f 0100 	mov.w	r1, #0
 8006c12:	f04f 0200 	mov.w	r2, #0
 8006c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c22:	4689      	mov	r9, r1
 8006c24:	4692      	mov	sl, r2
 8006c26:	eb19 0005 	adds.w	r0, r9, r5
 8006c2a:	eb4a 0106 	adc.w	r1, sl, r6
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	461d      	mov	r5, r3
 8006c34:	f04f 0600 	mov.w	r6, #0
 8006c38:	196b      	adds	r3, r5, r5
 8006c3a:	eb46 0406 	adc.w	r4, r6, r6
 8006c3e:	461a      	mov	r2, r3
 8006c40:	4623      	mov	r3, r4
 8006c42:	f7f9 feb7 	bl	80009b4 <__aeabi_uldivmod>
 8006c46:	4603      	mov	r3, r0
 8006c48:	460c      	mov	r4, r1
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	4b6a      	ldr	r3, [pc, #424]	; (8006df8 <UART_SetConfig+0x384>)
 8006c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8006c52:	095b      	lsrs	r3, r3, #5
 8006c54:	2164      	movs	r1, #100	; 0x64
 8006c56:	fb01 f303 	mul.w	r3, r1, r3
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	00db      	lsls	r3, r3, #3
 8006c5e:	3332      	adds	r3, #50	; 0x32
 8006c60:	4a65      	ldr	r2, [pc, #404]	; (8006df8 <UART_SetConfig+0x384>)
 8006c62:	fba2 2303 	umull	r2, r3, r2, r3
 8006c66:	095b      	lsrs	r3, r3, #5
 8006c68:	f003 0207 	and.w	r2, r3, #7
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4442      	add	r2, r8
 8006c72:	609a      	str	r2, [r3, #8]
 8006c74:	e26f      	b.n	8007156 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c76:	f7fe f943 	bl	8004f00 <HAL_RCC_GetPCLK1Freq>
 8006c7a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	461d      	mov	r5, r3
 8006c80:	f04f 0600 	mov.w	r6, #0
 8006c84:	46a8      	mov	r8, r5
 8006c86:	46b1      	mov	r9, r6
 8006c88:	eb18 0308 	adds.w	r3, r8, r8
 8006c8c:	eb49 0409 	adc.w	r4, r9, r9
 8006c90:	4698      	mov	r8, r3
 8006c92:	46a1      	mov	r9, r4
 8006c94:	eb18 0805 	adds.w	r8, r8, r5
 8006c98:	eb49 0906 	adc.w	r9, r9, r6
 8006c9c:	f04f 0100 	mov.w	r1, #0
 8006ca0:	f04f 0200 	mov.w	r2, #0
 8006ca4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ca8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006cac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006cb0:	4688      	mov	r8, r1
 8006cb2:	4691      	mov	r9, r2
 8006cb4:	eb18 0005 	adds.w	r0, r8, r5
 8006cb8:	eb49 0106 	adc.w	r1, r9, r6
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	461d      	mov	r5, r3
 8006cc2:	f04f 0600 	mov.w	r6, #0
 8006cc6:	196b      	adds	r3, r5, r5
 8006cc8:	eb46 0406 	adc.w	r4, r6, r6
 8006ccc:	461a      	mov	r2, r3
 8006cce:	4623      	mov	r3, r4
 8006cd0:	f7f9 fe70 	bl	80009b4 <__aeabi_uldivmod>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	461a      	mov	r2, r3
 8006cda:	4b47      	ldr	r3, [pc, #284]	; (8006df8 <UART_SetConfig+0x384>)
 8006cdc:	fba3 2302 	umull	r2, r3, r3, r2
 8006ce0:	095b      	lsrs	r3, r3, #5
 8006ce2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	461d      	mov	r5, r3
 8006cea:	f04f 0600 	mov.w	r6, #0
 8006cee:	46a9      	mov	r9, r5
 8006cf0:	46b2      	mov	sl, r6
 8006cf2:	eb19 0309 	adds.w	r3, r9, r9
 8006cf6:	eb4a 040a 	adc.w	r4, sl, sl
 8006cfa:	4699      	mov	r9, r3
 8006cfc:	46a2      	mov	sl, r4
 8006cfe:	eb19 0905 	adds.w	r9, r9, r5
 8006d02:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d06:	f04f 0100 	mov.w	r1, #0
 8006d0a:	f04f 0200 	mov.w	r2, #0
 8006d0e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d12:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d16:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d1a:	4689      	mov	r9, r1
 8006d1c:	4692      	mov	sl, r2
 8006d1e:	eb19 0005 	adds.w	r0, r9, r5
 8006d22:	eb4a 0106 	adc.w	r1, sl, r6
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	461d      	mov	r5, r3
 8006d2c:	f04f 0600 	mov.w	r6, #0
 8006d30:	196b      	adds	r3, r5, r5
 8006d32:	eb46 0406 	adc.w	r4, r6, r6
 8006d36:	461a      	mov	r2, r3
 8006d38:	4623      	mov	r3, r4
 8006d3a:	f7f9 fe3b 	bl	80009b4 <__aeabi_uldivmod>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	460c      	mov	r4, r1
 8006d42:	461a      	mov	r2, r3
 8006d44:	4b2c      	ldr	r3, [pc, #176]	; (8006df8 <UART_SetConfig+0x384>)
 8006d46:	fba3 1302 	umull	r1, r3, r3, r2
 8006d4a:	095b      	lsrs	r3, r3, #5
 8006d4c:	2164      	movs	r1, #100	; 0x64
 8006d4e:	fb01 f303 	mul.w	r3, r1, r3
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	00db      	lsls	r3, r3, #3
 8006d56:	3332      	adds	r3, #50	; 0x32
 8006d58:	4a27      	ldr	r2, [pc, #156]	; (8006df8 <UART_SetConfig+0x384>)
 8006d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d66:	4498      	add	r8, r3
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	461d      	mov	r5, r3
 8006d6c:	f04f 0600 	mov.w	r6, #0
 8006d70:	46a9      	mov	r9, r5
 8006d72:	46b2      	mov	sl, r6
 8006d74:	eb19 0309 	adds.w	r3, r9, r9
 8006d78:	eb4a 040a 	adc.w	r4, sl, sl
 8006d7c:	4699      	mov	r9, r3
 8006d7e:	46a2      	mov	sl, r4
 8006d80:	eb19 0905 	adds.w	r9, r9, r5
 8006d84:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d88:	f04f 0100 	mov.w	r1, #0
 8006d8c:	f04f 0200 	mov.w	r2, #0
 8006d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d9c:	4689      	mov	r9, r1
 8006d9e:	4692      	mov	sl, r2
 8006da0:	eb19 0005 	adds.w	r0, r9, r5
 8006da4:	eb4a 0106 	adc.w	r1, sl, r6
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	461d      	mov	r5, r3
 8006dae:	f04f 0600 	mov.w	r6, #0
 8006db2:	196b      	adds	r3, r5, r5
 8006db4:	eb46 0406 	adc.w	r4, r6, r6
 8006db8:	461a      	mov	r2, r3
 8006dba:	4623      	mov	r3, r4
 8006dbc:	f7f9 fdfa 	bl	80009b4 <__aeabi_uldivmod>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	4b0c      	ldr	r3, [pc, #48]	; (8006df8 <UART_SetConfig+0x384>)
 8006dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8006dcc:	095b      	lsrs	r3, r3, #5
 8006dce:	2164      	movs	r1, #100	; 0x64
 8006dd0:	fb01 f303 	mul.w	r3, r1, r3
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	00db      	lsls	r3, r3, #3
 8006dd8:	3332      	adds	r3, #50	; 0x32
 8006dda:	4a07      	ldr	r2, [pc, #28]	; (8006df8 <UART_SetConfig+0x384>)
 8006ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8006de0:	095b      	lsrs	r3, r3, #5
 8006de2:	f003 0207 	and.w	r2, r3, #7
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4442      	add	r2, r8
 8006dec:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006dee:	e1b2      	b.n	8007156 <UART_SetConfig+0x6e2>
 8006df0:	40011000 	.word	0x40011000
 8006df4:	40011400 	.word	0x40011400
 8006df8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4ad7      	ldr	r2, [pc, #860]	; (8007160 <UART_SetConfig+0x6ec>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d005      	beq.n	8006e12 <UART_SetConfig+0x39e>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4ad6      	ldr	r2, [pc, #856]	; (8007164 <UART_SetConfig+0x6f0>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	f040 80d1 	bne.w	8006fb4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e12:	f7fe f889 	bl	8004f28 <HAL_RCC_GetPCLK2Freq>
 8006e16:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	469a      	mov	sl, r3
 8006e1c:	f04f 0b00 	mov.w	fp, #0
 8006e20:	46d0      	mov	r8, sl
 8006e22:	46d9      	mov	r9, fp
 8006e24:	eb18 0308 	adds.w	r3, r8, r8
 8006e28:	eb49 0409 	adc.w	r4, r9, r9
 8006e2c:	4698      	mov	r8, r3
 8006e2e:	46a1      	mov	r9, r4
 8006e30:	eb18 080a 	adds.w	r8, r8, sl
 8006e34:	eb49 090b 	adc.w	r9, r9, fp
 8006e38:	f04f 0100 	mov.w	r1, #0
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006e44:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006e48:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006e4c:	4688      	mov	r8, r1
 8006e4e:	4691      	mov	r9, r2
 8006e50:	eb1a 0508 	adds.w	r5, sl, r8
 8006e54:	eb4b 0609 	adc.w	r6, fp, r9
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	f04f 0200 	mov.w	r2, #0
 8006e62:	f04f 0300 	mov.w	r3, #0
 8006e66:	f04f 0400 	mov.w	r4, #0
 8006e6a:	0094      	lsls	r4, r2, #2
 8006e6c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006e70:	008b      	lsls	r3, r1, #2
 8006e72:	461a      	mov	r2, r3
 8006e74:	4623      	mov	r3, r4
 8006e76:	4628      	mov	r0, r5
 8006e78:	4631      	mov	r1, r6
 8006e7a:	f7f9 fd9b 	bl	80009b4 <__aeabi_uldivmod>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	460c      	mov	r4, r1
 8006e82:	461a      	mov	r2, r3
 8006e84:	4bb8      	ldr	r3, [pc, #736]	; (8007168 <UART_SetConfig+0x6f4>)
 8006e86:	fba3 2302 	umull	r2, r3, r3, r2
 8006e8a:	095b      	lsrs	r3, r3, #5
 8006e8c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	469b      	mov	fp, r3
 8006e94:	f04f 0c00 	mov.w	ip, #0
 8006e98:	46d9      	mov	r9, fp
 8006e9a:	46e2      	mov	sl, ip
 8006e9c:	eb19 0309 	adds.w	r3, r9, r9
 8006ea0:	eb4a 040a 	adc.w	r4, sl, sl
 8006ea4:	4699      	mov	r9, r3
 8006ea6:	46a2      	mov	sl, r4
 8006ea8:	eb19 090b 	adds.w	r9, r9, fp
 8006eac:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006eb0:	f04f 0100 	mov.w	r1, #0
 8006eb4:	f04f 0200 	mov.w	r2, #0
 8006eb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ebc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ec0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ec4:	4689      	mov	r9, r1
 8006ec6:	4692      	mov	sl, r2
 8006ec8:	eb1b 0509 	adds.w	r5, fp, r9
 8006ecc:	eb4c 060a 	adc.w	r6, ip, sl
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	f04f 0200 	mov.w	r2, #0
 8006eda:	f04f 0300 	mov.w	r3, #0
 8006ede:	f04f 0400 	mov.w	r4, #0
 8006ee2:	0094      	lsls	r4, r2, #2
 8006ee4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ee8:	008b      	lsls	r3, r1, #2
 8006eea:	461a      	mov	r2, r3
 8006eec:	4623      	mov	r3, r4
 8006eee:	4628      	mov	r0, r5
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	f7f9 fd5f 	bl	80009b4 <__aeabi_uldivmod>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	460c      	mov	r4, r1
 8006efa:	461a      	mov	r2, r3
 8006efc:	4b9a      	ldr	r3, [pc, #616]	; (8007168 <UART_SetConfig+0x6f4>)
 8006efe:	fba3 1302 	umull	r1, r3, r3, r2
 8006f02:	095b      	lsrs	r3, r3, #5
 8006f04:	2164      	movs	r1, #100	; 0x64
 8006f06:	fb01 f303 	mul.w	r3, r1, r3
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	011b      	lsls	r3, r3, #4
 8006f0e:	3332      	adds	r3, #50	; 0x32
 8006f10:	4a95      	ldr	r2, [pc, #596]	; (8007168 <UART_SetConfig+0x6f4>)
 8006f12:	fba2 2303 	umull	r2, r3, r2, r3
 8006f16:	095b      	lsrs	r3, r3, #5
 8006f18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f1c:	4498      	add	r8, r3
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	469b      	mov	fp, r3
 8006f22:	f04f 0c00 	mov.w	ip, #0
 8006f26:	46d9      	mov	r9, fp
 8006f28:	46e2      	mov	sl, ip
 8006f2a:	eb19 0309 	adds.w	r3, r9, r9
 8006f2e:	eb4a 040a 	adc.w	r4, sl, sl
 8006f32:	4699      	mov	r9, r3
 8006f34:	46a2      	mov	sl, r4
 8006f36:	eb19 090b 	adds.w	r9, r9, fp
 8006f3a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006f3e:	f04f 0100 	mov.w	r1, #0
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f52:	4689      	mov	r9, r1
 8006f54:	4692      	mov	sl, r2
 8006f56:	eb1b 0509 	adds.w	r5, fp, r9
 8006f5a:	eb4c 060a 	adc.w	r6, ip, sl
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	4619      	mov	r1, r3
 8006f64:	f04f 0200 	mov.w	r2, #0
 8006f68:	f04f 0300 	mov.w	r3, #0
 8006f6c:	f04f 0400 	mov.w	r4, #0
 8006f70:	0094      	lsls	r4, r2, #2
 8006f72:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f76:	008b      	lsls	r3, r1, #2
 8006f78:	461a      	mov	r2, r3
 8006f7a:	4623      	mov	r3, r4
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	4631      	mov	r1, r6
 8006f80:	f7f9 fd18 	bl	80009b4 <__aeabi_uldivmod>
 8006f84:	4603      	mov	r3, r0
 8006f86:	460c      	mov	r4, r1
 8006f88:	461a      	mov	r2, r3
 8006f8a:	4b77      	ldr	r3, [pc, #476]	; (8007168 <UART_SetConfig+0x6f4>)
 8006f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f90:	095b      	lsrs	r3, r3, #5
 8006f92:	2164      	movs	r1, #100	; 0x64
 8006f94:	fb01 f303 	mul.w	r3, r1, r3
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	011b      	lsls	r3, r3, #4
 8006f9c:	3332      	adds	r3, #50	; 0x32
 8006f9e:	4a72      	ldr	r2, [pc, #456]	; (8007168 <UART_SetConfig+0x6f4>)
 8006fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa4:	095b      	lsrs	r3, r3, #5
 8006fa6:	f003 020f 	and.w	r2, r3, #15
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4442      	add	r2, r8
 8006fb0:	609a      	str	r2, [r3, #8]
 8006fb2:	e0d0      	b.n	8007156 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fb4:	f7fd ffa4 	bl	8004f00 <HAL_RCC_GetPCLK1Freq>
 8006fb8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	469a      	mov	sl, r3
 8006fbe:	f04f 0b00 	mov.w	fp, #0
 8006fc2:	46d0      	mov	r8, sl
 8006fc4:	46d9      	mov	r9, fp
 8006fc6:	eb18 0308 	adds.w	r3, r8, r8
 8006fca:	eb49 0409 	adc.w	r4, r9, r9
 8006fce:	4698      	mov	r8, r3
 8006fd0:	46a1      	mov	r9, r4
 8006fd2:	eb18 080a 	adds.w	r8, r8, sl
 8006fd6:	eb49 090b 	adc.w	r9, r9, fp
 8006fda:	f04f 0100 	mov.w	r1, #0
 8006fde:	f04f 0200 	mov.w	r2, #0
 8006fe2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006fe6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006fea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006fee:	4688      	mov	r8, r1
 8006ff0:	4691      	mov	r9, r2
 8006ff2:	eb1a 0508 	adds.w	r5, sl, r8
 8006ff6:	eb4b 0609 	adc.w	r6, fp, r9
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	4619      	mov	r1, r3
 8007000:	f04f 0200 	mov.w	r2, #0
 8007004:	f04f 0300 	mov.w	r3, #0
 8007008:	f04f 0400 	mov.w	r4, #0
 800700c:	0094      	lsls	r4, r2, #2
 800700e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007012:	008b      	lsls	r3, r1, #2
 8007014:	461a      	mov	r2, r3
 8007016:	4623      	mov	r3, r4
 8007018:	4628      	mov	r0, r5
 800701a:	4631      	mov	r1, r6
 800701c:	f7f9 fcca 	bl	80009b4 <__aeabi_uldivmod>
 8007020:	4603      	mov	r3, r0
 8007022:	460c      	mov	r4, r1
 8007024:	461a      	mov	r2, r3
 8007026:	4b50      	ldr	r3, [pc, #320]	; (8007168 <UART_SetConfig+0x6f4>)
 8007028:	fba3 2302 	umull	r2, r3, r3, r2
 800702c:	095b      	lsrs	r3, r3, #5
 800702e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	469b      	mov	fp, r3
 8007036:	f04f 0c00 	mov.w	ip, #0
 800703a:	46d9      	mov	r9, fp
 800703c:	46e2      	mov	sl, ip
 800703e:	eb19 0309 	adds.w	r3, r9, r9
 8007042:	eb4a 040a 	adc.w	r4, sl, sl
 8007046:	4699      	mov	r9, r3
 8007048:	46a2      	mov	sl, r4
 800704a:	eb19 090b 	adds.w	r9, r9, fp
 800704e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007052:	f04f 0100 	mov.w	r1, #0
 8007056:	f04f 0200 	mov.w	r2, #0
 800705a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800705e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007062:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007066:	4689      	mov	r9, r1
 8007068:	4692      	mov	sl, r2
 800706a:	eb1b 0509 	adds.w	r5, fp, r9
 800706e:	eb4c 060a 	adc.w	r6, ip, sl
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	4619      	mov	r1, r3
 8007078:	f04f 0200 	mov.w	r2, #0
 800707c:	f04f 0300 	mov.w	r3, #0
 8007080:	f04f 0400 	mov.w	r4, #0
 8007084:	0094      	lsls	r4, r2, #2
 8007086:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800708a:	008b      	lsls	r3, r1, #2
 800708c:	461a      	mov	r2, r3
 800708e:	4623      	mov	r3, r4
 8007090:	4628      	mov	r0, r5
 8007092:	4631      	mov	r1, r6
 8007094:	f7f9 fc8e 	bl	80009b4 <__aeabi_uldivmod>
 8007098:	4603      	mov	r3, r0
 800709a:	460c      	mov	r4, r1
 800709c:	461a      	mov	r2, r3
 800709e:	4b32      	ldr	r3, [pc, #200]	; (8007168 <UART_SetConfig+0x6f4>)
 80070a0:	fba3 1302 	umull	r1, r3, r3, r2
 80070a4:	095b      	lsrs	r3, r3, #5
 80070a6:	2164      	movs	r1, #100	; 0x64
 80070a8:	fb01 f303 	mul.w	r3, r1, r3
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	011b      	lsls	r3, r3, #4
 80070b0:	3332      	adds	r3, #50	; 0x32
 80070b2:	4a2d      	ldr	r2, [pc, #180]	; (8007168 <UART_SetConfig+0x6f4>)
 80070b4:	fba2 2303 	umull	r2, r3, r2, r3
 80070b8:	095b      	lsrs	r3, r3, #5
 80070ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070be:	4498      	add	r8, r3
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	469b      	mov	fp, r3
 80070c4:	f04f 0c00 	mov.w	ip, #0
 80070c8:	46d9      	mov	r9, fp
 80070ca:	46e2      	mov	sl, ip
 80070cc:	eb19 0309 	adds.w	r3, r9, r9
 80070d0:	eb4a 040a 	adc.w	r4, sl, sl
 80070d4:	4699      	mov	r9, r3
 80070d6:	46a2      	mov	sl, r4
 80070d8:	eb19 090b 	adds.w	r9, r9, fp
 80070dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80070e0:	f04f 0100 	mov.w	r1, #0
 80070e4:	f04f 0200 	mov.w	r2, #0
 80070e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80070f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80070f4:	4689      	mov	r9, r1
 80070f6:	4692      	mov	sl, r2
 80070f8:	eb1b 0509 	adds.w	r5, fp, r9
 80070fc:	eb4c 060a 	adc.w	r6, ip, sl
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	4619      	mov	r1, r3
 8007106:	f04f 0200 	mov.w	r2, #0
 800710a:	f04f 0300 	mov.w	r3, #0
 800710e:	f04f 0400 	mov.w	r4, #0
 8007112:	0094      	lsls	r4, r2, #2
 8007114:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007118:	008b      	lsls	r3, r1, #2
 800711a:	461a      	mov	r2, r3
 800711c:	4623      	mov	r3, r4
 800711e:	4628      	mov	r0, r5
 8007120:	4631      	mov	r1, r6
 8007122:	f7f9 fc47 	bl	80009b4 <__aeabi_uldivmod>
 8007126:	4603      	mov	r3, r0
 8007128:	460c      	mov	r4, r1
 800712a:	461a      	mov	r2, r3
 800712c:	4b0e      	ldr	r3, [pc, #56]	; (8007168 <UART_SetConfig+0x6f4>)
 800712e:	fba3 1302 	umull	r1, r3, r3, r2
 8007132:	095b      	lsrs	r3, r3, #5
 8007134:	2164      	movs	r1, #100	; 0x64
 8007136:	fb01 f303 	mul.w	r3, r1, r3
 800713a:	1ad3      	subs	r3, r2, r3
 800713c:	011b      	lsls	r3, r3, #4
 800713e:	3332      	adds	r3, #50	; 0x32
 8007140:	4a09      	ldr	r2, [pc, #36]	; (8007168 <UART_SetConfig+0x6f4>)
 8007142:	fba2 2303 	umull	r2, r3, r2, r3
 8007146:	095b      	lsrs	r3, r3, #5
 8007148:	f003 020f 	and.w	r2, r3, #15
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4442      	add	r2, r8
 8007152:	609a      	str	r2, [r3, #8]
}
 8007154:	e7ff      	b.n	8007156 <UART_SetConfig+0x6e2>
 8007156:	bf00      	nop
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007160:	40011000 	.word	0x40011000
 8007164:	40011400 	.word	0x40011400
 8007168:	51eb851f 	.word	0x51eb851f

0800716c <__libc_init_array>:
 800716c:	b570      	push	{r4, r5, r6, lr}
 800716e:	4e0d      	ldr	r6, [pc, #52]	; (80071a4 <__libc_init_array+0x38>)
 8007170:	4c0d      	ldr	r4, [pc, #52]	; (80071a8 <__libc_init_array+0x3c>)
 8007172:	1ba4      	subs	r4, r4, r6
 8007174:	10a4      	asrs	r4, r4, #2
 8007176:	2500      	movs	r5, #0
 8007178:	42a5      	cmp	r5, r4
 800717a:	d109      	bne.n	8007190 <__libc_init_array+0x24>
 800717c:	4e0b      	ldr	r6, [pc, #44]	; (80071ac <__libc_init_array+0x40>)
 800717e:	4c0c      	ldr	r4, [pc, #48]	; (80071b0 <__libc_init_array+0x44>)
 8007180:	f000 f820 	bl	80071c4 <_init>
 8007184:	1ba4      	subs	r4, r4, r6
 8007186:	10a4      	asrs	r4, r4, #2
 8007188:	2500      	movs	r5, #0
 800718a:	42a5      	cmp	r5, r4
 800718c:	d105      	bne.n	800719a <__libc_init_array+0x2e>
 800718e:	bd70      	pop	{r4, r5, r6, pc}
 8007190:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007194:	4798      	blx	r3
 8007196:	3501      	adds	r5, #1
 8007198:	e7ee      	b.n	8007178 <__libc_init_array+0xc>
 800719a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800719e:	4798      	blx	r3
 80071a0:	3501      	adds	r5, #1
 80071a2:	e7f2      	b.n	800718a <__libc_init_array+0x1e>
 80071a4:	08007204 	.word	0x08007204
 80071a8:	08007204 	.word	0x08007204
 80071ac:	08007204 	.word	0x08007204
 80071b0:	08007208 	.word	0x08007208

080071b4 <memset>:
 80071b4:	4402      	add	r2, r0
 80071b6:	4603      	mov	r3, r0
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d100      	bne.n	80071be <memset+0xa>
 80071bc:	4770      	bx	lr
 80071be:	f803 1b01 	strb.w	r1, [r3], #1
 80071c2:	e7f9      	b.n	80071b8 <memset+0x4>

080071c4 <_init>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	bf00      	nop
 80071c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ca:	bc08      	pop	{r3}
 80071cc:	469e      	mov	lr, r3
 80071ce:	4770      	bx	lr

080071d0 <_fini>:
 80071d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d2:	bf00      	nop
 80071d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071d6:	bc08      	pop	{r3}
 80071d8:	469e      	mov	lr, r3
 80071da:	4770      	bx	lr
