

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size e469f60aaae8e9c5b298f5470291f3de  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55e68baa549e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_320/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baad270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baad500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baad790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baada20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baadcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baadf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baae1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baae460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baae6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baae960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baaebe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baaee60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baaf0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baaf360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baaf5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e68baaf860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68baafa80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68baafca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68baafec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab00e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab0fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab11e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab1400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab1620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab1840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e68bab1a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd49100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd49140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd49180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd491c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd48380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd490e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bab4900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bab4920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd490e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bab4904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e68bd490f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffe87ab7630..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68baa549e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 72167
gpu_sim_insn = 69042176
gpu_ipc =     956.7001
gpu_tot_sim_cycle = 72167
gpu_tot_sim_insn = 69042176
gpu_tot_ipc =     956.7001
gpu_tot_issued_cta = 128
gpu_occupancy = 12.4536% 
gpu_tot_occupancy = 12.4536% 
max_total_param_size = 0
gpu_stall_dramfull = 85754
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.6920
partiton_level_parallism_total  =      11.6920
partiton_level_parallism_util =      23.5929
partiton_level_parallism_util_total  =      23.5929
L2_BW  =     423.5307 GB/Sec
L2_BW_total  =     423.5307 GB/Sec
gpu_total_sim_rate=206713

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[1]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 512
	L1D_cache_core[2]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 769
	L1D_cache_core[3]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[4]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 395
	L1D_cache_core[5]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[6]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[7]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 568
	L1D_cache_core[8]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 917
	L1D_cache_core[9]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 666
	L1D_cache_core[10]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[11]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 372
	L1D_cache_core[12]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[13]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[14]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 839
	L1D_cache_core[15]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 773
	L1D_cache_core[16]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 803
	L1D_cache_core[17]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 753
	L1D_cache_core[18]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[19]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1107
	L1D_cache_core[20]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[21]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[22]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 421
	L1D_cache_core[23]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 320
	L1D_cache_core[24]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 582
	L1D_cache_core[25]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 591
	L1D_cache_core[26]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 460
	L1D_cache_core[27]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[28]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1179
	L1D_cache_core[29]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 974
	L1D_cache_core[30]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 851
	L1D_cache_core[31]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[32]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[33]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[34]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1230
	L1D_cache_core[35]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[36]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[37]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 990
	L1D_cache_core[38]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 575
	L1D_cache_core[39]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[40]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1117
	L1D_cache_core[41]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1296
	L1D_cache_core[42]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[43]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 891
	L1D_cache_core[44]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296
	L1D_cache_core[45]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 516
	L1D_cache_core[46]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1152
	L1D_cache_core[47]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[48]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[49]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[50]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321
	L1D_cache_core[51]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1330
	L1D_cache_core[52]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[53]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[54]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[55]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 541
	L1D_cache_core[56]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1036
	L1D_cache_core[57]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 791
	L1D_cache_core[58]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[59]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[60]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[61]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[62]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995
	L1D_cache_core[63]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[64]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[65]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[66]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952
	L1D_cache_core[67]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[68]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[69]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[70]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 769
	L1D_cache_core[71]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[72]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1263
	L1D_cache_core[73]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[74]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[75]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[76]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[77]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 915
	L1D_cache_core[78]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[79]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71
	L1D_total_cache_accesses = 843776
	L1D_total_cache_misses = 843776
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 57094
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.144
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 614400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41011
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4306, 4306, 4306, 4306, 4306, 4306, 4306, 4306, 
gpgpu_n_tot_thrd_icount = 70926336
gpgpu_n_tot_w_icount = 2216448
gpgpu_n_stall_shd_mem = 1160386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614400
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1228800
gpgpu_n_store_insn = 458752
gpgpu_n_shmem_insn = 6021120
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 712704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 318720
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 841666
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8558884	W0_Idle:1289583	W0_Scoreboard:5008045	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2216448
single_issue_nums: WS0:554112	WS1:554112	WS2:554112	WS3:554112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4915200 {8:614400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9175040 {40:229376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24576000 {40:614400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1835008 {8:229376,}
maxmflatency = 2248 
max_icnt2mem_latency = 1899 
maxmrqlatency = 973 
max_icnt2sh_latency = 546 
averagemflatency = 770 
avg_icnt2mem_latency = 491 
avg_mrq_latency = 68 
avg_icnt2sh_latency = 33 
mrq_lat_table:33025 	20625 	12436 	9616 	17765 	55481 	22808 	17647 	13770 	1806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44316 	198934 	382249 	218120 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	39540 	56590 	82347 	127735 	183910 	260192 	93462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	329110 	103778 	84091 	83554 	90489 	93287 	51339 	8087 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	28 	27 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        24        24        24        24        16        24        36        32        20        20        28        20        40        20 
dram[1]:        16        24        20        24        24        24        20        16        24        24        16        20        16        20        24        40 
dram[2]:        24        16        20        20        24        12        16        24        24        40        20        16        24        28        36        32 
dram[3]:        16        20        16        16        16        24        16        16        24        40        20        24        20        28        29        40 
dram[4]:        20        20        24        24        20        20        16        20        24        20        16        20        16        20        24        20 
dram[5]:        16        16        16        24        28        20        20        20        32        40        20        20        20        24        20        19 
dram[6]:        20        16        16        16        20        24        20        16        24        28        16        19        20        20        20        32 
dram[7]:        16        20        20        16        24        20        16        16        32        40        16        16        24        20        32        16 
dram[8]:        18        20        24        20        24        24        24        16        32        24        20        20        16        24        20        20 
dram[9]:        24        20        20        24        20        24        16        16        24        20        20        16        20        20        36        32 
dram[10]:        20        16        16        20        32        28        24        24        32        24        20        16        24        20        28        24 
dram[11]:        20        20        16        20        16        24        16        24        16        16        16        16        24        24        20        20 
dram[12]:        20        16        20        20        20        24        16        16        20        20        20        16        28        20        32        20 
dram[13]:        16        20        24        16        40        28        28        20        40        28        16        16        20        20        24        20 
dram[14]:        16        16        12        16        20        20        12        20        20        24        20        20        20        24        32        32 
dram[15]:        16        16        20        16        24        24        16        20        40        24        20        16        24        20        24        24 
dram[16]:        20        20        24        20        20        24        20        16        28        24        20        24        16        20        36        32 
dram[17]:        20        24        16        20        32        24        20        16        28        40        20        20        24        16        32        20 
dram[18]:        20        16        24        24        20        24        28        20        28        24        20        20        24        24        36        32 
dram[19]:        12        20        16        16        28        20        16        16        24        32        20        16        28        28        29        36 
dram[20]:        16        16        20        16        32        16        16        20        24        40        20        20        24        20        24        20 
dram[21]:        20        20        24        24        24        20        20        20        36        24        16        20        20        24        16        24 
dram[22]:        20        16        16        16        24        20        20        19        24        40        20        20        24        16        24        24 
dram[23]:        20        16        20        20        20        24        26        20        24        28        14        20        20        24        24        36 
dram[24]:        16        24        24        24        20        20        16        20        24        20        16        16        20        20        32        36 
dram[25]:        20        24        24        20        24        32        20        20        40        24        24        20        20        24        20        20 
dram[26]:        16        24        20        24        16        16        12        12        24        16        20        20        36        24        24        32 
dram[27]:        20        16        20        16        24        32        16        20        28        28        20        20        20        32        20        24 
dram[28]:        16        16        20        24        20        40        20        20        40        20        16        20        16        20        24        24 
dram[29]:        20        24        20        20        20        20        16        12        24        16        16        16        24        20        24        20 
dram[30]:        20        20        22        20        20        36        16        24        40        28        16        16        28        32        24        24 
dram[31]:        20        20        16        20        20        20        20        16        20        20        15        16        28        20        32        24 
maximum service time to same row:
dram[0]:     14563     14360     14259     14671     14620     13450     14046     13893     14179     15380     13877     13840     14354     14406     14995     14774 
dram[1]:     14507     14155     13781     13917     13564     12862     13764     14194     14190     13905     13840     13868     14744     14832     14782     15399 
dram[2]:     14498     14634     14300     14006     13366     13125     14178     14275     14402     14980     13875     13868     15247     15173     14187     14684 
dram[3]:     14247     14149     14290     13989     13774     13254     13759     13318     13647     13903     14113     13741     14737     14347     14941     15468 
dram[4]:     14380     14446     13882     14327     13500     12784     13955     14272     14175     14294     13932     14016     14748     13926     14779     14885 
dram[5]:     14329     14540     14008     13520     14792     13579     13795     13789     14625     15395     13932     13938     14074     15033     15355     14638 
dram[6]:     14232     14179     13802     13806     13523     13653     13703     14191     14402     14262     13908     13852     14906     14441     15115     14803 
dram[7]:     14609     14829     14905     13729     13462     12853     13707     13882     14537     14947     14041     13929     14391     14472     14648     14639 
dram[8]:     14179     14995     13853     13811     13980     14167     14652     13784     15138     14191     14154     13728     14379     14191     15011     14893 
dram[9]:     14792     14479     14411     14148     14116     13929     13790     14143     14025     13460     13829     14303     14752     14114     15320     15536 
dram[10]:     14683     14217     14500     13706     14527     14162     14331     14301     14687     14198     13849     13717     15183     14199     14924     14582 
dram[11]:     14609     14237     14396     14281     13805     13669     13665     14117     14061     14550     14081     13619     14066     14111     15188     14471 
dram[12]:     14571     14494     13839     13997     13620     14250     13507     13648     14089     13748     14212     14190     14864     14305     15316     15390 
dram[13]:     14153     14694     14357     14155     14470     14205     14554     14165     15127     14643     13917     13806     13966     14193     14906     14571 
dram[14]:     14550     14281     14462     13985     13749     13743     13782     13781     14134     14458     14369     14471     13985     15108     15286     15045 
dram[15]:     14600     14403     14046     14625     13902     14547     13779     13662     15183     13531     13736     13794     14395     14450     14810     15167 
dram[16]:     14732     13900     13837     14142     13766     13154     14004     13885     14874     14214     14090     14107     14685     14512     14969     15194 
dram[17]:     14556     14629     14268     14259     14652     13714     13390     14206     14222     15264     14018     13712     15114     14163     15001     14249 
dram[18]:     14515     13905     13857     14117     14178     13813     14052     13877     14215     14244     14006     14288     14679     14720     15168     15438 
dram[19]:     14634     14649     14269     14129     14090     13251     14484     13792     14757     14724     14056     13766     15022     14735     14470     14317 
dram[20]:     14114     14532     14117     13711     14544     14029     14051     13822     14182     15328     13739     13864     14908     14870     15159     14355 
dram[21]:     14274     14181     13748     14134     13771     13368     14201     13782     14925     14087     14173     13417     14793     14799     14674     15541 
dram[22]:     14262     14769     14587     14099     14257     13264     14222     13833     14679     14896     13739     14217     15214     14684     14751     14358 
dram[23]:     14286     13928     13753     14691     14094     13876     14111     13789     14206     14475     14047     13746     14709     14374     14892     15274 
dram[24]:     14670     14394     13746     14041     13404     14142     14379     13758     14182     13818     13780     13533     14734     13861     15355     15301 
dram[25]:     14018     14693     14139     14018     13458     14439     14231     13855     15095     15084     14066     13993     14683     15293     14899     14339 
dram[26]:     14643     14048     13761     13661     13596     13021     14142     14117     14202     14069     14127     13537     14468     13865     15251     14351 
dram[27]:     14013     14515     14627     14572     12665     14163     14134     13712     14715     14561     14306     13779     14665     15171     14857     14443 
dram[28]:     14021     14682     14323     14403     13435     14375     13589     14325     14804     14792     14094     13771     14649     14771     14876     14530 
dram[29]:     14744     14360     13793     13999     14541     14109     14215     13738     14180     13879     13782     13683     14694     14483     15072     15639 
dram[30]:     14001     14648     14406     14681     12645     14587     13900     13913     15106     14452     13781     13782     14840     15103     14751     15172 
dram[31]:     14438     14141     14002     13962     13447     13099     14377     14017     14262     14494     14051     14038     15165     14426     15089     14912 
average row accesses per activate:
dram[0]:  4.568421  4.578432  5.156627  5.287356  5.653333  5.737500  5.036145  5.714286  6.000000  6.571429  6.644068  4.813953  5.125000  4.684210  6.680851  5.212121 
dram[1]:  4.769231  4.843750  5.107143  5.775000  6.424242  5.476191  5.500000  4.631579  6.773585  5.841270  5.939394  5.060976  4.969697  4.944445  6.156863  5.343750 
dram[2]:  5.162791  4.925532  5.046512  4.791667  5.861111  4.978022  5.653333  4.888889  5.933333  6.237288  5.850746  4.963855  6.307693  5.446154  6.038462  5.396825 
dram[3]:  5.349398  5.213483  5.082353  5.054945  5.626667  6.191781  5.435897  4.888889  7.120000  6.032787  6.030769  5.885714  5.559322  4.783784  5.642857  5.666667 
dram[4]:  5.365854  4.514852  5.636364  5.703704  5.808219  5.404762  5.170732  5.139535  6.716981  5.750000  6.000000  5.189873  5.125000  4.985916  5.015873  4.956522 
dram[5]:  5.714286  4.956522  5.493671  5.076923  5.888889  5.101124  6.328358  5.080460  6.033898  7.360000  6.092308  5.125000  5.377049  4.849315  5.642857  4.441558 
dram[6]:  5.615385  4.905263  5.166667  5.076923  5.733333  5.033708  4.919540  4.822222  7.265306  5.000000  5.764706  5.466667  5.377049  5.363636  5.535714  5.492064 
dram[7]:  5.407407  4.613862  5.684210  4.594059  6.358209  4.525252  5.417722  4.739130  6.137931  6.727273  5.226666  5.000000  5.655172  5.803279  5.379310  5.088235 
dram[8]:  4.988506  4.845361  5.132530  5.000000  5.890411  4.817204  6.562500  4.639175  6.357143  5.428571  6.222222  6.089552  5.206349  4.929577  5.543859  5.272727 
dram[9]:  5.292683  5.108696  5.071429  4.838710  5.512821  5.973333  6.000000  5.172414  6.245614  5.135135  5.764706  5.666667  5.206349  5.000000  5.448276  6.214286 
dram[10]:  5.906667  5.318182  5.105882  5.282353  5.512821  4.868132  5.726027  4.372549  6.210526  5.597015  6.285714  5.459459  6.693878  5.619048  5.322034  5.072464 
dram[11]:  6.225352  5.032258  4.931818  4.838710  4.725275  5.349398  5.225000  4.901099  5.363636  5.267606  6.491803  5.771429  5.963636  4.916667  5.147541  5.468750 
dram[12]:  4.943820  5.108696  4.953488  5.033708  5.653333  5.766234  5.675676  4.881721  6.518518  5.428571  5.969697  5.440000  5.559322  4.519481  6.274510  5.223881 
dram[13]:  5.301205  4.906250  5.182927  4.666667  6.144928  5.493827  6.363636  5.404762  8.000000  5.588235  5.397260  5.230769  5.559322  4.767123  5.800000  4.375000 
dram[14]:  5.500000  5.043011  5.000000  4.967033  6.202899  5.439024  5.160494  4.923077  7.040000  4.870130  5.472222  5.800000  5.206349  5.446154  5.448276  5.000000 
dram[15]:  5.432099  4.978724  5.243902  4.849463  5.631579  5.223529  5.358974  5.033708  8.186047  5.784616  6.061539  5.746479  5.290323  5.057143  5.678571  5.132353 
dram[16]:  5.057471  4.854167  5.468354  5.043478  6.000000  5.604939  5.526316  4.813187  7.652174  5.935484  5.823529  5.616438  4.895523  5.369231  5.851852  5.672131 
dram[17]:  5.569620  4.396226  5.468354  4.783505  6.000000  5.066667  6.238806  5.407407  8.000000  7.215686  5.910448  4.712644  5.857143  4.640000  6.196078  4.675676 
dram[18]:  5.407407  4.833333  5.917808  5.310345  5.636364  5.010989  5.291139  4.931818  6.555555  6.690909  5.850746  5.857143  6.074074  5.071429  6.280000  6.035088 
dram[19]:  4.760870  4.686869  5.268293  4.873684  6.112676  4.956522  5.225000  5.166667  7.224490  6.943396  6.533333  5.125000  5.655172  5.144928  6.408163  4.454545 
dram[20]:  5.116279  4.568627  5.367089  5.258427  6.484848  5.279070  5.971428  5.493671  6.321429  7.591837  5.739130  5.376623  5.927273  4.631579  5.161290  4.594594 
dram[21]:  5.176471  5.235955  5.461538  4.926316  6.114286  5.101124  5.901409  4.876404  8.186047  6.396552  6.000000  5.671233  5.655172  4.756757  5.300000  5.230769 
dram[22]:  5.407407  4.700000  5.000000  4.364486  6.000000  5.078652  5.084337  5.268293  6.175438  6.814815  5.521127  5.480000  5.963636  4.810811  5.777778  4.914286 
dram[23]:  6.257143  5.340909  5.512821  5.010753  5.837838  5.147727  5.397436  4.853932  8.000000  6.237288  5.444445  5.971014  5.377049  4.623377  5.288136  5.375000 
dram[24]:  5.046512  5.217391  5.308642  5.213483  6.298508  5.518987  5.410256  4.591837  7.080000  5.611940  6.222222  6.375000  5.466667  4.455696  5.924528  6.370370 
dram[25]:  5.228916  5.195652  5.058824  5.213483  5.146341  5.972603  5.341772  5.357143  7.375000  5.784616  6.222222  6.688525  5.290323  4.538462  5.924528  5.058824 
dram[26]:  5.349398  4.808081  5.190476  5.302326  5.578948  5.382716  5.341772  5.045455  6.103448  5.420290  6.030769  5.913043  5.206349  5.117647  5.578948  5.242424 
dram[27]:  5.034091  4.907217  5.011494  4.967391  5.653333  5.589744  5.943662  5.620253  7.695652  6.338983  5.764706  6.000000  5.655172  5.612903  6.235294  5.164179 
dram[28]:  5.228916  4.907217  5.443038  4.739583  5.733333  5.866667  5.454545  4.808511  8.476191  6.266667  5.710145  5.970588  5.450000  4.093023  5.064516  4.845070 
dram[29]:  5.786667  5.471264  4.673913  4.585859  5.810811  5.475000  5.753425  5.136364  7.265306  5.449275  5.472222  5.413333  5.206349  5.101449  5.851852  5.212121 
dram[30]:  5.188235  5.280899  5.046512  4.797873  5.835617  5.544304  5.144578  5.186047  6.901961  7.192307  5.614286  5.666667  5.724138  4.693333  5.413793  5.612903 
dram[31]:  5.525000  4.653465  5.228916  5.294117  5.011765  5.544304  5.558442  4.795699  6.518518  6.561403  5.600000  5.913043  5.354839  4.821918  5.147541  4.901409 
average row locality = 204979/37846 = 5.416134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[1]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[2]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[3]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[4]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[5]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[6]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[7]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[8]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[9]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[10]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[11]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[12]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[13]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[14]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[15]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[16]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[17]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[18]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[19]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[20]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[21]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[22]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[23]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[24]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[25]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[26]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[27]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[28]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[29]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[30]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
dram[31]:       384       384       384       384       384       384       384       384       320       320       360       360       272       264       256       256 
total dram reads = 175360
bank skew: 384/256 = 1.50
chip skew: 5480/5480 = 1.00
number of total write accesses:
dram[0]:       200       332       176       304       160       300       136       224       160       192       128       216       224       368       232       352 
dram[1]:       200       324       180       312       160       304       136       224       156       192       128       220       224       368       232       344 
dram[2]:       240       316       200       304       152       276       160       224       144       192       128       208       224       360       232       336 
dram[3]:       240       320       192       304       152       272       160       224       144       192       128       208       224       360       240       336 
dram[4]:       224       288       200       312       160       280       160       232       144       192       144       200       224       360       240       344 
dram[5]:       224       288       200       312       160       280       160       232       144       192       144       200       224       360       240       344 
dram[6]:       216       328       200       312       184       256       176       200       144       200       128       200       224       360       216       360 
dram[7]:       216       328       192       320       168       256       176       208       144       200       128       200       224       360       224       360 
dram[8]:       200       344       168       264       184       256       144       264       144       240       128       192       224       344       240       368 
dram[9]:       200       344       168       264       184       256       144       264       144       240       128       192       224       344       240       368 
dram[10]:       236       336       200       260       184       236       136       248       136       220       144       176       224       360       232       376 
dram[11]:       232       336       200       264       184       240       136       248       136       216       144       176       224       360       232       376 
dram[12]:       224       344       168       256       160       240       144       280       128       240       136       192       224       336       256       376 
dram[13]:       224       348       164       256       160       244       144       280       128       240       136       192       224       336       252       376 
dram[14]:       224       340       184       272       176       248       136       256       128       220       136       184       224       360       240       376 
dram[15]:       224       336       184       268       176       240       136       256       128       224       136       192       224       360       248       372 
dram[16]:       224       328       192       320       168       280       144       216       128       192       144       200       224       340       240       360 
dram[17]:       224       328       192       320       168       288       136       216       128       192       144       200       224       336       240       360 
dram[18]:       216       320       192       312       200       288       136       200       136       192       128       200       224       368       232       352 
dram[19]:       216       320       192       316       200       288       136       200       136       192       128       200       224       368       232       348 
dram[20]:       224       328       160       336       176       280       136       200       136       208       144       216       216       352       256       336 
dram[21]:       224       328       168       336       176       280       140       200       128       204       144       216       224       352       248       336 
dram[22]:       216       344       184       332       192       272       152       192       128       192       128       204       224       368       224       352 
dram[23]:       216       344       184       328       192       276       148       192       128       192       128       208       224       368       224       352 
dram[24]:       200       384       184       320       152       208       152       264       136       224       128       192       224       352       232       352 
dram[25]:       200       376       184       320       152       208       152       264       136       224       128       192       224       360       232       352 
dram[26]:       240       368       208       288       160       208       152       240       136       216       128       192       224       336       248       360 
dram[27]:       236       368       208       292       160       208       152       240       136       216       128       192       224       336       248       360 
dram[28]:       200       368       184       284       184       224       144       272       144       224       136       184       220       352       232       352 
dram[29]:       200       368       184       280       184       216       144       272       144       224       136       184       224       352       240       352 
dram[30]:       228       344       200       268       168       216       172       248       128       216       132       192       240       352       232       368 
dram[31]:       232       344       200       264       168       216       176       248       128       216       128       192       240       352       232       368 
total dram writes = 118484
bank skew: 384/128 = 3.00
chip skew: 3704/3696 = 1.00
average mf latency per bank:
dram[0]:       1142      1078      1319      1197      1359      1211      1531      1518      5492      5948      5340      4846      2192      1432       998       912
dram[1]:       1125      1104      1292      1166      1361      1217      1505      1494      5854      5583      5377      5082      1884      1271       953       929
dram[2]:       1049      1065      1243      1220      1393      1282      1470      1485      5652      5927      5765      4826      1866      1374       974       987
dram[3]:       1116      1098      1253      1254      1439      1319      1434      1521      6241      5704      5663      5278      1840      1310       938       967
dram[4]:       1091      1125      1242      1185      1362      1324      1437      1439      6142      5765      5385      5217      1934      1248       946       973
dram[5]:       1112      1115      1317      1184      1413      1288      1475      1523      5806      5748      5286      4966      2275      1406      1012       951
dram[6]:       1119      1080      1249      1230      1310      1372      1382      1577      5887      5433      5491      5274      2067      1270      1000       956
dram[7]:       1102      1069      1269      1188      1361      1347      1428      1566      5743      6136      5576      4963      1916      1459      1026       962
dram[8]:       1135      1007      1376      1399      1333      1354      1541      1451      5812      5516      5942      5198      2118      1587       997       893
dram[9]:       1130      1025      1294      1283      1241      1314      1470      1401      5829      5019      5124      5100      2004      1247       946       865
dram[10]:       1046      1051      1253      1332      1256      1347      1482      1418      5944      5605      5350      5442      1881      1311      1008       847
dram[11]:       1096      1026      1242      1350      1340      1379      1564      1485      6057      5367      5275      5444      2108      1374       972       903
dram[12]:       1060       994      1344      1332      1344      1372      1466      1329      6301      4962      5203      5137      2108      1398       885       880
dram[13]:       1091       966      1388      1392      1382      1345      1518      1358      5937      5408      5350      4916      1982      1361       937       847
dram[14]:       1092      1008      1282      1295      1310      1386      1545      1433      5908      5302      5331      5202      2152      1398       919       833
dram[15]:       1057      1031      1303      1321      1234      1349      1547      1391      6283      5681      5407      5002      1828      1321       972       837
dram[16]:       1077      1110      1258      1235      1323      1276      1499      1516      6151      5787      4999      5259      1962      1346       927       917
dram[17]:       1065      1076      1275      1221      1354      1225      1492      1519      5723      5690      5037      4758      2046      1344       956       907
dram[18]:       1119      1102      1237      1281      1280      1280      1535      1573      6092      5928      5323      4997      1964      1307       960       953
dram[19]:       1081      1076      1246      1205      1255      1216      1542      1534      5589      5711      5766      5205      2039      1443       972       976
dram[20]:       1096      1056      1380      1163      1315      1215      1531      1605      5643      5575      5059      4706      2121      1425       909       939
dram[21]:       1100      1088      1300      1172      1338      1264      1562      1574      6062      5738      5154      4883      1942      1359       960       992
dram[22]:       1088      1039      1305      1161      1250      1288      1527      1584      5812      5752      5615      4777      2195      1451      1001       931
dram[23]:       1096      1026      1317      1214      1262      1282      1467      1569      6162      5478      5316      4991      2010      1237       961       894
dram[24]:       1161       989      1257      1203      1354      1447      1416      1335      6029      5119      5241      4966      2057      1288       974       967
dram[25]:       1146       970      1381      1278      1436      1525      1527      1375      5705      5574      5805      5274      2297      1363       985       926
dram[26]:       1059       969      1228      1322      1383      1481      1467      1425      6077      5325      5238      5129      2014      1388       938       910
dram[27]:       1060       980      1220      1293      1317      1396      1455      1382      5769      5634      5437      5330      1902      1383       956       894
dram[28]:       1157       986      1338      1299      1339      1395      1530      1362      5626      5341      5599      5120      2158      1449       988       942
dram[29]:       1113      1001      1245      1278      1272      1386      1436      1294      5951      5108      5055      5076      2035      1257       945       955
dram[30]:       1074      1062      1267      1336      1306      1411      1442      1404      5893      5817      5662      5156      1851      1449      1006       899
dram[31]:       1093      1028      1224      1317      1352      1439      1420      1437      5670      5233      5147      5068      1940      1360       942       890
maximum mf latency per bank:
dram[0]:       2039      1968      1842      1672      1431      1735      1468      1762      1628      2019      1821      1823      1559      1575      1584      1467
dram[1]:       1432      1485      1521      1419      1433      1767      1665      1496      2058      2029      1702      1945      1256      1426      1336      1474
dram[2]:       1543      1571      1556      1814      1401      1531      1383      1502      1655      2056      1933      1831      1439      1442      1247      1654
dram[3]:       1529      1691      1549      1658      1521      1841      1485      1548      2057      1617      1820      1949      1325      1622      1326      1410
dram[4]:       1477      1520      1518      1548      1381      1625      1456      1567      2059      2057      1924      1981      1422      1351      1248      1793
dram[5]:       1825      1735      1714      2004      1568      1563      1517      1762      1635      1916      1729      1826      1692      1579      1662      1539
dram[6]:       1496      1564      1531      1525      1459      1502      1434      1572      2058      1600      1827      1990      1311      1335      1449      1393
dram[7]:       1648      1747      1522      1825      1458      1576      1428      1611      1743      2065      1934      1635      1472      1472      1388      1492
dram[8]:       1614      1725      1715      2141      1730      1600      1625      1942      1541      2058      1900      1842      1702      1740      1625      1644
dram[9]:       1391      1480      1609      1580      1420      1383      1420      1595      2060      1505      1821      1926      1624      1413      1581      1342
dram[10]:       1506      1644      1685      1810      1679      1501      1464      1600      1981      2065      1906      1927      1423      1464      1608      1595
dram[11]:       1602      1782      1683      1702      1462      1724      1426      1736      1696      1925      1820      1837      1543      1649      1400      1588
dram[12]:       1462      1478      1559      1498      1397      1463      1675      1664      2063      1592      1815      1927      1438      1491      1552      1486
dram[13]:       1489      1738      1970      1897      1639      1661      1445      2042      1581      2059      1926      1812      1438      1524      1413      1445
dram[14]:       1683      1475      1471      1759      1359      1674      1447      1548      1693      1659      1818      1839      1493      1437      1440      1311
dram[15]:       1498      1730      1700      1913      1328      1460      1687      1571      2063      2060      1914      1894      1382      1465      1695      1734
dram[16]:       1576      1606      1360      1660      1492      1700      1600      1503      1862      2057      1451      1952      1612      1567      1344      1545
dram[17]:       1520      1910      1719      1950      1570      1417      1804      1461      1516      1929      1930      1840      1599      1806      1746      1667
dram[18]:       2180      1912      1440      2013      1561      2090      2065      2047      2060      2248      1807      1733      1687      1500      1387      1638
dram[19]:       1447      1613      1816      1443      1504      1490      1558      1527      1671      2025      1933      1943      1601      1707      1433      1743
dram[20]:       1654      1485      1704      1629      1521      1491      1660      1816      1665      1927      1755      1841      1474      1573      1503      1516
dram[21]:       1326      1417      1767      1764      1621      1934      1647      1646      2057      2059      1956      1934      1474      1910      1466      1480
dram[22]:       1512      1700      1660      1647      1519      1572      1669      1572      1663      2015      1957      1554      1425      1802      1561      1512
dram[23]:       1348      1517      1433      1536      1520      1516      1676      1554      2056      1519      1824      1840      1427      1579      1330      1450
dram[24]:       1517      1617      1668      1841      1687      1556      1490      1522      2061      2059      1816      1585      1452      1661      1499      1585
dram[25]:       1854      1559      1682      2067      1855      2141      2144      2016      1457      2010      1934      1904      1538      1769      1618      1451
dram[26]:       1399      1487      1471      1696      1601      1582      1494      1653      2057      1902      1817      1836      1303      1547      1404      1606
dram[27]:       1586      1454      1554      2016      1602      1564      1547      1536      1988      2060      1879      1903      1518      1553      1584      1507
dram[28]:       1663      1404      1498      1719      1654      1555      1641      1824      1576      2005      1927      1734      1523      1592      1384      1621
dram[29]:       1392      1620      1362      1555      1646      1568      1582      1589      2059      1783      1812      1823      1414      1716      1610      1638
dram[30]:       1444      1547      1687      1816      1595      1668      1559      1779      1608      2058      1930      1956      1459      1574      1362      1537
dram[31]:       1342      1381      1367      1513      1581      1477      1495      1471      1523      1784      1608      1812      1457      1459      1258      1543
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44018 n_act=1196 n_pre=1180 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16172 dram_eff=0.5679
bk0: 384a 49039i bk1: 384a 47821i bk2: 384a 49309i bk3: 384a 48103i bk4: 384a 49837i bk5: 384a 48750i bk6: 384a 49646i bk7: 384a 49639i bk8: 320a 50783i bk9: 320a 50479i bk10: 360a 51151i bk11: 360a 49534i bk12: 272a 49620i bk13: 264a 48658i bk14: 256a 50595i bk15: 256a 49141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813300
Row_Buffer_Locality_read = 0.851642
Row_Buffer_Locality_write = 0.586393
Bank_Level_Parallism = 5.391474
Bank_Level_Parallism_Col = 4.312740
Bank_Level_Parallism_Ready = 2.387848
write_to_read_ratio_blp_rw_average = 0.409609
GrpLevelPara = 2.503957 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4708 
Wasted_Row = 1192 
Idle = 39105 

BW Util Bottlenecks: 
RCDc_limit = 4248 
RCDWRc_limit = 1007 
WTRc_limit = 1334 
RTWc_limit = 5364 
CCDLc_limit = 3332 
rwq = 0 
CCDLc_limit_alone = 2795 
WTRc_limit_alone = 1198 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 54189 
n_nop = 44018 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1196 
n_pre = 1180 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2376 
issued_total_col = 9184 
Row_Bus_Util =  0.043847 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.187695 
Issued_on_Two_Bus_Simul_Util = 0.025633 
issued_two_Eff = 0.136565 
queue_avg = 5.806141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44143 n_act=1189 n_pre=1173 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15877 dram_eff=0.5784
bk0: 384a 48923i bk1: 384a 47971i bk2: 384a 48864i bk3: 384a 48213i bk4: 384a 50025i bk5: 384a 48376i bk6: 384a 49980i bk7: 384a 49009i bk8: 320a 51112i bk9: 320a 50537i bk10: 360a 50533i bk11: 360a 49217i bk12: 272a 49767i bk13: 264a 48618i bk14: 256a 50144i bk15: 256a 48895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814393
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.603672
Bank_Level_Parallism = 5.673027
Bank_Level_Parallism_Col = 4.561566
Bank_Level_Parallism_Ready = 2.451873
write_to_read_ratio_blp_rw_average = 0.399231
GrpLevelPara = 2.584505 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4433 
Wasted_Row = 1057 
Idle = 39515 

BW Util Bottlenecks: 
RCDc_limit = 4036 
RCDWRc_limit = 967 
WTRc_limit = 1645 
RTWc_limit = 5325 
CCDLc_limit = 3403 
rwq = 0 
CCDLc_limit_alone = 2808 
WTRc_limit_alone = 1470 
RTWc_limit_alone = 4905 

Commands details: 
total_CMD = 54189 
n_nop = 44143 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1189 
n_pre = 1173 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2362 
issued_total_col = 9184 
Row_Bus_Util =  0.043588 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185388 
Issued_on_Two_Bus_Simul_Util = 0.027681 
issued_two_Eff = 0.149313 
queue_avg = 6.327834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 72177 -   mf: uid=2839931, sid4294967295:w4294967295, part=2, addr=0xc0eef080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72077), 
Ready @ 72184 -   mf: uid=2839932, sid4294967295:w4294967295, part=2, addr=0xc0eef000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72084), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44065 n_act=1191 n_pre=1175 n_ref_event=0 n_req=6404 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3696 bw_util=0.1693
n_activity=15631 dram_eff=0.587
bk0: 384a 48965i bk1: 384a 48175i bk2: 384a 49038i bk3: 384a 47783i bk4: 384a 49765i bk5: 384a 48743i bk6: 384a 50009i bk7: 384a 48724i bk8: 320a 50705i bk9: 320a 50472i bk10: 360a 50480i bk11: 360a 49354i bk12: 272a 50201i bk13: 264a 49317i bk14: 256a 50594i bk15: 256a 49514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814022
Row_Buffer_Locality_read = 0.848540
Row_Buffer_Locality_write = 0.609307
Bank_Level_Parallism = 5.595186
Bank_Level_Parallism_Col = 4.429598
Bank_Level_Parallism_Ready = 2.305798
write_to_read_ratio_blp_rw_average = 0.404097
GrpLevelPara = 2.586335 

BW Util details:
bwutil = 0.169333 
total_CMD = 54189 
util_bw = 9176 
Wasted_Col = 4426 
Wasted_Row = 980 
Idle = 39607 

BW Util Bottlenecks: 
RCDc_limit = 4085 
RCDWRc_limit = 943 
WTRc_limit = 1486 
RTWc_limit = 5237 
CCDLc_limit = 3226 
rwq = 0 
CCDLc_limit_alone = 2641 
WTRc_limit_alone = 1320 
RTWc_limit_alone = 4818 

Commands details: 
total_CMD = 54189 
n_nop = 44065 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3696 
n_act = 1191 
n_pre = 1175 
n_ref = 0 
n_req = 6404 
total_req = 9176 

Dual Bus Interface Util: 
issued_total_row = 2366 
issued_total_col = 9176 
Row_Bus_Util =  0.043662 
CoL_Bus_Util = 0.169333 
Either_Row_CoL_Bus_Util = 0.186828 
Issued_on_Two_Bus_Simul_Util = 0.026168 
issued_two_Eff = 0.140063 
queue_avg = 5.960195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 72184 -   mf: uid=2839933, sid4294967295:w4294967295, part=3, addr=0xc0eef180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72084), 
Ready @ 72192 -   mf: uid=2839934, sid4294967295:w4294967295, part=3, addr=0xc0eef100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72092), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44113 n_act=1159 n_pre=1143 n_ref_event=0 n_req=6404 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3696 bw_util=0.1693
n_activity=15865 dram_eff=0.5784
bk0: 384a 48515i bk1: 384a 48400i bk2: 384a 49300i bk3: 384a 47953i bk4: 384a 49792i bk5: 384a 49174i bk6: 384a 50309i bk7: 384a 48804i bk8: 320a 50934i bk9: 320a 50582i bk10: 360a 50913i bk11: 360a 49849i bk12: 272a 50048i bk13: 264a 48627i bk14: 256a 50173i bk15: 256a 49805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819019
Row_Buffer_Locality_read = 0.851460
Row_Buffer_Locality_write = 0.626623
Bank_Level_Parallism = 5.438097
Bank_Level_Parallism_Col = 4.414506
Bank_Level_Parallism_Ready = 2.418592
write_to_read_ratio_blp_rw_average = 0.389866
GrpLevelPara = 2.578086 

BW Util details:
bwutil = 0.169333 
total_CMD = 54189 
util_bw = 9176 
Wasted_Col = 4436 
Wasted_Row = 1145 
Idle = 39432 

BW Util Bottlenecks: 
RCDc_limit = 3970 
RCDWRc_limit = 847 
WTRc_limit = 1828 
RTWc_limit = 5090 
CCDLc_limit = 3287 
rwq = 0 
CCDLc_limit_alone = 2677 
WTRc_limit_alone = 1644 
RTWc_limit_alone = 4664 

Commands details: 
total_CMD = 54189 
n_nop = 44113 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3696 
n_act = 1159 
n_pre = 1143 
n_ref = 0 
n_req = 6404 
total_req = 9176 

Dual Bus Interface Util: 
issued_total_row = 2302 
issued_total_col = 9176 
Row_Bus_Util =  0.042481 
CoL_Bus_Util = 0.169333 
Either_Row_CoL_Bus_Util = 0.185942 
Issued_on_Two_Bus_Simul_Util = 0.025872 
issued_two_Eff = 0.139143 
queue_avg = 5.914669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44130 n_act=1195 n_pre=1179 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15987 dram_eff=0.5745
bk0: 384a 49007i bk1: 384a 48356i bk2: 384a 48861i bk3: 384a 48121i bk4: 384a 50227i bk5: 384a 48439i bk6: 384a 49605i bk7: 384a 49216i bk8: 320a 51115i bk9: 320a 50619i bk10: 360a 50651i bk11: 360a 49741i bk12: 272a 49982i bk13: 264a 49030i bk14: 256a 49616i bk15: 256a 48713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813456
Row_Buffer_Locality_read = 0.851095
Row_Buffer_Locality_write = 0.590713
Bank_Level_Parallism = 5.576521
Bank_Level_Parallism_Col = 4.428424
Bank_Level_Parallism_Ready = 2.405270
write_to_read_ratio_blp_rw_average = 0.404608
GrpLevelPara = 2.580840 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4515 
Wasted_Row = 1029 
Idle = 39461 

BW Util Bottlenecks: 
RCDc_limit = 4045 
RCDWRc_limit = 972 
WTRc_limit = 1749 
RTWc_limit = 5094 
CCDLc_limit = 3449 
rwq = 0 
CCDLc_limit_alone = 2825 
WTRc_limit_alone = 1569 
RTWc_limit_alone = 4650 

Commands details: 
total_CMD = 54189 
n_nop = 44130 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1195 
n_pre = 1179 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2374 
issued_total_col = 9184 
Row_Bus_Util =  0.043810 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185628 
Issued_on_Two_Bus_Simul_Util = 0.027662 
issued_two_Eff = 0.149021 
queue_avg = 6.152761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.15276
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44082 n_act=1175 n_pre=1159 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16031 dram_eff=0.5729
bk0: 384a 48884i bk1: 384a 48725i bk2: 384a 49210i bk3: 384a 48127i bk4: 384a 49862i bk5: 384a 48567i bk6: 384a 50322i bk7: 384a 49257i bk8: 320a 50819i bk9: 320a 50591i bk10: 360a 50701i bk11: 360a 49978i bk12: 272a 49820i bk13: 264a 49233i bk14: 256a 50120i bk15: 256a 49268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816578
Row_Buffer_Locality_read = 0.852007
Row_Buffer_Locality_write = 0.606911
Bank_Level_Parallism = 5.350064
Bank_Level_Parallism_Col = 4.268106
Bank_Level_Parallism_Ready = 2.250000
write_to_read_ratio_blp_rw_average = 0.397444
GrpLevelPara = 2.546714 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4648 
Wasted_Row = 1111 
Idle = 39246 

BW Util Bottlenecks: 
RCDc_limit = 4169 
RCDWRc_limit = 955 
WTRc_limit = 1468 
RTWc_limit = 5186 
CCDLc_limit = 3251 
rwq = 0 
CCDLc_limit_alone = 2763 
WTRc_limit_alone = 1357 
RTWc_limit_alone = 4809 

Commands details: 
total_CMD = 54189 
n_nop = 44082 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1175 
n_pre = 1159 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2334 
issued_total_col = 9184 
Row_Bus_Util =  0.043071 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186514 
Issued_on_Two_Bus_Simul_Util = 0.026038 
issued_two_Eff = 0.139606 
queue_avg = 5.958516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95852
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44085 n_act=1201 n_pre=1185 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16128 dram_eff=0.5694
bk0: 384a 48816i bk1: 384a 48134i bk2: 384a 49026i bk3: 384a 48136i bk4: 384a 49871i bk5: 384a 48491i bk6: 384a 49250i bk7: 384a 49259i bk8: 320a 51237i bk9: 320a 49969i bk10: 360a 50783i bk11: 360a 49889i bk12: 272a 49993i bk13: 264a 48702i bk14: 256a 50092i bk15: 256a 48867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812519
Row_Buffer_Locality_read = 0.846533
Row_Buffer_Locality_write = 0.611231
Bank_Level_Parallism = 5.557306
Bank_Level_Parallism_Col = 4.443895
Bank_Level_Parallism_Ready = 2.294316
write_to_read_ratio_blp_rw_average = 0.408114
GrpLevelPara = 2.594018 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4664 
Wasted_Row = 1072 
Idle = 39269 

BW Util Bottlenecks: 
RCDc_limit = 4162 
RCDWRc_limit = 965 
WTRc_limit = 1575 
RTWc_limit = 6004 
CCDLc_limit = 3578 
rwq = 0 
CCDLc_limit_alone = 2810 
WTRc_limit_alone = 1410 
RTWc_limit_alone = 5401 

Commands details: 
total_CMD = 54189 
n_nop = 44085 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1201 
n_pre = 1185 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2386 
issued_total_col = 9184 
Row_Bus_Util =  0.044031 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186459 
Issued_on_Two_Bus_Simul_Util = 0.027053 
issued_two_Eff = 0.145091 
queue_avg = 6.095499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.0955
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44084 n_act=1211 n_pre=1195 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16089 dram_eff=0.5708
bk0: 384a 48969i bk1: 384a 48164i bk2: 384a 49602i bk3: 384a 47726i bk4: 384a 49782i bk5: 384a 48064i bk6: 384a 49907i bk7: 384a 48972i bk8: 320a 50997i bk9: 320a 50511i bk10: 360a 49981i bk11: 360a 49484i bk12: 272a 50402i bk13: 264a 48743i bk14: 256a 49905i bk15: 256a 48897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810959
Row_Buffer_Locality_read = 0.846898
Row_Buffer_Locality_write = 0.598272
Bank_Level_Parallism = 5.584344
Bank_Level_Parallism_Col = 4.487703
Bank_Level_Parallism_Ready = 2.357252
write_to_read_ratio_blp_rw_average = 0.394090
GrpLevelPara = 2.565071 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4588 
Wasted_Row = 1149 
Idle = 39268 

BW Util Bottlenecks: 
RCDc_limit = 4191 
RCDWRc_limit = 924 
WTRc_limit = 1630 
RTWc_limit = 5022 
CCDLc_limit = 3424 
rwq = 0 
CCDLc_limit_alone = 2774 
WTRc_limit_alone = 1435 
RTWc_limit_alone = 4567 

Commands details: 
total_CMD = 54189 
n_nop = 44084 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1211 
n_pre = 1195 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2406 
issued_total_col = 9184 
Row_Bus_Util =  0.044400 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186477 
Issued_on_Two_Bus_Simul_Util = 0.027404 
issued_two_Eff = 0.146957 
queue_avg = 5.826496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8265
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44135 n_act=1197 n_pre=1181 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16064 dram_eff=0.5717
bk0: 384a 49038i bk1: 384a 48061i bk2: 384a 49288i bk3: 384a 48669i bk4: 384a 49783i bk5: 384a 48946i bk6: 384a 50632i bk7: 384a 48381i bk8: 320a 50694i bk9: 320a 49639i bk10: 360a 50596i bk11: 360a 50467i bk12: 272a 49800i bk13: 264a 48863i bk14: 256a 49613i bk15: 256a 48492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813144
Row_Buffer_Locality_read = 0.848540
Row_Buffer_Locality_write = 0.603672
Bank_Level_Parallism = 5.562390
Bank_Level_Parallism_Col = 4.453822
Bank_Level_Parallism_Ready = 2.387522
write_to_read_ratio_blp_rw_average = 0.389878
GrpLevelPara = 2.562546 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4608 
Wasted_Row = 1034 
Idle = 39363 

BW Util Bottlenecks: 
RCDc_limit = 4105 
RCDWRc_limit = 1042 
WTRc_limit = 1917 
RTWc_limit = 5264 
CCDLc_limit = 3512 
rwq = 0 
CCDLc_limit_alone = 2818 
WTRc_limit_alone = 1689 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 54189 
n_nop = 44135 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1197 
n_pre = 1181 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2378 
issued_total_col = 9184 
Row_Bus_Util =  0.043883 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185536 
Issued_on_Two_Bus_Simul_Util = 0.027829 
issued_two_Eff = 0.149990 
queue_avg = 5.888723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.88872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44136 n_act=1179 n_pre=1163 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15266 dram_eff=0.6016
bk0: 384a 48962i bk1: 384a 47966i bk2: 384a 49052i bk3: 384a 48372i bk4: 384a 49691i bk5: 384a 49236i bk6: 384a 50010i bk7: 384a 48491i bk8: 320a 50598i bk9: 320a 49832i bk10: 360a 50656i bk11: 360a 49999i bk12: 272a 49488i bk13: 264a 49130i bk14: 256a 49471i bk15: 256a 49293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815954
Row_Buffer_Locality_read = 0.850365
Row_Buffer_Locality_write = 0.612311
Bank_Level_Parallism = 5.782621
Bank_Level_Parallism_Col = 4.674591
Bank_Level_Parallism_Ready = 2.513937
write_to_read_ratio_blp_rw_average = 0.387323
GrpLevelPara = 2.634313 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4129 
Wasted_Row = 1072 
Idle = 39804 

BW Util Bottlenecks: 
RCDc_limit = 3760 
RCDWRc_limit = 879 
WTRc_limit = 1835 
RTWc_limit = 4262 
CCDLc_limit = 3035 
rwq = 0 
CCDLc_limit_alone = 2509 
WTRc_limit_alone = 1668 
RTWc_limit_alone = 3903 

Commands details: 
total_CMD = 54189 
n_nop = 44136 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1179 
n_pre = 1163 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2342 
issued_total_col = 9184 
Row_Bus_Util =  0.043219 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185517 
Issued_on_Two_Bus_Simul_Util = 0.027183 
issued_two_Eff = 0.146523 
queue_avg = 6.011700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.0117
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44119 n_act=1178 n_pre=1162 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15719 dram_eff=0.5843
bk0: 384a 48610i bk1: 384a 47565i bk2: 384a 49135i bk3: 384a 48848i bk4: 384a 49709i bk5: 384a 48872i bk6: 384a 50140i bk7: 384a 48561i bk8: 320a 51151i bk9: 320a 50226i bk10: 360a 50945i bk11: 360a 50203i bk12: 272a 50059i bk13: 264a 49246i bk14: 256a 49382i bk15: 256a 48634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816110
Row_Buffer_Locality_read = 0.852007
Row_Buffer_Locality_write = 0.603672
Bank_Level_Parallism = 5.562674
Bank_Level_Parallism_Col = 4.439288
Bank_Level_Parallism_Ready = 2.397321
write_to_read_ratio_blp_rw_average = 0.393126
GrpLevelPara = 2.542629 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4685 
Wasted_Row = 898 
Idle = 39422 

BW Util Bottlenecks: 
RCDc_limit = 4068 
RCDWRc_limit = 970 
WTRc_limit = 1721 
RTWc_limit = 5438 
CCDLc_limit = 3615 
rwq = 0 
CCDLc_limit_alone = 2972 
WTRc_limit_alone = 1553 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 54189 
n_nop = 44119 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1178 
n_pre = 1162 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2340 
issued_total_col = 9184 
Row_Bus_Util =  0.043182 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185831 
Issued_on_Two_Bus_Simul_Util = 0.026832 
issued_two_Eff = 0.144389 
queue_avg = 6.135802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1358
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44055 n_act=1210 n_pre=1194 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15849 dram_eff=0.5795
bk0: 384a 49335i bk1: 384a 48035i bk2: 384a 49357i bk3: 384a 48512i bk4: 384a 49300i bk5: 384a 49238i bk6: 384a 49691i bk7: 384a 48325i bk8: 320a 50683i bk9: 320a 50435i bk10: 360a 50625i bk11: 360a 50498i bk12: 272a 49837i bk13: 264a 48758i bk14: 256a 49507i bk15: 256a 48911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811115
Row_Buffer_Locality_read = 0.847810
Row_Buffer_Locality_write = 0.593952
Bank_Level_Parallism = 5.551789
Bank_Level_Parallism_Col = 4.435551
Bank_Level_Parallism_Ready = 2.349957
write_to_read_ratio_blp_rw_average = 0.401312
GrpLevelPara = 2.591666 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4554 
Wasted_Row = 1101 
Idle = 39350 

BW Util Bottlenecks: 
RCDc_limit = 4110 
RCDWRc_limit = 1032 
WTRc_limit = 1803 
RTWc_limit = 5275 
CCDLc_limit = 3481 
rwq = 0 
CCDLc_limit_alone = 2802 
WTRc_limit_alone = 1612 
RTWc_limit_alone = 4787 

Commands details: 
total_CMD = 54189 
n_nop = 44055 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 9184 
Row_Bus_Util =  0.044363 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.187012 
Issued_on_Two_Bus_Simul_Util = 0.026832 
issued_two_Eff = 0.143477 
queue_avg = 6.161933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.16193
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44097 n_act=1194 n_pre=1178 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15665 dram_eff=0.5863
bk0: 384a 48629i bk1: 384a 48242i bk2: 384a 48873i bk3: 384a 48646i bk4: 384a 49972i bk5: 384a 49481i bk6: 384a 50048i bk7: 384a 48563i bk8: 320a 51033i bk9: 320a 50084i bk10: 360a 50669i bk11: 360a 50107i bk12: 272a 50009i bk13: 264a 48913i bk14: 256a 49958i bk15: 256a 49010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813612
Row_Buffer_Locality_read = 0.849635
Row_Buffer_Locality_write = 0.600432
Bank_Level_Parallism = 5.533874
Bank_Level_Parallism_Col = 4.421935
Bank_Level_Parallism_Ready = 2.393293
write_to_read_ratio_blp_rw_average = 0.393317
GrpLevelPara = 2.575913 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4394 
Wasted_Row = 1094 
Idle = 39517 

BW Util Bottlenecks: 
RCDc_limit = 3917 
RCDWRc_limit = 938 
WTRc_limit = 1750 
RTWc_limit = 4537 
CCDLc_limit = 3390 
rwq = 0 
CCDLc_limit_alone = 2763 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 4183 

Commands details: 
total_CMD = 54189 
n_nop = 44097 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1194 
n_pre = 1178 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2372 
issued_total_col = 9184 
Row_Bus_Util =  0.043773 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186237 
Issued_on_Two_Bus_Simul_Util = 0.027017 
issued_two_Eff = 0.145065 
queue_avg = 5.844397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8444
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44163 n_act=1187 n_pre=1171 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15755 dram_eff=0.5829
bk0: 384a 49538i bk1: 384a 47656i bk2: 384a 49488i bk3: 384a 48594i bk4: 384a 49658i bk5: 384a 48911i bk6: 384a 50238i bk7: 384a 48895i bk8: 320a 51328i bk9: 320a 49899i bk10: 360a 50397i bk11: 360a 50383i bk12: 272a 49983i bk13: 264a 48510i bk14: 256a 49406i bk15: 256a 48964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814705
Row_Buffer_Locality_read = 0.852007
Row_Buffer_Locality_write = 0.593952
Bank_Level_Parallism = 5.573302
Bank_Level_Parallism_Col = 4.410922
Bank_Level_Parallism_Ready = 2.366725
write_to_read_ratio_blp_rw_average = 0.402318
GrpLevelPara = 2.550432 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4448 
Wasted_Row = 1006 
Idle = 39551 

BW Util Bottlenecks: 
RCDc_limit = 3950 
RCDWRc_limit = 908 
WTRc_limit = 1599 
RTWc_limit = 4859 
CCDLc_limit = 3365 
rwq = 0 
CCDLc_limit_alone = 2805 
WTRc_limit_alone = 1430 
RTWc_limit_alone = 4468 

Commands details: 
total_CMD = 54189 
n_nop = 44163 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 9184 
Row_Bus_Util =  0.043514 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185019 
Issued_on_Two_Bus_Simul_Util = 0.027976 
issued_two_Eff = 0.151207 
queue_avg = 5.977929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97793
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44098 n_act=1198 n_pre=1182 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15670 dram_eff=0.5861
bk0: 384a 48866i bk1: 384a 48226i bk2: 384a 48865i bk3: 384a 48516i bk4: 384a 49681i bk5: 384a 49079i bk6: 384a 49727i bk7: 384a 49040i bk8: 320a 51636i bk9: 320a 50035i bk10: 360a 50367i bk11: 360a 50324i bk12: 272a 50286i bk13: 264a 49325i bk14: 256a 50069i bk15: 256a 48713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812988
Row_Buffer_Locality_read = 0.848540
Row_Buffer_Locality_write = 0.602592
Bank_Level_Parallism = 5.479894
Bank_Level_Parallism_Col = 4.316819
Bank_Level_Parallism_Ready = 2.274173
write_to_read_ratio_blp_rw_average = 0.403367
GrpLevelPara = 2.576475 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4561 
Wasted_Row = 977 
Idle = 39467 

BW Util Bottlenecks: 
RCDc_limit = 4007 
RCDWRc_limit = 1020 
WTRc_limit = 1983 
RTWc_limit = 4960 
CCDLc_limit = 3656 
rwq = 0 
CCDLc_limit_alone = 2952 
WTRc_limit_alone = 1689 
RTWc_limit_alone = 4550 

Commands details: 
total_CMD = 54189 
n_nop = 44098 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1198 
n_pre = 1182 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2380 
issued_total_col = 9184 
Row_Bus_Util =  0.043920 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186219 
Issued_on_Two_Bus_Simul_Util = 0.027183 
issued_two_Eff = 0.145972 
queue_avg = 5.903246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90325
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44094 n_act=1178 n_pre=1162 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15733 dram_eff=0.5837
bk0: 384a 48725i bk1: 384a 48121i bk2: 384a 49065i bk3: 384a 48516i bk4: 384a 50107i bk5: 384a 48794i bk6: 384a 49824i bk7: 384a 48683i bk8: 320a 51624i bk9: 320a 50446i bk10: 360a 50350i bk11: 360a 50577i bk12: 272a 50097i bk13: 264a 48498i bk14: 256a 49744i bk15: 256a 49037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816110
Row_Buffer_Locality_read = 0.851825
Row_Buffer_Locality_write = 0.604752
Bank_Level_Parallism = 5.503591
Bank_Level_Parallism_Col = 4.364723
Bank_Level_Parallism_Ready = 2.308362
write_to_read_ratio_blp_rw_average = 0.384358
GrpLevelPara = 2.501210 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4558 
Wasted_Row = 1016 
Idle = 39431 

BW Util Bottlenecks: 
RCDc_limit = 4023 
RCDWRc_limit = 1007 
WTRc_limit = 1773 
RTWc_limit = 4374 
CCDLc_limit = 3465 
rwq = 0 
CCDLc_limit_alone = 2872 
WTRc_limit_alone = 1543 
RTWc_limit_alone = 4011 

Commands details: 
total_CMD = 54189 
n_nop = 44094 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1178 
n_pre = 1162 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2340 
issued_total_col = 9184 
Row_Bus_Util =  0.043182 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186292 
Issued_on_Two_Bus_Simul_Util = 0.026371 
issued_two_Eff = 0.141555 
queue_avg = 5.972540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97254
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 72169 -   mf: uid=2839928, sid4294967295:w4294967295, part=16, addr=0xc0cceb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72069), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44117 n_act=1169 n_pre=1153 n_ref_event=0 n_req=6405 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3698 bw_util=0.1694
n_activity=15887 dram_eff=0.5777
bk0: 384a 49156i bk1: 384a 48080i bk2: 384a 49490i bk3: 384a 47999i bk4: 384a 50035i bk5: 384a 49362i bk6: 384a 49890i bk7: 384a 49450i bk8: 320a 51386i bk9: 320a 50734i bk10: 360a 50276i bk11: 360a 49780i bk12: 272a 49404i bk13: 264a 48876i bk14: 256a 49869i bk15: 256a 48922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817486
Row_Buffer_Locality_read = 0.851095
Row_Buffer_Locality_write = 0.618378
Bank_Level_Parallism = 5.497072
Bank_Level_Parallism_Col = 4.387632
Bank_Level_Parallism_Ready = 2.295380
write_to_read_ratio_blp_rw_average = 0.389355
GrpLevelPara = 2.564384 

BW Util details:
bwutil = 0.169370 
total_CMD = 54189 
util_bw = 9178 
Wasted_Col = 4487 
Wasted_Row = 1019 
Idle = 39505 

BW Util Bottlenecks: 
RCDc_limit = 4003 
RCDWRc_limit = 882 
WTRc_limit = 2141 
RTWc_limit = 4900 
CCDLc_limit = 3443 
rwq = 0 
CCDLc_limit_alone = 2874 
WTRc_limit_alone = 1975 
RTWc_limit_alone = 4497 

Commands details: 
total_CMD = 54189 
n_nop = 44117 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3698 
n_act = 1169 
n_pre = 1153 
n_ref = 0 
n_req = 6405 
total_req = 9178 

Dual Bus Interface Util: 
issued_total_row = 2322 
issued_total_col = 9178 
Row_Bus_Util =  0.042850 
CoL_Bus_Util = 0.169370 
Either_Row_CoL_Bus_Util = 0.185868 
Issued_on_Two_Bus_Simul_Util = 0.026352 
issued_two_Eff = 0.141779 
queue_avg = 6.246655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24665
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 72169 -   mf: uid=2839929, sid4294967295:w4294967295, part=17, addr=0xc0ccea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72069), 
Ready @ 72176 -   mf: uid=2839930, sid4294967295:w4294967295, part=17, addr=0xc0ccea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72076), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44134 n_act=1175 n_pre=1159 n_ref_event=0 n_req=6404 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3696 bw_util=0.1693
n_activity=15901 dram_eff=0.5771
bk0: 384a 48765i bk1: 384a 47590i bk2: 384a 49258i bk3: 384a 47667i bk4: 384a 49856i bk5: 384a 48610i bk6: 384a 50099i bk7: 384a 49751i bk8: 320a 51680i bk9: 320a 50794i bk10: 360a 50359i bk11: 360a 49151i bk12: 272a 49908i bk13: 264a 48661i bk14: 256a 49868i bk15: 256a 48854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816521
Row_Buffer_Locality_read = 0.852190
Row_Buffer_Locality_write = 0.604978
Bank_Level_Parallism = 5.513725
Bank_Level_Parallism_Col = 4.399638
Bank_Level_Parallism_Ready = 2.366718
write_to_read_ratio_blp_rw_average = 0.396553
GrpLevelPara = 2.511835 

BW Util details:
bwutil = 0.169333 
total_CMD = 54189 
util_bw = 9176 
Wasted_Col = 4750 
Wasted_Row = 1047 
Idle = 39216 

BW Util Bottlenecks: 
RCDc_limit = 4130 
RCDWRc_limit = 918 
WTRc_limit = 1619 
RTWc_limit = 5171 
CCDLc_limit = 3531 
rwq = 0 
CCDLc_limit_alone = 2930 
WTRc_limit_alone = 1415 
RTWc_limit_alone = 4774 

Commands details: 
total_CMD = 54189 
n_nop = 44134 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3696 
n_act = 1175 
n_pre = 1159 
n_ref = 0 
n_req = 6404 
total_req = 9176 

Dual Bus Interface Util: 
issued_total_row = 2334 
issued_total_col = 9176 
Row_Bus_Util =  0.043071 
CoL_Bus_Util = 0.169333 
Either_Row_CoL_Bus_Util = 0.185554 
Issued_on_Two_Bus_Simul_Util = 0.026850 
issued_two_Eff = 0.144704 
queue_avg = 6.273469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.27347
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 72192 -   mf: uid=2839935, sid4294967295:w4294967295, part=18, addr=0xc0aeca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72092), 
Ready @ 72198 -   mf: uid=2839936, sid4294967295:w4294967295, part=18, addr=0xc0aeca80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72098), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44177 n_act=1149 n_pre=1133 n_ref_event=0 n_req=6404 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3688 bw_util=0.1692
n_activity=15740 dram_eff=0.5825
bk0: 384a 49108i bk1: 384a 47989i bk2: 384a 50068i bk3: 384a 48005i bk4: 384a 49474i bk5: 384a 48882i bk6: 384a 49740i bk7: 384a 49176i bk8: 320a 50711i bk9: 320a 50657i bk10: 360a 50415i bk11: 360a 49981i bk12: 272a 50051i bk13: 264a 49295i bk14: 256a 50426i bk15: 256a 49265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820553
Row_Buffer_Locality_read = 0.853102
Row_Buffer_Locality_write = 0.627302
Bank_Level_Parallism = 5.482598
Bank_Level_Parallism_Col = 4.368316
Bank_Level_Parallism_Ready = 2.265162
write_to_read_ratio_blp_rw_average = 0.397024
GrpLevelPara = 2.539328 

BW Util details:
bwutil = 0.169186 
total_CMD = 54189 
util_bw = 9168 
Wasted_Col = 4436 
Wasted_Row = 1021 
Idle = 39564 

BW Util Bottlenecks: 
RCDc_limit = 3943 
RCDWRc_limit = 797 
WTRc_limit = 1668 
RTWc_limit = 4841 
CCDLc_limit = 3436 
rwq = 0 
CCDLc_limit_alone = 2849 
WTRc_limit_alone = 1500 
RTWc_limit_alone = 4422 

Commands details: 
total_CMD = 54189 
n_nop = 44177 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3688 
n_act = 1149 
n_pre = 1133 
n_ref = 0 
n_req = 6404 
total_req = 9168 

Dual Bus Interface Util: 
issued_total_row = 2282 
issued_total_col = 9168 
Row_Bus_Util =  0.042112 
CoL_Bus_Util = 0.169186 
Either_Row_CoL_Bus_Util = 0.184761 
Issued_on_Two_Bus_Simul_Util = 0.026537 
issued_two_Eff = 0.143628 
queue_avg = 6.170348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17035
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 72198 -   mf: uid=2839937, sid4294967295:w4294967295, part=19, addr=0xc0aecb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72098), 
Ready @ 72205 -   mf: uid=2839938, sid4294967295:w4294967295, part=19, addr=0xc0aecb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (72105), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44152 n_act=1190 n_pre=1174 n_ref_event=0 n_req=6404 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3691 bw_util=0.1692
n_activity=15609 dram_eff=0.5875
bk0: 384a 48375i bk1: 384a 47829i bk2: 384a 49311i bk3: 384a 48134i bk4: 384a 50126i bk5: 384a 48655i bk6: 384a 49325i bk7: 384a 49411i bk8: 320a 51255i bk9: 320a 50999i bk10: 360a 50356i bk11: 360a 49465i bk12: 272a 49707i bk13: 264a 48830i bk14: 256a 50225i bk15: 256a 48489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814150
Row_Buffer_Locality_read = 0.849088
Row_Buffer_Locality_write = 0.606717
Bank_Level_Parallism = 5.687813
Bank_Level_Parallism_Col = 4.524096
Bank_Level_Parallism_Ready = 2.365391
write_to_read_ratio_blp_rw_average = 0.398892
GrpLevelPara = 2.580976 

BW Util details:
bwutil = 0.169241 
total_CMD = 54189 
util_bw = 9171 
Wasted_Col = 4400 
Wasted_Row = 1010 
Idle = 39608 

BW Util Bottlenecks: 
RCDc_limit = 3897 
RCDWRc_limit = 915 
WTRc_limit = 1921 
RTWc_limit = 4843 
CCDLc_limit = 3348 
rwq = 0 
CCDLc_limit_alone = 2839 
WTRc_limit_alone = 1766 
RTWc_limit_alone = 4489 

Commands details: 
total_CMD = 54189 
n_nop = 44152 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3691 
n_act = 1190 
n_pre = 1174 
n_ref = 0 
n_req = 6404 
total_req = 9171 

Dual Bus Interface Util: 
issued_total_row = 2364 
issued_total_col = 9171 
Row_Bus_Util =  0.043625 
CoL_Bus_Util = 0.169241 
Either_Row_CoL_Bus_Util = 0.185222 
Issued_on_Two_Bus_Simul_Util = 0.027644 
issued_two_Eff = 0.149248 
queue_avg = 6.036133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.03613
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44118 n_act=1175 n_pre=1159 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15680 dram_eff=0.5857
bk0: 384a 48781i bk1: 384a 47769i bk2: 384a 49331i bk3: 384a 47624i bk4: 384a 50011i bk5: 384a 49010i bk6: 384a 49758i bk7: 384a 49374i bk8: 320a 51202i bk9: 320a 51178i bk10: 360a 50884i bk11: 360a 49793i bk12: 272a 50026i bk13: 264a 48169i bk14: 256a 49629i bk15: 256a 48444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816578
Row_Buffer_Locality_read = 0.852190
Row_Buffer_Locality_write = 0.605832
Bank_Level_Parallism = 5.598357
Bank_Level_Parallism_Col = 4.448137
Bank_Level_Parallism_Ready = 2.409734
write_to_read_ratio_blp_rw_average = 0.408174
GrpLevelPara = 2.586340 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4597 
Wasted_Row = 946 
Idle = 39462 

BW Util Bottlenecks: 
RCDc_limit = 4076 
RCDWRc_limit = 955 
WTRc_limit = 1611 
RTWc_limit = 5682 
CCDLc_limit = 3408 
rwq = 0 
CCDLc_limit_alone = 2803 
WTRc_limit_alone = 1457 
RTWc_limit_alone = 5231 

Commands details: 
total_CMD = 54189 
n_nop = 44118 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1175 
n_pre = 1159 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2334 
issued_total_col = 9184 
Row_Bus_Util =  0.043071 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185850 
Issued_on_Two_Bus_Simul_Util = 0.026703 
issued_two_Eff = 0.143680 
queue_avg = 6.254240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25424
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44113 n_act=1163 n_pre=1147 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16092 dram_eff=0.5707
bk0: 384a 49119i bk1: 384a 48350i bk2: 384a 49077i bk3: 384a 47622i bk4: 384a 49881i bk5: 384a 48464i bk6: 384a 49844i bk7: 384a 48842i bk8: 320a 51364i bk9: 320a 50652i bk10: 360a 50382i bk11: 360a 49658i bk12: 272a 50103i bk13: 264a 48358i bk14: 256a 49333i bk15: 256a 48566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818451
Row_Buffer_Locality_read = 0.851825
Row_Buffer_Locality_write = 0.620950
Bank_Level_Parallism = 5.671990
Bank_Level_Parallism_Col = 4.587115
Bank_Level_Parallism_Ready = 2.550523
write_to_read_ratio_blp_rw_average = 0.402337
GrpLevelPara = 2.549827 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4523 
Wasted_Row = 1070 
Idle = 39412 

BW Util Bottlenecks: 
RCDc_limit = 4019 
RCDWRc_limit = 877 
WTRc_limit = 1619 
RTWc_limit = 4937 
CCDLc_limit = 3146 
rwq = 0 
CCDLc_limit_alone = 2673 
WTRc_limit_alone = 1503 
RTWc_limit_alone = 4580 

Commands details: 
total_CMD = 54189 
n_nop = 44113 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1163 
n_pre = 1147 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2310 
issued_total_col = 9184 
Row_Bus_Util =  0.042629 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185942 
Issued_on_Two_Bus_Simul_Util = 0.026168 
issued_two_Eff = 0.140730 
queue_avg = 6.242411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24241
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44116 n_act=1210 n_pre=1194 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15835 dram_eff=0.58
bk0: 384a 49204i bk1: 384a 47971i bk2: 384a 49505i bk3: 384a 47549i bk4: 384a 49690i bk5: 384a 48827i bk6: 384a 50019i bk7: 384a 49474i bk8: 320a 51097i bk9: 320a 50681i bk10: 360a 50720i bk11: 360a 50066i bk12: 272a 49892i bk13: 264a 48538i bk14: 256a 50493i bk15: 256a 49227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811115
Row_Buffer_Locality_read = 0.847080
Row_Buffer_Locality_write = 0.598272
Bank_Level_Parallism = 5.424075
Bank_Level_Parallism_Col = 4.256004
Bank_Level_Parallism_Ready = 2.295841
write_to_read_ratio_blp_rw_average = 0.392952
GrpLevelPara = 2.489014 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4620 
Wasted_Row = 1033 
Idle = 39352 

BW Util Bottlenecks: 
RCDc_limit = 4133 
RCDWRc_limit = 979 
WTRc_limit = 1518 
RTWc_limit = 4687 
CCDLc_limit = 3352 
rwq = 0 
CCDLc_limit_alone = 2801 
WTRc_limit_alone = 1350 
RTWc_limit_alone = 4304 

Commands details: 
total_CMD = 54189 
n_nop = 44116 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 9184 
Row_Bus_Util =  0.044363 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185886 
Issued_on_Two_Bus_Simul_Util = 0.027958 
issued_two_Eff = 0.150402 
queue_avg = 5.918470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91847
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44073 n_act=1163 n_pre=1147 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15907 dram_eff=0.5774
bk0: 384a 49580i bk1: 384a 48259i bk2: 384a 49269i bk3: 384a 48095i bk4: 384a 49326i bk5: 384a 49101i bk6: 384a 50095i bk7: 384a 48850i bk8: 320a 51414i bk9: 320a 50491i bk10: 360a 50445i bk11: 360a 49856i bk12: 272a 49892i bk13: 264a 48521i bk14: 256a 50160i bk15: 256a 49204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818451
Row_Buffer_Locality_read = 0.854380
Row_Buffer_Locality_write = 0.605832
Bank_Level_Parallism = 5.455846
Bank_Level_Parallism_Col = 4.401600
Bank_Level_Parallism_Ready = 2.357470
write_to_read_ratio_blp_rw_average = 0.396373
GrpLevelPara = 2.527146 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4435 
Wasted_Row = 1204 
Idle = 39366 

BW Util Bottlenecks: 
RCDc_limit = 4002 
RCDWRc_limit = 975 
WTRc_limit = 1757 
RTWc_limit = 4910 
CCDLc_limit = 3322 
rwq = 0 
CCDLc_limit_alone = 2733 
WTRc_limit_alone = 1561 
RTWc_limit_alone = 4517 

Commands details: 
total_CMD = 54189 
n_nop = 44073 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1163 
n_pre = 1147 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2310 
issued_total_col = 9184 
Row_Bus_Util =  0.042629 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186680 
Issued_on_Two_Bus_Simul_Util = 0.025430 
issued_two_Eff = 0.136220 
queue_avg = 6.073613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07361
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44139 n_act=1160 n_pre=1144 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15798 dram_eff=0.5813
bk0: 384a 49243i bk1: 384a 47876i bk2: 384a 49215i bk3: 384a 48468i bk4: 384a 49908i bk5: 384a 49435i bk6: 384a 50027i bk7: 384a 48249i bk8: 320a 51392i bk9: 320a 49965i bk10: 360a 50658i bk11: 360a 50360i bk12: 272a 50054i bk13: 264a 48707i bk14: 256a 49938i bk15: 256a 48850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818920
Row_Buffer_Locality_read = 0.851642
Row_Buffer_Locality_write = 0.625270
Bank_Level_Parallism = 5.466896
Bank_Level_Parallism_Col = 4.415319
Bank_Level_Parallism_Ready = 2.301176
write_to_read_ratio_blp_rw_average = 0.403110
GrpLevelPara = 2.525507 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4528 
Wasted_Row = 1120 
Idle = 39357 

BW Util Bottlenecks: 
RCDc_limit = 3858 
RCDWRc_limit = 922 
WTRc_limit = 1401 
RTWc_limit = 5394 
CCDLc_limit = 3330 
rwq = 0 
CCDLc_limit_alone = 2780 
WTRc_limit_alone = 1272 
RTWc_limit_alone = 4973 

Commands details: 
total_CMD = 54189 
n_nop = 44139 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1160 
n_pre = 1144 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2304 
issued_total_col = 9184 
Row_Bus_Util =  0.042518 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185462 
Issued_on_Two_Bus_Simul_Util = 0.026537 
issued_two_Eff = 0.143085 
queue_avg = 5.864807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.86481
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44044 n_act=1165 n_pre=1149 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16177 dram_eff=0.5677
bk0: 384a 49245i bk1: 384a 48003i bk2: 384a 49418i bk3: 384a 48222i bk4: 384a 49537i bk5: 384a 49834i bk6: 384a 49775i bk7: 384a 49052i bk8: 320a 51630i bk9: 320a 49694i bk10: 360a 51085i bk11: 360a 50886i bk12: 272a 49957i bk13: 264a 48690i bk14: 256a 50681i bk15: 256a 49159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818139
Row_Buffer_Locality_read = 0.852372
Row_Buffer_Locality_write = 0.615551
Bank_Level_Parallism = 5.180823
Bank_Level_Parallism_Col = 4.133002
Bank_Level_Parallism_Ready = 2.166703
write_to_read_ratio_blp_rw_average = 0.410443
GrpLevelPara = 2.480536 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4809 
Wasted_Row = 1171 
Idle = 39025 

BW Util Bottlenecks: 
RCDc_limit = 4193 
RCDWRc_limit = 977 
WTRc_limit = 1516 
RTWc_limit = 5229 
CCDLc_limit = 3284 
rwq = 0 
CCDLc_limit_alone = 2758 
WTRc_limit_alone = 1375 
RTWc_limit_alone = 4844 

Commands details: 
total_CMD = 54189 
n_nop = 44044 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1165 
n_pre = 1149 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2314 
issued_total_col = 9184 
Row_Bus_Util =  0.042702 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.187215 
Issued_on_Two_Bus_Simul_Util = 0.024968 
issued_two_Eff = 0.133366 
queue_avg = 5.617155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61715
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44094 n_act=1191 n_pre=1175 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16139 dram_eff=0.5691
bk0: 384a 49508i bk1: 384a 48202i bk2: 384a 49559i bk3: 384a 48177i bk4: 384a 49933i bk5: 384a 49508i bk6: 384a 49902i bk7: 384a 48673i bk8: 320a 50771i bk9: 320a 50127i bk10: 360a 50294i bk11: 360a 50483i bk12: 272a 50078i bk13: 264a 49395i bk14: 256a 50182i bk15: 256a 49235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814081
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.601512
Bank_Level_Parallism = 5.282968
Bank_Level_Parallism_Col = 4.165040
Bank_Level_Parallism_Ready = 2.202744
write_to_read_ratio_blp_rw_average = 0.396169
GrpLevelPara = 2.457529 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4758 
Wasted_Row = 1088 
Idle = 39159 

BW Util Bottlenecks: 
RCDc_limit = 4113 
RCDWRc_limit = 976 
WTRc_limit = 1820 
RTWc_limit = 4860 
CCDLc_limit = 3664 
rwq = 0 
CCDLc_limit_alone = 3002 
WTRc_limit_alone = 1586 
RTWc_limit_alone = 4432 

Commands details: 
total_CMD = 54189 
n_nop = 44094 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1191 
n_pre = 1175 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2366 
issued_total_col = 9184 
Row_Bus_Util =  0.043662 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.186292 
Issued_on_Two_Bus_Simul_Util = 0.026850 
issued_two_Eff = 0.144131 
queue_avg = 6.154552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.15455
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44117 n_act=1146 n_pre=1130 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=16004 dram_eff=0.5739
bk0: 384a 48642i bk1: 384a 47856i bk2: 384a 49214i bk3: 384a 48052i bk4: 384a 50010i bk5: 384a 49680i bk6: 384a 50301i bk7: 384a 49029i bk8: 320a 51314i bk9: 320a 50447i bk10: 360a 50437i bk11: 360a 50283i bk12: 272a 49940i bk13: 264a 49701i bk14: 256a 50230i bk15: 256a 48994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821105
Row_Buffer_Locality_read = 0.855474
Row_Buffer_Locality_write = 0.617711
Bank_Level_Parallism = 5.287372
Bank_Level_Parallism_Col = 4.261158
Bank_Level_Parallism_Ready = 2.234212
write_to_read_ratio_blp_rw_average = 0.397157
GrpLevelPara = 2.501711 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4661 
Wasted_Row = 1153 
Idle = 39191 

BW Util Bottlenecks: 
RCDc_limit = 4064 
RCDWRc_limit = 905 
WTRc_limit = 1708 
RTWc_limit = 5398 
CCDLc_limit = 3346 
rwq = 0 
CCDLc_limit_alone = 2685 
WTRc_limit_alone = 1490 
RTWc_limit_alone = 4955 

Commands details: 
total_CMD = 54189 
n_nop = 44117 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1146 
n_pre = 1130 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2276 
issued_total_col = 9184 
Row_Bus_Util =  0.042001 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185868 
Issued_on_Two_Bus_Simul_Util = 0.025614 
issued_two_Eff = 0.137808 
queue_avg = 5.795290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79529
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44114 n_act=1194 n_pre=1178 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15792 dram_eff=0.5816
bk0: 384a 49271i bk1: 384a 48112i bk2: 384a 49303i bk3: 384a 48496i bk4: 384a 49321i bk5: 384a 49903i bk6: 384a 50063i bk7: 384a 48883i bk8: 320a 51487i bk9: 320a 50214i bk10: 360a 50796i bk11: 360a 50988i bk12: 272a 50492i bk13: 264a 47945i bk14: 256a 49763i bk15: 256a 49224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813612
Row_Buffer_Locality_read = 0.850912
Row_Buffer_Locality_write = 0.592873
Bank_Level_Parallism = 5.377964
Bank_Level_Parallism_Col = 4.250810
Bank_Level_Parallism_Ready = 2.264591
write_to_read_ratio_blp_rw_average = 0.408609
GrpLevelPara = 2.534526 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4505 
Wasted_Row = 1032 
Idle = 39468 

BW Util Bottlenecks: 
RCDc_limit = 3904 
RCDWRc_limit = 990 
WTRc_limit = 1654 
RTWc_limit = 4478 
CCDLc_limit = 3335 
rwq = 0 
CCDLc_limit_alone = 2825 
WTRc_limit_alone = 1473 
RTWc_limit_alone = 4149 

Commands details: 
total_CMD = 54189 
n_nop = 44114 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1194 
n_pre = 1178 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2372 
issued_total_col = 9184 
Row_Bus_Util =  0.043773 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185923 
Issued_on_Two_Bus_Simul_Util = 0.027330 
issued_two_Eff = 0.146998 
queue_avg = 5.539371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.53937
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44124 n_act=1185 n_pre=1169 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1695
n_activity=15750 dram_eff=0.5831
bk0: 384a 49331i bk1: 384a 48080i bk2: 384a 48747i bk3: 384a 47920i bk4: 384a 49358i bk5: 384a 49791i bk6: 384a 50229i bk7: 384a 48599i bk8: 320a 51396i bk9: 320a 50248i bk10: 360a 50619i bk11: 360a 50219i bk12: 272a 49922i bk13: 264a 49217i bk14: 256a 49807i bk15: 256a 48899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815017
Row_Buffer_Locality_read = 0.850547
Row_Buffer_Locality_write = 0.604752
Bank_Level_Parallism = 5.535309
Bank_Level_Parallism_Col = 4.444386
Bank_Level_Parallism_Ready = 2.267530
write_to_read_ratio_blp_rw_average = 0.396471
GrpLevelPara = 2.568485 

BW Util details:
bwutil = 0.169481 
total_CMD = 54189 
util_bw = 9184 
Wasted_Col = 4367 
Wasted_Row = 1091 
Idle = 39547 

BW Util Bottlenecks: 
RCDc_limit = 3866 
RCDWRc_limit = 931 
WTRc_limit = 1989 
RTWc_limit = 4867 
CCDLc_limit = 3381 
rwq = 0 
CCDLc_limit_alone = 2788 
WTRc_limit_alone = 1817 
RTWc_limit_alone = 4446 

Commands details: 
total_CMD = 54189 
n_nop = 44124 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 1185 
n_pre = 1169 
n_ref = 0 
n_req = 6406 
total_req = 9184 

Dual Bus Interface Util: 
issued_total_row = 2354 
issued_total_col = 9184 
Row_Bus_Util =  0.043441 
CoL_Bus_Util = 0.169481 
Either_Row_CoL_Bus_Util = 0.185739 
Issued_on_Two_Bus_Simul_Util = 0.027183 
issued_two_Eff = 0.146349 
queue_avg = 5.954050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95405
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44128 n_act=1173 n_pre=1157 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3703 bw_util=0.1695
n_activity=15754 dram_eff=0.5829
bk0: 384a 49044i bk1: 384a 47950i bk2: 384a 48934i bk3: 384a 48507i bk4: 384a 49740i bk5: 384a 49945i bk6: 384a 49394i bk7: 384a 48642i bk8: 320a 51316i bk9: 320a 50978i bk10: 360a 50763i bk11: 360a 50135i bk12: 272a 50315i bk13: 264a 48567i bk14: 256a 49703i bk15: 256a 48955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816890
Row_Buffer_Locality_read = 0.852737
Row_Buffer_Locality_write = 0.604752
Bank_Level_Parallism = 5.478234
Bank_Level_Parallism_Col = 4.355583
Bank_Level_Parallism_Ready = 2.328977
write_to_read_ratio_blp_rw_average = 0.395190
GrpLevelPara = 2.525987 

BW Util details:
bwutil = 0.169462 
total_CMD = 54189 
util_bw = 9183 
Wasted_Col = 4525 
Wasted_Row = 994 
Idle = 39487 

BW Util Bottlenecks: 
RCDc_limit = 3974 
RCDWRc_limit = 937 
WTRc_limit = 1340 
RTWc_limit = 4772 
CCDLc_limit = 3260 
rwq = 0 
CCDLc_limit_alone = 2743 
WTRc_limit_alone = 1213 
RTWc_limit_alone = 4382 

Commands details: 
total_CMD = 54189 
n_nop = 44128 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3703 
n_act = 1173 
n_pre = 1157 
n_ref = 0 
n_req = 6406 
total_req = 9183 

Dual Bus Interface Util: 
issued_total_row = 2330 
issued_total_col = 9183 
Row_Bus_Util =  0.042998 
CoL_Bus_Util = 0.169462 
Either_Row_CoL_Bus_Util = 0.185665 
Issued_on_Two_Bus_Simul_Util = 0.026795 
issued_two_Eff = 0.144320 
queue_avg = 5.727085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.72708
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54189 n_nop=44094 n_act=1200 n_pre=1184 n_ref_event=0 n_req=6406 n_rd=5480 n_rd_L2_A=0 n_write=0 n_wr_bk=3701 bw_util=0.1694
n_activity=15865 dram_eff=0.5787
bk0: 384a 48927i bk1: 384a 47825i bk2: 384a 48993i bk3: 384a 48789i bk4: 384a 49264i bk5: 384a 49914i bk6: 384a 49935i bk7: 384a 48618i bk8: 320a 50924i bk9: 320a 50697i bk10: 360a 50283i bk11: 360a 50419i bk12: 272a 50068i bk13: 264a 49132i bk14: 256a 49638i bk15: 256a 48576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812676
Row_Buffer_Locality_read = 0.848175
Row_Buffer_Locality_write = 0.602592
Bank_Level_Parallism = 5.498481
Bank_Level_Parallism_Col = 4.370114
Bank_Level_Parallism_Ready = 2.372617
write_to_read_ratio_blp_rw_average = 0.404076
GrpLevelPara = 2.573353 

BW Util details:
bwutil = 0.169426 
total_CMD = 54189 
util_bw = 9181 
Wasted_Col = 4505 
Wasted_Row = 1123 
Idle = 39380 

BW Util Bottlenecks: 
RCDc_limit = 4013 
RCDWRc_limit = 938 
WTRc_limit = 1654 
RTWc_limit = 4866 
CCDLc_limit = 3401 
rwq = 0 
CCDLc_limit_alone = 2848 
WTRc_limit_alone = 1507 
RTWc_limit_alone = 4460 

Commands details: 
total_CMD = 54189 
n_nop = 44094 
Read = 5480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3701 
n_act = 1200 
n_pre = 1184 
n_ref = 0 
n_req = 6406 
total_req = 9181 

Dual Bus Interface Util: 
issued_total_row = 2384 
issued_total_col = 9181 
Row_Bus_Util =  0.043994 
CoL_Bus_Util = 0.169426 
Either_Row_CoL_Bus_Util = 0.186292 
Issued_on_Two_Bus_Simul_Util = 0.027127 
issued_two_Eff = 0.145617 
queue_avg = 6.043551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.04355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1125, Reservation_fails = 2220
L2_cache_bank[1]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1114, Reservation_fails = 1428
L2_cache_bank[2]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1237, Reservation_fails = 2002
L2_cache_bank[3]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1296, Reservation_fails = 997
L2_cache_bank[4]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1174, Reservation_fails = 2146
L2_cache_bank[5]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1305, Reservation_fails = 744
L2_cache_bank[6]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1144, Reservation_fails = 1873
L2_cache_bank[7]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1202, Reservation_fails = 1863
L2_cache_bank[8]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1259, Reservation_fails = 1164
L2_cache_bank[9]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1193, Reservation_fails = 1880
L2_cache_bank[10]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1085, Reservation_fails = 2051
L2_cache_bank[11]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1089, Reservation_fails = 1571
L2_cache_bank[12]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1264, Reservation_fails = 1579
L2_cache_bank[13]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1145, Reservation_fails = 2232
L2_cache_bank[14]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1076, Reservation_fails = 2429
L2_cache_bank[15]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1109, Reservation_fails = 1698
L2_cache_bank[16]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1041, Reservation_fails = 2511
L2_cache_bank[17]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1149, Reservation_fails = 1957
L2_cache_bank[18]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1203, Reservation_fails = 1048
L2_cache_bank[19]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1151, Reservation_fails = 1257
L2_cache_bank[20]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1171, Reservation_fails = 1698
L2_cache_bank[21]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1223, Reservation_fails = 1947
L2_cache_bank[22]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1099, Reservation_fails = 1921
L2_cache_bank[23]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1055, Reservation_fails = 1606
L2_cache_bank[24]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1172, Reservation_fails = 988
L2_cache_bank[25]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1150, Reservation_fails = 1311
L2_cache_bank[26]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1208, Reservation_fails = 1519
L2_cache_bank[27]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1167, Reservation_fails = 1879
L2_cache_bank[28]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1132, Reservation_fails = 2053
L2_cache_bank[29]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1070, Reservation_fails = 1800
L2_cache_bank[30]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1215, Reservation_fails = 1786
L2_cache_bank[31]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1214, Reservation_fails = 2027
L2_cache_bank[32]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1237, Reservation_fails = 1278
L2_cache_bank[33]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1209, Reservation_fails = 996
L2_cache_bank[34]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1213, Reservation_fails = 1552
L2_cache_bank[35]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1161, Reservation_fails = 1413
L2_cache_bank[36]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1168, Reservation_fails = 652
L2_cache_bank[37]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1160, Reservation_fails = 825
L2_cache_bank[38]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1151, Reservation_fails = 2220
L2_cache_bank[39]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1272, Reservation_fails = 1285
L2_cache_bank[40]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1171, Reservation_fails = 1891
L2_cache_bank[41]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1136, Reservation_fails = 1289
L2_cache_bank[42]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1198, Reservation_fails = 877
L2_cache_bank[43]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1155, Reservation_fails = 1077
L2_cache_bank[44]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1119, Reservation_fails = 1998
L2_cache_bank[45]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1136, Reservation_fails = 1329
L2_cache_bank[46]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1189, Reservation_fails = 1378
L2_cache_bank[47]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1181, Reservation_fails = 989
L2_cache_bank[48]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1208, Reservation_fails = 2069
L2_cache_bank[49]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1150, Reservation_fails = 1408
L2_cache_bank[50]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1012, Reservation_fails = 1935
L2_cache_bank[51]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1071, Reservation_fails = 1851
L2_cache_bank[52]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1151, Reservation_fails = 1633
L2_cache_bank[53]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1061, Reservation_fails = 578
L2_cache_bank[54]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1221, Reservation_fails = 1530
L2_cache_bank[55]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1128, Reservation_fails = 1495
L2_cache_bank[56]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1022, Reservation_fails = 1906
L2_cache_bank[57]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1087, Reservation_fails = 1193
L2_cache_bank[58]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1193, Reservation_fails = 1357
L2_cache_bank[59]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1199, Reservation_fails = 948
L2_cache_bank[60]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1154, Reservation_fails = 1773
L2_cache_bank[61]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1123, Reservation_fails = 1615
L2_cache_bank[62]: Access = 13312, Miss = 6328, Miss_rate = 0.475, Pending_hits = 1139, Reservation_fails = 2176
L2_cache_bank[63]: Access = 13056, Miss = 6320, Miss_rate = 0.484, Pending_hits = 1169, Reservation_fails = 950
L2_total_cache_accesses = 843776
L2_total_cache_misses = 404736
L2_total_cache_miss_rate = 0.4797
L2_total_cache_pending_hits = 74181
L2_total_cache_reservation_fails = 100651
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 364859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 131520
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 172032
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 614400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 100651
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.038
average_pipeline_duty_cycle=3503.353027
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200544
	Total NON REG=342272
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201728
	Total NON REG=342272
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2204576
	Total NON REG=342272
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183936
	Total NON REG=173568
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2370592
	Total NON REG=347136
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2205408
	Total NON REG=342272
core 6:
	pipeline duty cycle =0.250000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200384
	Total NON REG=342272
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201440
	Total NON REG=342272
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186880
	Total NON REG=173568
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2208000
	Total NON REG=342272
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200448
	Total NON REG=342272
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2369088
	Total NON REG=347136
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200800
	Total NON REG=342272
core 13:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201184
	Total NON REG=342272
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184544
	Total NON REG=173568
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183968
	Total NON REG=173568
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187232
	Total NON REG=173568
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2203264
	Total NON REG=342272
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2369536
	Total NON REG=347136
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186656
	Total NON REG=173568
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185728
	Total NON REG=173568
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2373376
	Total NON REG=347136
core 22:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200160
	Total NON REG=342272
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2371680
	Total NON REG=347136
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201984
	Total NON REG=342272
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201568
	Total NON REG=342272
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2371904
	Total NON REG=347136
core 27:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2202784
	Total NON REG=342272
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185760
	Total NON REG=173568
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186336
	Total NON REG=173568
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186528
	Total NON REG=173568
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2204544
	Total NON REG=342272
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184224
	Total NON REG=173568
core 33:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2204352
	Total NON REG=342272
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183744
	Total NON REG=173568
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186208
	Total NON REG=173568
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2372288
	Total NON REG=347136
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183776
	Total NON REG=173568
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2368480
	Total NON REG=347136
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187872
	Total NON REG=173568
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184224
	Total NON REG=173568
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184736
	Total NON REG=173568
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2202272
	Total NON REG=342272
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186784
	Total NON REG=173568
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2374304
	Total NON REG=347136
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2368960
	Total NON REG=347136
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187392
	Total NON REG=173568
core 47:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2205120
	Total NON REG=342272
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2203680
	Total NON REG=342272
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1188192
	Total NON REG=173568
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201792
	Total NON REG=342272
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183904
	Total NON REG=173568
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2202816
	Total NON REG=342272
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2205056
	Total NON REG=342272
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201888
	Total NON REG=342272
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2197120
	Total NON REG=342272
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185920
	Total NON REG=173568
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184224
	Total NON REG=173568
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2370912
	Total NON REG=347136
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2364928
	Total NON REG=347136
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186048
	Total NON REG=173568
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186912
	Total NON REG=173568
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185856
	Total NON REG=173568
core 63:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200128
	Total NON REG=342272
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186688
	Total NON REG=173568
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200672
	Total NON REG=342272
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187136
	Total NON REG=173568
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200224
	Total NON REG=342272
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2204416
	Total NON REG=342272
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2371456
	Total NON REG=347136
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186336
	Total NON REG=173568
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2367936
	Total NON REG=347136
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186912
	Total NON REG=173568
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2195200
	Total NON REG=342272
core 74:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2200192
	Total NON REG=342272
core 75:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=35056
	Total FP Deocded Instructions=5920
	Total INT Deocded Instructions=27192
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19947520
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1523456
	Total MEM Acesses=129024
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=4032
	Total REG Reads=3256832
	Total REG Writes=2201728
	Total NON REG=342272
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2367584
	Total NON REG=347136
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185024
	Total NON REG=173568
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186240
	Total NON REG=173568
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2364608
	Total NON REG=347136


==========Power Metrics -- Memory==========
Total memory controller accesses: 175360
Total memory controller reads: 175360
Total memory controller writes: 0
!!!Total Shared memory access: 213760
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 614400
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 16083
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 229376
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 41011
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 614400
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 364859
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 74181
	Cache_stats[GLOBAL_ACC_R][MISS] = 43840
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 100651
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 131520
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 57344
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 172032
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 614400
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376

icnt_total_pkts_mem_to_simt=843776
icnt_total_pkts_simt_to_mem=843776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 843776
Req_Network_cycles = 72167
Req_Network_injected_packets_per_cycle =      11.6920 
Req_Network_conflicts_per_cycle =      10.9894
Req_Network_conflicts_per_cycle_util =      22.9085
Req_Bank_Level_Parallism =      24.3732
Req_Network_in_buffer_full_per_cycle =       0.9325
Req_Network_in_buffer_avg_util =      66.0909
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       2.5603

Reply_Network_injected_packets_num = 843776
Reply_Network_cycles = 72167
Reply_Network_injected_packets_per_cycle =       11.6920
Reply_Network_conflicts_per_cycle =        9.0407
Reply_Network_conflicts_per_cycle_util =      18.4911
Reply_Bank_Level_Parallism =      23.9138
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.7224
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1461
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 34 sec (334 sec)
gpgpu_simulation_rate = 206713 (inst/sec)
gpgpu_simulation_rate = 216 (cycle/sec)
gpgpu_silicon_slowdown = 5240740x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
