<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="redpitaya.com" name="redpitaya" display_name="Red Pitaya STEMLab-14" url="http://redpitaya.com" preset_file="preset.xml" board_image="redpitaya.png">
<file_version>1.1</file_version>
  <description>Red Pitaya STEMLab-14</description>

  <compatible_board_revisions>
    <revision id="0">1.0</revision>
    <revision id="0">1.1</revision>
  </compatible_board_revisions>

  <components>

    <component name="part0" display_name="Zynq 7010" type="fpga" part_name="xc7z010clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://redpitaya.com">
      <description>FPGA part on the board</description>

      <interfaces>

        <interface mode="master" name="led_8bit" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bit">
          <description>LED[7:0] Yellow</description>
          <parameters></parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="LED_O" dir="out" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led_o[0]"/> 
                <pin_map port_index="1" component_pin="led_o[1]"/> 
                <pin_map port_index="2" component_pin="led_o[2]"/> 
                <pin_map port_index="3" component_pin="led_o[3]"/> 
                <pin_map port_index="4" component_pin="led_o[4]"/> 
                <pin_map port_index="5" component_pin="led_o[5]"/> 
                <pin_map port_index="6" component_pin="led_o[6]"/> 
                <pin_map port_index="7" component_pin="led_o[7]"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_16bit">
          <description>GPIO[15:0] connector</description>
          <parameters></parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="GPIO_I" dir="in" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0"  component_pin="exp_p_io[0]"/> 
                <pin_map port_index="1"  component_pin="exp_p_io[1]"/> 
                <pin_map port_index="2"  component_pin="exp_p_io[2]"/> 
                <pin_map port_index="3"  component_pin="exp_p_io[3]"/> 
                <pin_map port_index="4"  component_pin="exp_p_io[4]"/> 
                <pin_map port_index="5"  component_pin="exp_p_io[5]"/> 
                <pin_map port_index="6"  component_pin="exp_p_io[6]"/> 
                <pin_map port_index="7"  component_pin="exp_p_io[7]"/> 
                <pin_map port_index="8"  component_pin="exp_0_io[0]"/> 
                <pin_map port_index="9"  component_pin="exp_0_io[1]"/> 
                <pin_map port_index="10" component_pin="exp_0_io[2]"/> 
                <pin_map port_index="11" component_pin="exp_0_io[3]"/> 
                <pin_map port_index="12" component_pin="exp_0_io[4]"/> 
                <pin_map port_index="13" component_pin="exp_0_io[5]"/> 
                <pin_map port_index="14" component_pin="exp_0_io[6]"/> 
                <pin_map port_index="15" component_pin="exp_0_io[7]"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_O" physical_port="GPIO_O" dir="out" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0"  component_pin="exp_p_io[0]"/> 
                <pin_map port_index="1"  component_pin="exp_p_io[1]"/> 
                <pin_map port_index="2"  component_pin="exp_p_io[2]"/> 
                <pin_map port_index="3"  component_pin="exp_p_io[3]"/> 
                <pin_map port_index="4"  component_pin="exp_p_io[4]"/> 
                <pin_map port_index="5"  component_pin="exp_p_io[5]"/> 
                <pin_map port_index="6"  component_pin="exp_p_io[6]"/> 
                <pin_map port_index="7"  component_pin="exp_p_io[7]"/> 
                <pin_map port_index="8"  component_pin="exp_0_io[0]"/> 
                <pin_map port_index="9"  component_pin="exp_0_io[1]"/> 
                <pin_map port_index="10" component_pin="exp_0_io[2]"/> 
                <pin_map port_index="11" component_pin="exp_0_io[3]"/> 
                <pin_map port_index="12" component_pin="exp_0_io[4]"/> 
                <pin_map port_index="13" component_pin="exp_0_io[5]"/> 
                <pin_map port_index="14" component_pin="exp_0_io[6]"/> 
                <pin_map port_index="15" component_pin="exp_0_io[7]"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="GPIO_T" dir="out" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0"  component_pin="exp_p_io[0]"/> 
                <pin_map port_index="1"  component_pin="exp_p_io[1]"/> 
                <pin_map port_index="2"  component_pin="exp_p_io[2]"/> 
                <pin_map port_index="3"  component_pin="exp_p_io[3]"/> 
                <pin_map port_index="4"  component_pin="exp_p_io[4]"/> 
                <pin_map port_index="5"  component_pin="exp_p_io[5]"/> 
                <pin_map port_index="6"  component_pin="exp_p_io[6]"/> 
                <pin_map port_index="7"  component_pin="exp_p_io[7]"/> 
                <pin_map port_index="8"  component_pin="exp_0_io[0]"/> 
                <pin_map port_index="9"  component_pin="exp_0_io[1]"/> 
                <pin_map port_index="10" component_pin="exp_0_io[2]"/> 
                <pin_map port_index="11" component_pin="exp_0_io[3]"/> 
                <pin_map port_index="12" component_pin="exp_0_io[4]"/> 
                <pin_map port_index="13" component_pin="exp_0_io[5]"/> 
                <pin_map port_index="14" component_pin="exp_0_io[6]"/> 
                <pin_map port_index="15" component_pin="exp_0_io[7]"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="daisy" type="xilinx.com:interface:gpio_rtl:1.0" of_component="daisy_2bit">
          <description>DAISY</description>
          <parameters></parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="DAISY_I" dir="in" left="8" right="0"> 
              <pin_maps>
                <pin_map port_index="0"  component_pin="daisy_p_i[0]"/> 
                <pin_map port_index="1"  component_pin="daisy_n_i[0]"/> 
                <pin_map port_index="2"  component_pin="daisy_p_i[1]"/> 
                <pin_map port_index="3"  component_pin="daisy_n_i[1]"/> 
                <pin_map port_index="4"  component_pin="daisy_p_o[0]"/> 
                <pin_map port_index="5"  component_pin="daisy_n_o[0]"/> 
                <pin_map port_index="6"  component_pin="daisy_p_o[1]"/> 
                <pin_map port_index="7"  component_pin="daisy_n_o[1]"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_O" physical_port="DAISY_O" dir="out" left="8" right="0"> 
              <pin_maps>
                <pin_map port_index="0"  component_pin="daisy_p_i[0]"/> 
                <pin_map port_index="1"  component_pin="daisy_n_i[0]"/> 
                <pin_map port_index="2"  component_pin="daisy_p_i[1]"/> 
                <pin_map port_index="3"  component_pin="daisy_n_i[1]"/> 
                <pin_map port_index="4"  component_pin="daisy_p_o[0]"/> 
                <pin_map port_index="5"  component_pin="daisy_n_o[0]"/> 
                <pin_map port_index="6"  component_pin="daisy_p_o[1]"/> 
                <pin_map port_index="7"  component_pin="daisy_n_o[1]"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="DAISY_T" dir="out" left="8" right="0"> 
              <pin_maps>
                <pin_map port_index="0"  component_pin="daisy_p_i[0]"/> 
                <pin_map port_index="1"  component_pin="daisy_n_i[0]"/> 
                <pin_map port_index="2"  component_pin="daisy_p_i[1]"/> 
                <pin_map port_index="3"  component_pin="daisy_n_i[1]"/> 
                <pin_map port_index="4"  component_pin="daisy_p_o[0]"/> 
                <pin_map port_index="5"  component_pin="daisy_n_o[0]"/> 
                <pin_map port_index="6"  component_pin="daisy_p_o[1]"/> 
                <pin_map port_index="7"  component_pin="daisy_n_o[1]"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="adc" type="xilinx.com:interface:gpio_rtl:1.0" of_component="adc">
          <description>ADC</description>
          <parameters></parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ADC_CS"    physical_port="ADC_CS"     dir="out"> <pin_maps><pin_map port_index="0" component_pin="ADC_CS"/></pin_maps></port_map>
          </port_maps>
        </interface>
      
      </interfaces>
      
    </component>

    <component name="led_8bit" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="150060YS75000" vendor="http://www.we-online.com/" spec_url="http://katalog.we-online.com/led/datasheet/150060YS75000.pdf">
      <description>LED, 7 to 0, Active High</description>
    </component>

    <component name="gpio_16bit" display_name="GPIO" type="chip" sub_type="connector" major_group="General Purpose Input or Output">
      <description>GPIO, 15 to 0</description>
    </component>

    <component name="daisy_2bit" display_name="DAISY" type="chip" sub_type="connector" major_group="General Purpose Input or Output">
      <description>DAISY SATA connectors</description>
    </component>

    <component name="clk_sys" display_name="System clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="7C-33.3330MBA-T">
      <description>System Clock</description>
      <parameters>
        <parameter name="frequency" value="33333333" /parameter>
      </parameters>
    </component>

    <component name="clk_adc" display_name="ADC clock" type="chip" sub_type="adc_clock" major_group="Clock Sources" part_name="BF-125.000MBE-T">
      <description>ADC Clock</description>
      <parameters>
        <parameter name="frequency" value="125000000" /parameter>
      </parameters>
    </component>

  </components>

  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>

  <connections>
    <connection name="part0_led" component1="part0" component2="led_8bit">
      <connection_map c1_st_index="0" c1_end_index="7" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_gpio" component1="part0" component2="gpio_16bit">
      <connection_map c1_st_index="8" c1_end_index="23" c2_st_index="0" c2_end_index="15"/>
    </connection>
  </connections>

  <ip_associated_rules>
    <ip_associated_rule name="default">
    </ip_associated_rule>
  </ip_associated_rules>

</board>
