{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564181154506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564181154539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 15:45:54 2019 " "Processing started: Fri Jul 26 15:45:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564181154539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181154539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181154539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564181156326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564181156326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v" { { "Info" "ISGN_ENTITY_NAME" "1 realbustowire " "Found entity 1: realbustowire" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 realwiretobus " "Found entity 1: realwiretobus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab8/pong4.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab8/pong4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong4 " "Found entity 1: pong4" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab8/pong_controller1.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab8/pong_controller1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_controller1 " "Found entity 1: pong_controller1" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168327 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new isolate.v(3) " "Verilog HDL Declaration warning at isolate.v(3): \"new\" is SystemVerilog-2005 keyword" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1564181168336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab8/isolate.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab8/isolate.v" { { "Info" "ISGN_ENTITY_NAME" "1 isolate " "Found entity 1: isolate" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181168356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab9.bdf 1 1 " "Using design file lab9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181168726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181168726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564181168728 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "count inst " "Logic function of type count and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "lab9.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { { 120 1000 1152 232 "inst" "" } { 160 392 568 336 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1564181168735 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "seg7 inst " "Logic function of type seg7 and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "lab9.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { { 120 1176 1360 200 "inst" "" } { 160 392 568 336 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1564181168735 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564181168735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564181170136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 26 15:46:10 2019 " "Processing ended: Fri Jul 26 15:46:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564181170136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564181170136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564181170136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181170136 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181171496 ""}
