#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 22 21:42:13 2023
# Process ID: 18668
# Current directory: C:/Users/Scort/Downloads/IPRAM/IPRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3212 C:\Users\Scort\Downloads\IPRAM\IPRAM\IPRAM.xpr
# Log file: C:/Users/Scort/Downloads/IPRAM/IPRAM/vivado.log
# Journal file: C:/Users/Scort/Downloads/IPRAM/IPRAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/toomo/Downloads/ram/IPRAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1023.641 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Mar 22 21:47:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.runs/synth_1/runme.log
[Wed Mar 22 21:47:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1307.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1945.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1945.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2083.305 ; gain = 1054.934
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
startgroup
set_property package_pin "" [get_ports [list  {spo[7]}]]
place_ports {d[7]} R13
endgroup
place_ports {spo[7]} U16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 22 21:52:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.runs/impl_1/runme.log
delete_fileset [ get_filesets constrs_1 ]
file delete -force C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.srcs/constrs_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2289.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2289.824 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.824 ; gain = 13.742
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.srcs/constrs_2/new/IPRAMM.xdc]
Finished Parsing XDC File [C:/Users/Scort/Downloads/IPRAM/IPRAM/IPRAM.srcs/constrs_2/new/IPRAMM.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 21:55:57 2023...
