Fitter report for taj_lab1
Mon Feb 01 16:21:07 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Output Pin Default Load For Reported TCO
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Interconnect Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing
 37. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+------------------------------------+-----------------------------------------+
; Fitter Status                      ; Successful - Mon Feb 01 16:21:07 2016   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; taj_lab1                                ;
; Top-level Entity Name              ; taj_lab1                                ;
; Family                             ; Cyclone II                              ;
; Device                             ; EP2C35F672C6                            ;
; Timing Models                      ; Final                                   ;
; Total logic elements               ; 3,071 / 33,216 ( 9 % )                  ;
;     Total combinational functions  ; 2,814 / 33,216 ( 8 % )                  ;
;     Dedicated logic registers      ; 1,879 / 33,216 ( 6 % )                  ;
; Total registers                    ; 1947                                    ;
; Total pins                         ; 76 / 475 ( 16 % )                       ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 46,720 / 483,840 ( 10 % )               ;
; Embedded Multiplier 9-bit elements ; 4 / 70 ( 6 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                           ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; On                             ; On                             ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                          ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
; Use Best Effort Settings for Compilation                                   ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                 ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                      ; Destination Port ; Destination Port Name ;
+--------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; cpu_0:the_cpu_0|M_mul_src1[0]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[0]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[0]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[1]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[1]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[1]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[2]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[2]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[2]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[3]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[3]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[3]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[4]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[4]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[4]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[5]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[5]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[5]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[6]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[6]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[6]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[7]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[7]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[7]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[8]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[8]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[8]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[9]        ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[9]        ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[9]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[10]       ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[10]       ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[10]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[11]       ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[11]       ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[11]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[12]       ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[12]       ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[12]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[13]       ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[13]       ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[13]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[14]       ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[14]       ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[14]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[15]       ; Packed Register ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; cpu_0:the_cpu_0|M_mul_src1[15]       ; Duplicated      ; Register Packing ; Timing optimization                    ; REGOUT    ;                ; cpu_0:the_cpu_0|M_mul_src1[15]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[0]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[1]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[2]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[3]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[4]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[5]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[6]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[7]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[8]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[9]                                                                                                                           ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[10]                                                                                                                          ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram_0[11]                                                                                                                          ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_ba_from_the_sdram_0[0]                                                                                                                             ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_ba_from_the_sdram_0[1]                                                                                                                             ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_we_n_from_the_sdram_0                                                                                                                              ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_cmd[0]~_Duplicate_1                                                                                                             ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                       ;                  ;                       ;
; sdram_0:the_sdram_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_cas_n_from_the_sdram_0                                                                                                                             ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_cmd[1]~_Duplicate_1                                                                                                             ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                       ;                  ;                       ;
; sdram_0:the_sdram_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_ras_n_from_the_sdram_0                                                                                                                             ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_cmd[2]~_Duplicate_1                                                                                                             ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                       ;                  ;                       ;
; sdram_0:the_sdram_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_cs_n_from_the_sdram_0                                                                                                                              ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                       ;                  ;                       ;
; sdram_0:the_sdram_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[0]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[0]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[1]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[1]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[2]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[2]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[3]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[3]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[4]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[4]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[5]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[5]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[6]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[6]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[7]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[7]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[8]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[8]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[9]                                                                                                                      ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[9]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[10]                                                                                                                     ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[10]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[11]                                                                                                                     ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[11]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[12]                                                                                                                     ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[12]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[13]                                                                                                                     ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[13]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[14]                                                                                                                     ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[14]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[15]                                                                                                                     ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; sdram_0:the_sdram_0|m_data[15]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dqm_from_the_sdram_0[0]                                                                                                                            ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dqm_from_the_sdram_0[1]                                                                                                                            ; DATAIN           ;                       ;
; sdram_0:the_sdram_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[0]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_1                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[1]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_2                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[2]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_3                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[3]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_4                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[4]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_5                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[5]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_6                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[6]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_7                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[7]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_8                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[8]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_9                                                                                                                   ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[9]                                                                                                                      ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_10                                                                                                                  ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[10]                                                                                                                     ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_11                                                                                                                  ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[11]                                                                                                                     ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_12                                                                                                                  ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[12]                                                                                                                     ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_13                                                                                                                  ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[13]                                                                                                                     ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_14                                                                                                                  ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[14]                                                                                                                     ; OE               ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; sdram_0:the_sdram_0|oe~_Duplicate_15                                                                                                                  ; REGOUT           ;                       ;
; sdram_0:the_sdram_0|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[15]                                                                                                                     ; OE               ;                       ;
; sdram_0:the_sdram_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[0]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[1]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[2]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[3]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[4]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[5]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[6]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[7]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[8]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[9]                                                                                                                      ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[10]                                                                                                                     ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[11]                                                                                                                     ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[12]                                                                                                                     ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[13]                                                                                                                     ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[14]                                                                                                                     ; COMBOUT          ;                       ;
; sdram_0:the_sdram_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram_0[15]                                                                                                                     ; COMBOUT          ;                       ;
+--------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                      ;
+-----------------------------+----------------+--------------+---------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+---------------+---------------+----------------------------+
; Location                    ;                ;              ; AUD_ADCDAT    ; PIN_B5        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_ADCLRCK   ; PIN_C5        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_BCLK      ; PIN_B4        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_DACDAT    ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_DACLRCK   ; PIN_C6        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_XCK       ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                ;              ; CLOCK_27      ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                ;              ; CLOCK_50      ; PIN_N2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[0]     ; PIN_D25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[10]    ; PIN_N18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[11]    ; PIN_P18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[12]    ; PIN_G23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[13]    ; PIN_G24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[14]    ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[15]    ; PIN_G25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[1]     ; PIN_J22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[2]     ; PIN_E26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[3]     ; PIN_E25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[4]     ; PIN_F24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[5]     ; PIN_F23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[6]     ; PIN_J21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[7]     ; PIN_J20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[8]     ; PIN_F25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[9]     ; PIN_F26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[0]     ; PIN_K25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[10]    ; PIN_N24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[11]    ; PIN_P24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[12]    ; PIN_R25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[13]    ; PIN_R24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[14]    ; PIN_R20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[15]    ; PIN_T22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[1]     ; PIN_K26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[2]     ; PIN_M22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[3]     ; PIN_M23       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[4]     ; PIN_M19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[5]     ; PIN_M20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[6]     ; PIN_N20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[7]     ; PIN_M21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[8]     ; PIN_M24       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[9]     ; PIN_M25       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[0]       ; PIN_AF10      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[1]       ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[2]       ; PIN_AC12      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[3]       ; PIN_AD11      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[4]       ; PIN_AE11      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[5]       ; PIN_V14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[6]       ; PIN_V13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[0]       ; PIN_V20       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[1]       ; PIN_V21       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[2]       ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[3]       ; PIN_Y22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[4]       ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[5]       ; PIN_AA23      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[6]       ; PIN_AB24      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[0]       ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[1]       ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[2]       ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[3]       ; PIN_AC26      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[4]       ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[5]       ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[6]       ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[0]       ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[1]       ; PIN_AA25      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[2]       ; PIN_AA26      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[3]       ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[4]       ; PIN_Y25       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[5]       ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[6]       ; PIN_W24       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[0]       ; PIN_U9        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[1]       ; PIN_U1        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[2]       ; PIN_U2        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[3]       ; PIN_T4        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[4]       ; PIN_R7        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[5]       ; PIN_R6        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[6]       ; PIN_T3        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[0]       ; PIN_T2        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[1]       ; PIN_P6        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[2]       ; PIN_P7        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[3]       ; PIN_T9        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[4]       ; PIN_R5        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[5]       ; PIN_R4        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[6]       ; PIN_R3        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[0]       ; PIN_R2        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[1]       ; PIN_P4        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[2]       ; PIN_P3        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[3]       ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[4]       ; PIN_M3        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[5]       ; PIN_M5        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[6]       ; PIN_M4        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[0]       ; PIN_L3        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[1]       ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[2]       ; PIN_L9        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[3]       ; PIN_L6        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[4]       ; PIN_L7        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[5]       ; PIN_P9        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[6]       ; PIN_N9        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SCLK      ; PIN_A6        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SDAT      ; PIN_B6        ; QSF Assignment             ;
; Location                    ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment             ;
; Location                    ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                ;              ; KEY[0]        ; PIN_G26       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY[1]        ; PIN_N23       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY[2]        ; PIN_P23       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY[3]        ; PIN_W26       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[0]       ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[1]       ; PIN_AF22      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[2]       ; PIN_W19       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[3]       ; PIN_V18       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[4]       ; PIN_U18       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[5]       ; PIN_U17       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[6]       ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[7]       ; PIN_Y18       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[8]       ; PIN_Y12       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[0]       ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[10]      ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[11]      ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[12]      ; PIN_AD15      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[13]      ; PIN_AE15      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[14]      ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[15]      ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[16]      ; PIN_AE12      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[17]      ; PIN_AD12      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[1]       ; PIN_AF23      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[2]       ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[3]       ; PIN_AC22      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[4]       ; PIN_AD22      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[5]       ; PIN_AD23      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[6]       ; PIN_AD21      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[7]       ; PIN_AC21      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[8]       ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[9]       ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[0]  ; PIN_AE4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[10] ; PIN_V10       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[11] ; PIN_V9        ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[12] ; PIN_AC7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[13] ; PIN_W8        ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[14] ; PIN_W10       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[15] ; PIN_Y10       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[16] ; PIN_AB8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[17] ; PIN_AC8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[1]  ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[2]  ; PIN_AC5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[3]  ; PIN_AC6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[4]  ; PIN_AD4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[5]  ; PIN_AD5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[6]  ; PIN_AE5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[7]  ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[8]  ; PIN_AD6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[9]  ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_CE_N     ; PIN_AC11      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[0]    ; PIN_AD8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[10]   ; PIN_AE8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[11]   ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[12]   ; PIN_W11       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[13]   ; PIN_W12       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[14]   ; PIN_AC9       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[15]   ; PIN_AC10      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[1]    ; PIN_AE6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[2]    ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[3]    ; PIN_AA9       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[4]    ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[5]    ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[6]    ; PIN_AA11      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[7]    ; PIN_Y11       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[8]    ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[9]    ; PIN_AF7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_LB_N     ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_OE_N     ; PIN_AD10      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_UB_N     ; PIN_AF9       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_WE_N     ; PIN_AE10      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[0]         ; PIN_N25       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[10]        ; PIN_N1        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[11]        ; PIN_P1        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[12]        ; PIN_P2        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[13]        ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[14]        ; PIN_U3        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[15]        ; PIN_U4        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[16]        ; PIN_V1        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[17]        ; PIN_V2        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[1]         ; PIN_N26       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[2]         ; PIN_P25       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[3]         ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[4]         ; PIN_AF14      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[5]         ; PIN_AD13      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[6]         ; PIN_AC13      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[7]         ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[8]         ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[9]         ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment             ;
; Location                    ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_BLANK     ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[0]      ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[1]      ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[2]      ; PIN_F12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[3]      ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[4]      ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[5]      ; PIN_J11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[6]      ; PIN_C11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[7]      ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[8]      ; PIN_C12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[9]      ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_CLK       ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[0]      ; PIN_B9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[1]      ; PIN_A9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[2]      ; PIN_C10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[3]      ; PIN_D10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[4]      ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[5]      ; PIN_A10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[6]      ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[7]      ; PIN_D11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[8]      ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[9]      ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_HS        ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[0]      ; PIN_C8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[1]      ; PIN_F10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[2]      ; PIN_G10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[3]      ; PIN_D9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[4]      ; PIN_C9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[5]      ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[6]      ; PIN_H11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[7]      ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[8]      ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[9]      ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_SYNC      ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_VS        ; PIN_D8        ; QSF Assignment             ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[0]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[10]    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[11]    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[12]    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[13]    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[14]    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[15]    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[1]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[2]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[3]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[4]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[5]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[6]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[7]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[8]     ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[9]     ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+---------------+---------------+----------------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 4955 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 4955 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                 ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Partition Name   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents         ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Top              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                  ;
; pzdyqx:nabboc    ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc    ;
; sld_hub:auto_hub ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+


+----------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                               ;
+------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name   ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+------------------+---------+-------------------+-------------------------+-------------------+
; Top              ; 4532    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc    ; 192     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub ; 231     ; 0                 ; N/A                     ; Post-Synthesis    ;
+------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jmarple/code/ece354/lab1/taj_lab1.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,071 / 33,216 ( 9 % )    ;
;     -- Combinational with no register       ; 1192                      ;
;     -- Register only                        ; 257                       ;
;     -- Combinational with a register        ; 1622                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1447                      ;
;     -- 3 input functions                    ; 1019                      ;
;     -- <=2 input functions                  ; 348                       ;
;     -- Register only                        ; 257                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2510                      ;
;     -- arithmetic mode                      ; 304                       ;
;                                             ;                           ;
; Total registers*                            ; 1,947 / 34,593 ( 6 % )    ;
;     -- Dedicated logic registers            ; 1,879 / 33,216 ( 6 % )    ;
;     -- I/O registers                        ; 68 / 1,377 ( 5 % )        ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 239 / 2,076 ( 12 % )      ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 76 / 475 ( 16 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
; Global signals                              ; 13                        ;
; M4Ks                                        ; 15 / 105 ( 14 % )         ;
; Total block memory bits                     ; 46,720 / 483,840 ( 10 % ) ;
; Total block memory implementation bits      ; 69,120 / 483,840 ( 14 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 70 ( 6 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 13 / 16 ( 81 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 6% / 5% / 6%              ;
; Peak interconnect usage (total/H/V)         ; 26% / 24% / 29%           ;
; Maximum fan-out node                        ; clk_0~clkctrl             ;
; Maximum fan-out                             ; 1710                      ;
; Highest non-global fan-out signal           ; cpu_0:the_cpu_0|W_stall   ;
; Highest non-global fan-out                  ; 549                       ;
; Total fan-out                               ; 17513                     ;
; Average fan-out                             ; 3.51                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                        ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+
; Statistic                                   ; Top                  ; pzdyqx:nabboc         ; sld_hub:auto_hub      ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                   ;
;                                             ;                      ;                       ;                       ;
; Total logic elements                        ; 2802 / 33216 ( 8 % ) ; 120 / 33216 ( < 1 % ) ; 149 / 33216 ( < 1 % ) ;
;     -- Combinational with no register       ; 1083                 ; 48                    ; 61                    ;
;     -- Register only                        ; 245                  ; 4                     ; 8                     ;
;     -- Combinational with a register        ; 1474                 ; 68                    ; 80                    ;
;                                             ;                      ;                       ;                       ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                       ;
;     -- 4 input functions                    ; 1326                 ; 39                    ; 82                    ;
;     -- 3 input functions                    ; 952                  ; 32                    ; 35                    ;
;     -- <=2 input functions                  ; 279                  ; 45                    ; 24                    ;
;     -- Register only                        ; 245                  ; 4                     ; 8                     ;
;                                             ;                      ;                       ;                       ;
; Logic elements by mode                      ;                      ;                       ;                       ;
;     -- normal mode                          ; 2262                 ; 112                   ; 136                   ;
;     -- arithmetic mode                      ; 295                  ; 4                     ; 5                     ;
;                                             ;                      ;                       ;                       ;
; Total registers                             ; 1787                 ; 72                    ; 88                    ;
;     -- Dedicated logic registers            ; 1719 / 33216 ( 5 % ) ; 72 / 33216 ( < 1 % )  ; 88 / 33216 ( < 1 % )  ;
;     -- I/O registers                        ; 68                   ; 0                     ; 0                     ;
;                                             ;                      ;                       ;                       ;
; Total LABs:  partially or completely used   ; 212 / 2076 ( 10 % )  ; 15 / 2076 ( < 1 % )   ; 13 / 2076 ( < 1 % )   ;
;                                             ;                      ;                       ;                       ;
; Virtual pins                                ; 0                    ; 0                     ; 0                     ;
; I/O pins                                    ; 76                   ; 0                     ; 0                     ;
; Embedded Multiplier 9-bit elements          ; 4 / 70 ( 5 % )       ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )        ;
; Total memory bits                           ; 46720                ; 0                     ; 0                     ;
; Total RAM block bits                        ; 69120                ; 0                     ; 0                     ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ;
; M4K                                         ; 15 / 105 ( 14 % )    ; 0 / 105 ( 0 % )       ; 0 / 105 ( 0 % )       ;
; Clock control block                         ; 7 / 20 ( 35 % )      ; 4 / 20 ( 20 % )       ; 2 / 20 ( 10 % )       ;
;                                             ;                      ;                       ;                       ;
; Connections                                 ;                      ;                       ;                       ;
;     -- Input Connections                    ; 278                  ; 64                    ; 142                   ;
;     -- Registered Input Connections         ; 126                  ; 38                    ; 95                    ;
;     -- Output Connections                   ; 281                  ; 5                     ; 198                   ;
;     -- Registered Output Connections        ; 4                    ; 4                     ; 161                   ;
;                                             ;                      ;                       ;                       ;
; Internal Connections                        ;                      ;                       ;                       ;
;     -- Total Connections                    ; 16493                ; 542                   ; 987                   ;
;     -- Registered Connections               ; 5693                 ; 310                   ; 614                   ;
;                                             ;                      ;                       ;                       ;
; External Connections                        ;                      ;                       ;                       ;
;     -- Top                                  ; 186                  ; 52                    ; 321                   ;
;     -- pzdyqx:nabboc                        ; 52                   ; 0                     ; 17                    ;
;     -- sld_hub:auto_hub                     ; 321                  ; 17                    ; 2                     ;
;                                             ;                      ;                       ;                       ;
; Partition Interface                         ;                      ;                       ;                       ;
;     -- Input Ports                          ; 47                   ; 10                    ; 29                    ;
;     -- Output Ports                         ; 53                   ; 4                     ; 45                    ;
;     -- Bidir Ports                          ; 24                   ; 0                     ; 0                     ;
;                                             ;                      ;                       ;                       ;
; Registered Ports                            ;                      ;                       ;                       ;
;     -- Registered Input Ports               ; 0                    ; 5                     ; 2                     ;
;     -- Registered Output Ports              ; 0                    ; 3                     ; 35                    ;
;                                             ;                      ;                       ;                       ;
; Port Connectivity                           ;                      ;                       ;                       ;
;     -- Input Ports driven by GND            ; 0                    ; 0                     ; 13                    ;
;     -- Output Ports driven by GND           ; 0                    ; 0                     ; 0                     ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                     ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                     ;
;     -- Input Ports with no Source           ; 0                    ; 0                     ; 0                     ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                     ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                     ; 1                     ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                     ; 24                    ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk_0                        ; N2    ; 2        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[0] ; P4    ; 1        ; 0            ; 17           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in_port_to_the_button_pio[1] ; J13   ; 3        ; 24           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in_port_to_the_button_pio[2] ; AE11  ; 8        ; 27           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in_port_to_the_button_pio[3] ; B10   ; 3        ; 22           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset_n                      ; T7    ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; LCD_E_from_the_lcd_display          ; AB12  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LCD_RS_from_the_lcd_display         ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LCD_RW_from_the_lcd_display         ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[0]        ; R2    ; 1        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[1]        ; T9    ; 1        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[2]        ; M3    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[3]        ; P6    ; 1        ; 0            ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[4]        ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[5]        ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[6]        ; V13   ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_led_pio[7]        ; K5    ; 2        ; 0            ; 30           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[0]  ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[10] ; K25   ; 5        ; 65           ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[11] ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[12] ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[13] ; H16   ; 4        ; 42           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[1]  ; T10   ; 1        ; 0            ; 16           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[2]  ; U12   ; 8        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[3]  ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[4]  ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[5]  ; P3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[6]  ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[7]  ; R3    ; 1        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[8]  ; V11   ; 8        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out_port_from_the_seven_seg_pio[9]  ; A9    ; 3        ; 20           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[0]         ; AD15  ; 7        ; 35           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[10]        ; AB15  ; 7        ; 40           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[11]        ; AC16  ; 7        ; 42           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[1]         ; AA14  ; 7        ; 37           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[2]         ; AA13  ; 7        ; 35           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[3]         ; AC15  ; 7        ; 40           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[4]         ; AD16  ; 7        ; 42           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[5]         ; AA15  ; 7        ; 40           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[6]         ; AE16  ; 7        ; 40           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[7]         ; Y13   ; 7        ; 37           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[8]         ; AF13  ; 8        ; 31           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_addr_from_the_sdram_0[9]         ; AD12  ; 8        ; 31           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_ba_from_the_sdram_0[0]           ; AE15  ; 7        ; 35           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_ba_from_the_sdram_0[1]           ; AC14  ; 7        ; 35           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_cas_n_from_the_sdram_0           ; E15   ; 4        ; 40           ; 36           ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_cke_from_the_sdram_0             ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_cs_n_from_the_sdram_0            ; U26   ; 6        ; 65           ; 13           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_dqm_from_the_sdram_0[0]          ; Y14   ; 7        ; 37           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_dqm_from_the_sdram_0[1]          ; Y15   ; 7        ; 37           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_ras_n_from_the_sdram_0           ; W16   ; 7        ; 42           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zs_we_n_from_the_sdram_0            ; D16   ; 4        ; 40           ; 36           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------+---------------------+
; Name                                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                       ; Output Enable Group ;
+-----------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------+---------------------+
; LCD_data_to_and_from_the_lcd_display[0] ; B12   ; 3        ; 29           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[1] ; F12   ; 3        ; 27           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[2] ; C12   ; 3        ; 29           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[3] ; J11   ; 3        ; 27           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[4] ; J14   ; 3        ; 24           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[5] ; G12   ; 3        ; 27           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[6] ; J10   ; 3        ; 27           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; LCD_data_to_and_from_the_lcd_display[7] ; E12   ; 3        ; 24           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; cpu_0:the_cpu_0|M_alu_result[2] (inverted) ; -                   ;
; zs_dq_to_and_from_the_sdram_0[0]        ; F14   ; 4        ; 35           ; 36           ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[10]       ; G14   ; 4        ; 35           ; 36           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[11]       ; G13   ; 4        ; 35           ; 36           ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[12]       ; F13   ; 4        ; 35           ; 36           ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[13]       ; C15   ; 4        ; 37           ; 36           ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[14]       ; B16   ; 4        ; 37           ; 36           ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[15]       ; B15   ; 4        ; 37           ; 36           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[1]        ; D14   ; 4        ; 33           ; 36           ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[2]        ; B14   ; 4        ; 33           ; 36           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[3]        ; A14   ; 4        ; 33           ; 36           ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[4]        ; AA12  ; 8        ; 29           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[5]        ; Y12   ; 8        ; 29           ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[6]        ; AE13  ; 8        ; 31           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[7]        ; D15   ; 4        ; 40           ; 36           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[8]        ; C16   ; 4        ; 37           ; 36           ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
; zs_dq_to_and_from_the_sdram_0[9]        ; AE12  ; 8        ; 31           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_0:the_sdram_0|always5~2              ; -                   ;
+-----------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 64 ( 13 % )  ; 3.3V          ; --           ;
; 2        ; 5 / 59 ( 8 % )   ; 3.3V          ; --           ;
; 3        ; 18 / 56 ( 32 % ) ; 3.3V          ; --           ;
; 4        ; 15 / 58 ( 26 % ) ; 3.3V          ; --           ;
; 5        ; 1 / 65 ( 2 % )   ; 3.3V          ; --           ;
; 6        ; 2 / 59 ( 3 % )   ; 3.3V          ; --           ;
; 7        ; 16 / 58 ( 28 % ) ; 3.3V          ; --           ;
; 8        ; 14 / 56 ( 25 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; out_port_from_the_seven_seg_pio[9]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 447        ; 3        ; out_port_from_the_led_pio[4]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; zs_dq_to_and_from_the_sdram_0[3]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; zs_dq_to_and_from_the_sdram_0[4]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 192        ; 7        ; zs_addr_from_the_sdram_0[2]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 194        ; 7        ; zs_addr_from_the_sdram_0[1]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 197        ; 7        ; zs_addr_from_the_sdram_0[5]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; LCD_E_from_the_lcd_display               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; zs_addr_from_the_sdram_0[10]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; out_port_from_the_seven_seg_pio[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; zs_ba_from_the_sdram_0[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; zs_addr_from_the_sdram_0[3]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC16     ; 202        ; 7        ; zs_addr_from_the_sdram_0[11]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; zs_cke_from_the_sdram_0                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; out_port_from_the_seven_seg_pio[4]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; zs_addr_from_the_sdram_0[9]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; zs_addr_from_the_sdram_0[0]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; zs_addr_from_the_sdram_0[4]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; in_port_to_the_button_pio[2]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; zs_dq_to_and_from_the_sdram_0[9]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 183        ; 8        ; zs_dq_to_and_from_the_sdram_0[6]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; zs_ba_from_the_sdram_0[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE16     ; 200        ; 7        ; zs_addr_from_the_sdram_0[6]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; zs_addr_from_the_sdram_0[8]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; in_port_to_the_button_pio[3]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 435        ; 3        ; LCD_RS_from_the_lcd_display              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; LCD_data_to_and_from_the_lcd_display[0]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; zs_dq_to_and_from_the_sdram_0[2]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 420        ; 4        ; zs_dq_to_and_from_the_sdram_0[15]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 419        ; 4        ; zs_dq_to_and_from_the_sdram_0[14]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; out_port_from_the_led_pio[5]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 434        ; 3        ; LCD_data_to_and_from_the_lcd_display[2]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; zs_dq_to_and_from_the_sdram_0[13]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 418        ; 4        ; zs_dq_to_and_from_the_sdram_0[8]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; out_port_from_the_seven_seg_pio[6]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 445        ; 3        ; out_port_from_the_seven_seg_pio[12]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 443        ; 3        ; out_port_from_the_seven_seg_pio[11]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; zs_dq_to_and_from_the_sdram_0[1]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; zs_dq_to_and_from_the_sdram_0[7]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 415        ; 4        ; zs_we_n_from_the_sdram_0                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; LCD_data_to_and_from_the_lcd_display[7]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; zs_cas_n_from_the_sdram_0                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; LCD_data_to_and_from_the_lcd_display[1]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 423        ; 4        ; zs_dq_to_and_from_the_sdram_0[12]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 425        ; 4        ; zs_dq_to_and_from_the_sdram_0[0]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; LCD_RW_from_the_lcd_display              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 439        ; 3        ; LCD_data_to_and_from_the_lcd_display[5]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; zs_dq_to_and_from_the_sdram_0[11]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 424        ; 4        ; zs_dq_to_and_from_the_sdram_0[10]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; out_port_from_the_seven_seg_pio[13]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; LCD_data_to_and_from_the_lcd_display[6]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 437        ; 3        ; LCD_data_to_and_from_the_lcd_display[3]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; in_port_to_the_button_pio[1]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 441        ; 3        ; LCD_data_to_and_from_the_lcd_display[4]  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; out_port_from_the_led_pio[7]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; out_port_from_the_seven_seg_pio[10]      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; out_port_from_the_led_pio[2]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; clk_0                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 69         ; 1        ; out_port_from_the_seven_seg_pio[5]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 70         ; 1        ; in_port_to_the_button_pio[0]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; out_port_from_the_led_pio[3]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; out_port_from_the_led_pio[0]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 72         ; 1        ; out_port_from_the_seven_seg_pio[7]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; reset_n                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; out_port_from_the_led_pio[1]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T10      ; 75         ; 1        ; out_port_from_the_seven_seg_pio[1]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; out_port_from_the_seven_seg_pio[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; zs_cs_n_from_the_sdram_0                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; out_port_from_the_seven_seg_pio[8]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; out_port_from_the_led_pio[6]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 175        ; 8        ; out_port_from_the_seven_seg_pio[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; zs_ras_n_from_the_sdram_0                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; zs_dq_to_and_from_the_sdram_0[5]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 193        ; 7        ; zs_addr_from_the_sdram_0[7]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; zs_dqm_from_the_sdram_0[0]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 196        ; 7        ; zs_dqm_from_the_sdram_0[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |taj_lab1                                                                                                              ; 3071 (3)    ; 1879 (0)                  ; 68 (68)       ; 46720       ; 15   ; 4            ; 0       ; 2         ; 76   ; 0            ; 1192 (3)     ; 257 (0)           ; 1622 (0)         ; |taj_lab1                                                                                                                                                                                                                                                ; work         ;
;    |button_pio:the_button_pio|                                                                                         ; 27 (27)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 10 (10)           ; 10 (10)          ; |taj_lab1|button_pio:the_button_pio                                                                                                                                                                                                                      ;              ;
;    |button_pio_s1_arbitrator:the_button_pio_s1|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                     ;              ;
;    |cpu_0:the_cpu_0|                                                                                                   ; 1770 (1486) ; 1120 (936)                ; 0 (0)         ; 45696       ; 13   ; 4            ; 0       ; 2         ; 0    ; 0            ; 647 (547)    ; 135 (93)          ; 988 (846)        ; |taj_lab1|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;       |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;             |altsyncram_qed1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                    ;              ;
;       |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;          |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;             |altsyncram_d5g1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated                                                                                                                                      ;              ;
;       |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;          |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;             |mult_add_4cr2:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                            ;              ;
;                |ded_mult_2o81:ded_mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;          |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;             |mult_add_6cr2:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                            ;              ;
;                |ded_mult_2o81:ded_mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;       |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 251 (13)    ; 184 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (13)      ; 42 (0)            ; 142 (0)          ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;          |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 137 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 42 (0)            ; 54 (0)           ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;             |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;             |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (2)             ; 43 (43)          ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;             |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;          |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 10 (10)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;          |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;          |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;          |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 53 (53)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 46 (46)          ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;             |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                   |altsyncram_c572:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ;              ;
;       |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;             |altsyncram_irf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated                                                                                                                    ;              ;
;       |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;             |altsyncram_jrf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jrf1:auto_generated                                                                                                                    ;              ;
;       |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |taj_lab1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;    |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 203 (203)   ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 16 (16)           ; 103 (103)        ; |taj_lab1|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;    |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 83 (83)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 16 (16)           ; 36 (36)          ; |taj_lab1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;    |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 36 (36)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 11 (11)          ; |taj_lab1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;    |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 162 (43)    ; 108 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (30)      ; 17 (0)            ; 91 (12)          ; |taj_lab1|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;       |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 69 (69)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 17 (17)           ; 39 (39)          ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;       |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;          |scfifo:rfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;             |scfifo_1n21:auto_generated|                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                      |cntr_rj7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                   |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                   |dpram_5h21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;       |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;          |scfifo:wfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;             |scfifo_1n21:auto_generated|                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                      |cntr_rj7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                   |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                   |dpram_5h21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;    |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;    |lcd_display:the_lcd_display|                                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|lcd_display:the_lcd_display                                                                                                                                                                                                                    ;              ;
;    |lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|                                                ; 21 (21)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |taj_lab1|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave                                                                                                                                                                             ;              ;
;    |led_pio:the_led_pio|                                                                                               ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |taj_lab1|led_pio:the_led_pio                                                                                                                                                                                                                            ;              ;
;    |led_pio_s1_arbitrator:the_led_pio_s1|                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                           ;              ;
;    |pzdyqx:nabboc|                                                                                                     ; 120 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 4 (0)             ; 68 (0)           ; |taj_lab1|pzdyqx:nabboc                                                                                                                                                                                                                                  ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                   ; 120 (10)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (1)       ; 4 (1)             ; 68 (8)           ; |taj_lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                     ;              ;
;          |CJQJ5354:TWMW7206|                                                                                           ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |taj_lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                                   ;              ;
;          |MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|                                                 ; 53 (22)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (14)      ; 0 (0)             ; 28 (8)           ; |taj_lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1                                                                                                                                         ;              ;
;             |CJQJ5354:AJQA6937|                                                                                        ; 31 (31)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 20 (20)          ; |taj_lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                       ;              ;
;          |PZMU7345:HHRH5434|                                                                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |taj_lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                                   ;              ;
;          |VELJ8121:JDCF0099|                                                                                           ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 3 (3)             ; 6 (6)            ; |taj_lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                                   ;              ;
;    |sdram_0:the_sdram_0|                                                                                               ; 331 (222)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (121)    ; 29 (4)            ; 175 (91)         ; |taj_lab1|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;       |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 118 (118)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 25 (25)           ; 87 (87)          ; |taj_lab1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;    |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 110 (59)    ; 42 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (23)      ; 1 (0)             ; 65 (36)          ; |taj_lab1|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;       |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 34 (34)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 19 (19)          ; |taj_lab1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;       |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |taj_lab1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;    |seven_seg_pio:the_seven_seg_pio|                                                                                   ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (14)          ; |taj_lab1|seven_seg_pio:the_seven_seg_pio                                                                                                                                                                                                                ;              ;
;    |seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1                                                                                                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                                                  ; 149 (106)   ; 88 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (47)      ; 8 (8)             ; 80 (54)          ; |taj_lab1|sld_hub:auto_hub                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                        ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |taj_lab1|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |taj_lab1|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                     ;              ;
;    |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;    |taj_lab1_reset_clk_0_domain_synch_module:taj_lab1_reset_clk_0_domain_synch|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |taj_lab1|taj_lab1_reset_clk_0_domain_synch_module:taj_lab1_reset_clk_0_domain_synch                                                                                                                                                                     ;              ;
;    |timer_0:the_timer_0|                                                                                               ; 149 (149)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 21 (21)           ; 99 (99)          ; |taj_lab1|timer_0:the_timer_0                                                                                                                                                                                                                            ;              ;
;    |timer_0_s1_arbitrator:the_timer_0_s1|                                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |taj_lab1|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ;              ;
+------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                    ;
+-----------------------------------------+----------+---------------+---------------+-----------------------+-----------+
; Name                                    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO       ;
+-----------------------------------------+----------+---------------+---------------+-----------------------+-----------+
; LCD_data_to_and_from_the_lcd_display[0] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[1] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[2] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[3] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[4] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[5] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[6] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; LCD_data_to_and_from_the_lcd_display[7] ; Bidir    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; zs_dq_to_and_from_the_sdram_0[0]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[1]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[2]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[3]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[4]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[5]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[6]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[7]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[8]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[9]        ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[10]       ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[11]       ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[12]       ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[13]       ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[14]       ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; zs_dq_to_and_from_the_sdram_0[15]       ; Bidir    ; --            ; (0) 287 ps    ; (0) 0 ps              ; (0) 86 ps ;
; LCD_E_from_the_lcd_display              ; Output   ; --            ; --            ; --                    ; --        ;
; LCD_RS_from_the_lcd_display             ; Output   ; --            ; --            ; --                    ; --        ;
; LCD_RW_from_the_lcd_display             ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[0]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[1]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[2]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[3]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[4]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[5]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[6]            ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_led_pio[7]            ; Output   ; --            ; --            ; --                    ; --        ;
; zs_addr_from_the_sdram_0[0]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[1]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[2]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[3]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[4]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[5]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[6]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[7]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[8]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[9]             ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[10]            ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_addr_from_the_sdram_0[11]            ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_ba_from_the_sdram_0[0]               ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_ba_from_the_sdram_0[1]               ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_cas_n_from_the_sdram_0               ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_cke_from_the_sdram_0                 ; Output   ; --            ; --            ; --                    ; --        ;
; zs_cs_n_from_the_sdram_0                ; Output   ; --            ; --            ; --                    ; (0) 91 ps ;
; zs_dqm_from_the_sdram_0[0]              ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_dqm_from_the_sdram_0[1]              ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_ras_n_from_the_sdram_0               ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; zs_we_n_from_the_sdram_0                ; Output   ; --            ; --            ; --                    ; (0) 86 ps ;
; out_port_from_the_seven_seg_pio[0]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[1]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[2]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[3]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[4]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[5]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[6]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[7]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[8]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[9]      ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[10]     ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[11]     ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[12]     ; Output   ; --            ; --            ; --                    ; --        ;
; out_port_from_the_seven_seg_pio[13]     ; Output   ; --            ; --            ; --                    ; --        ;
; clk_0                                   ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --        ;
; reset_n                                 ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --        ;
; in_port_to_the_button_pio[1]            ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; in_port_to_the_button_pio[0]            ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --        ;
; in_port_to_the_button_pio[3]            ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
; in_port_to_the_button_pio[2]            ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --        ;
+-----------------------------------------+----------+---------------+---------------+-----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; LCD_data_to_and_from_the_lcd_display[0]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[0]~22  ; 0                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[1]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[1]~5   ; 0                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[2]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[2]~79  ; 1                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[3]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~63  ; 0                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[4]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[4]~52  ; 1                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[5]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[5]~38  ; 0                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[6]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~109 ; 1                 ; 6       ;
; LCD_data_to_and_from_the_lcd_display[7]                                                     ;                   ;         ;
;      - cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[7]~94  ; 0                 ; 6       ;
; zs_dq_to_and_from_the_sdram_0[0]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[1]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[2]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[3]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[4]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[5]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[6]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[7]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[8]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[9]                                                            ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[10]                                                           ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[11]                                                           ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[12]                                                           ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[13]                                                           ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[14]                                                           ;                   ;         ;
; zs_dq_to_and_from_the_sdram_0[15]                                                           ;                   ;         ;
; clk_0                                                                                       ;                   ;         ;
; reset_n                                                                                     ;                   ;         ;
;      - reset_n_sources~0                                                                    ; 1                 ; 6       ;
; in_port_to_the_button_pio[1]                                                                ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[1]~0                                          ; 0                 ; 6       ;
;      - button_pio:the_button_pio|d1_data_in[1]~feeder                                       ; 0                 ; 6       ;
; in_port_to_the_button_pio[0]                                                                ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[0]~1                                          ; 0                 ; 6       ;
;      - button_pio:the_button_pio|d1_data_in[0]~feeder                                       ; 0                 ; 6       ;
; in_port_to_the_button_pio[3]                                                                ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[3]~2                                          ; 0                 ; 6       ;
;      - button_pio:the_button_pio|d1_data_in[3]                                              ; 0                 ; 6       ;
; in_port_to_the_button_pio[2]                                                                ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[2]~3                                          ; 1                 ; 6       ;
;      - button_pio:the_button_pio|d1_data_in[2]~feeder                                       ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~CLKDRUSER                                                                                                                                                                                     ; JTAG_X1_Y19_N0     ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                     ; JTAG_X1_Y19_N0     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                       ; JTAG_X1_Y19_N0     ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                       ; JTAG_X1_Y19_N0     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                    ; JTAG_X1_Y19_N0     ; 5       ; Async. clear, Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; button_pio:the_button_pio|always1~0                                                                                                                                                                                ; LCCOMB_X30_Y20_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_0                                                                                                                                                                                                              ; PIN_N2             ; 1690    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cpu_0:the_cpu_0|Add12~5                                                                                                                                                                                            ; LCCOMB_X38_Y28_N12 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|D_ic_fill_starting~1                                                                                                                                                                               ; LCCOMB_X33_Y20_N28 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|D_src1_hazard_M                                                                                                                                                                                    ; LCCOMB_X36_Y22_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|D_src2_hazard_M                                                                                                                                                                                    ; LCCOMB_X33_Y26_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|E_ctrl_logic                                                                                                                                                                                       ; LCFF_X40_Y22_N5    ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                            ; LCFF_X34_Y21_N17   ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|Equal185~0                                                                                                                                                                                         ; LCCOMB_X37_Y20_N22 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|Equal2~0                                                                                                                                                                                           ; LCCOMB_X40_Y21_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_alu_result[2]                                                                                                                                                                                    ; LCFF_X33_Y25_N27   ; 62      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_alu_result[31]~8                                                                                                                                                                                 ; LCCOMB_X35_Y27_N28 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_alu_result[3]                                                                                                                                                                                    ; LCFF_X34_Y29_N25   ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_ienable_reg_irq2~1                                                                                                                                                                               ; LCCOMB_X33_Y23_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_ld_align_sh8                                                                                                                                                                                     ; LCCOMB_X40_Y21_N22 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_mul_stall                                                                                                                                                                                        ; LCFF_X38_Y21_N31   ; 71      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_mul_stall_d3                                                                                                                                                                                     ; LCFF_X35_Y24_N23   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                        ; LCFF_X38_Y28_N17   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_status_reg_pie~2                                                                                                                                                                                 ; LCCOMB_X33_Y23_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|M_wr_dst_reg                                                                                                                                                                                       ; LCFF_X33_Y23_N17   ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|W_stall                                                                                                                                                                                            ; LCCOMB_X35_Y18_N28 ; 549     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir                    ; LCFF_X27_Y26_N19   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X27_Y23_N12 ; 14      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X27_Y26_N12 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X27_Y26_N26 ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X25_Y26_N4  ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; LCFF_X27_Y26_N9    ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]~18                      ; LCCOMB_X27_Y26_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]~34                      ; LCCOMB_X27_Y26_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[3]~13                       ; LCCOMB_X29_Y27_N20 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; LCCOMB_X27_Y26_N0  ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; LCCOMB_X27_Y26_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~2                                                                              ; LCCOMB_X27_Y23_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]~11                                                                                                        ; LCCOMB_X27_Y23_N28 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]~20                                                                                                       ; LCCOMB_X27_Y23_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                ; LCFF_X27_Y23_N15   ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|comb~2                                                                                                               ; LCCOMB_X27_Y23_N16 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                  ; LCCOMB_X25_Y26_N20 ; 944     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; cpu_0:the_cpu_0|i_readdatavalid_d1                                                                                                                                                                                 ; LCFF_X34_Y19_N29   ; 11      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|ic_fill_ap_offset[0]~0                                                                                                                                                                             ; LCCOMB_X34_Y19_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                             ; LCCOMB_X32_Y20_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|ic_fill_valid_bits_en                                                                                                                                                                              ; LCCOMB_X32_Y20_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                        ; LCCOMB_X33_Y19_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|ic_tag_wraddress[5]~5                                                                                                                                                                              ; LCCOMB_X33_Y19_N26 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu_0:the_cpu_0|ic_tag_wren                                                                                                                                                                                        ; LCCOMB_X31_Y20_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0_data_master_arbitrator:the_cpu_0_data_master|always3~0                                                                                                                                                       ; LCCOMB_X28_Y19_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|always2~0                                                                                                                                         ; LCCOMB_X33_Y18_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                ; LCCOMB_X27_Y24_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write~0                                                                                                                           ; LCCOMB_X29_Y27_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                          ; LCCOMB_X29_Y27_N2  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                        ; LCCOMB_X28_Y27_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                ; LCFF_X31_Y21_N19   ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|ien_AF~0                                                                                                                                                                               ; LCCOMB_X31_Y21_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                 ; LCCOMB_X27_Y18_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                 ; LCCOMB_X28_Y24_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                ; LCCOMB_X27_Y24_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|rvalid~0                                                                                                                                                                               ; LCCOMB_X27_Y21_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                               ; LCCOMB_X27_Y18_N0  ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; led_pio:the_led_pio|always0~1                                                                                                                                                                                      ; LCCOMB_X35_Y19_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_2                                                                                                                                                              ; LCFF_X25_Y16_N29   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|CJQJ5354:AJQA6937|LAFY5161[0]                                                                               ; LCFF_X24_Y20_N15   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_0                                                                                                  ; LCFF_X61_Y19_N19   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_1                                                                                                  ; LCFF_X61_Y19_N1    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_2                                                                                                  ; LCFF_X62_Y19_N3    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_3                                                                                                  ; LCFF_X62_Y19_N1    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_4                                                                                                  ; LCFF_X63_Y19_N3    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_5                                                                                                  ; LCFF_X63_Y19_N1    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_6                                                                                                  ; LCFF_X64_Y19_N3    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7                                                                                                  ; LCFF_X64_Y19_N1    ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|WCRO7487_0                                                                                                  ; LCCOMB_X24_Y20_N30 ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|\IAZL1155:12:LJMV0916_1                                                                                     ; LCCOMB_X61_Y19_N12 ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1                                                                                                                                         ; LCCOMB_X22_Y17_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502                                                                                                                                              ; LCCOMB_X27_Y29_N0  ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                             ; LCFF_X25_Y17_N25   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                             ; LCFF_X25_Y17_N17   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                             ; LCCOMB_X25_Y16_N28 ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; reset_n_sources~0                                                                                                                                                                                                  ; LCCOMB_X25_Y22_N16 ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sdram_0:the_sdram_0|Selector27~6                                                                                                                                                                                   ; LCCOMB_X35_Y14_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|Selector34~2                                                                                                                                                                                   ; LCCOMB_X37_Y15_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|WideOr16~0                                                                                                                                                                                     ; LCCOMB_X37_Y17_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|active_rnw~1                                                                                                                                                                                   ; LCCOMB_X36_Y14_N20 ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|always5~2                                                                                                                                                                                      ; LCCOMB_X36_Y16_N22 ; 18      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|f_select                                                                                                                                                                                       ; LCCOMB_X36_Y16_N28 ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|m_addr[3]~4                                                                                                                                                                                    ; LCCOMB_X35_Y15_N0  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|m_state.000000010                                                                                                                                                                              ; LCFF_X36_Y14_N5    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~2                                                                                                                        ; LCCOMB_X36_Y19_N22 ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~2                                                                                                                        ; LCCOMB_X36_Y19_N12 ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always0~0                                                                    ; LCCOMB_X40_Y16_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always10~0                                                                   ; LCCOMB_X40_Y15_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always12~0                                                                   ; LCCOMB_X41_Y15_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always15~0                                                                   ; LCCOMB_X41_Y15_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always1~0                                                                    ; LCCOMB_X40_Y15_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always2~0                                                                    ; LCCOMB_X40_Y16_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always4~0                                                                    ; LCCOMB_X40_Y16_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always6~0                                                                    ; LCCOMB_X40_Y15_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always8~0                                                                    ; LCCOMB_X40_Y15_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                               ; LCCOMB_X37_Y18_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~1                                                                                                                                                       ; LCCOMB_X36_Y18_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seven_seg_pio:the_seven_seg_pio|always0~0                                                                                                                                                                          ; LCCOMB_X30_Y20_N16 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                           ; LCFF_X30_Y30_N23   ; 78      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                   ; LCCOMB_X29_Y28_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~10                                                                                                                                                                                  ; LCCOMB_X29_Y28_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[3][0]~16                                                                                                                                                                                  ; LCCOMB_X29_Y28_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~22                                                                                                                                                                                    ; LCCOMB_X30_Y28_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                  ; LCFF_X30_Y29_N9    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~4                                                                                                                                                                                        ; LCCOMB_X30_Y29_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~5                                                                                                                                                                            ; LCCOMB_X30_Y28_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~22                                                                                                                                                                           ; LCCOMB_X30_Y28_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[3][0]~17                                                                                                                                                                           ; LCCOMB_X30_Y28_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~18                                                                                                                                                             ; LCCOMB_X32_Y29_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~18                                                                                                                                                        ; LCCOMB_X32_Y29_N14 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                        ; LCCOMB_X32_Y29_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; LCFF_X30_Y30_N1    ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                               ; LCFF_X30_Y30_N19   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; LCFF_X30_Y29_N17   ; 46      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; LCFF_X31_Y28_N25   ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                         ; LCCOMB_X30_Y30_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                               ; LCFF_X31_Y30_N9    ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; taj_lab1_reset_clk_0_domain_synch_module:taj_lab1_reset_clk_0_domain_synch|data_out                                                                                                                                ; LCFF_X25_Y26_N21   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; taj_lab1_reset_clk_0_domain_synch_module:taj_lab1_reset_clk_0_domain_synch|data_out                                                                                                                                ; LCFF_X25_Y26_N21   ; 470     ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; timer_0:the_timer_0|always0~0                                                                                                                                                                                      ; LCCOMB_X32_Y16_N20 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; timer_0:the_timer_0|always0~1                                                                                                                                                                                      ; LCCOMB_X32_Y16_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; timer_0:the_timer_0|control_wr_strobe                                                                                                                                                                              ; LCCOMB_X32_Y16_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; timer_0:the_timer_0|period_h_wr_strobe                                                                                                                                                                             ; LCCOMB_X30_Y17_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; timer_0:the_timer_0|period_l_wr_strobe                                                                                                                                                                             ; LCCOMB_X30_Y17_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; timer_0:the_timer_0|snap_strobe~0                                                                                                                                                                                  ; LCCOMB_X32_Y16_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                              ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~CLKDRUSER                                                                                    ; JTAG_X1_Y19_N0     ; 23      ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                      ; JTAG_X1_Y19_N0     ; 171     ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                   ; JTAG_X1_Y19_N0     ; 5       ; Global Clock         ; GCLK3            ; --                        ;
; clk_0                                                                                                             ; PIN_N2             ; 1690    ; Global Clock         ; GCLK2            ; --                        ;
; cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                 ; LCCOMB_X25_Y26_N20 ; 944     ; Global Clock         ; GCLK11           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7 ; LCFF_X64_Y19_N1    ; 20      ; Global Clock         ; GCLK4            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|WCRO7487_0 ; LCCOMB_X24_Y20_N30 ; 17      ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502                                             ; LCCOMB_X27_Y29_N0  ; 9       ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                            ; LCCOMB_X25_Y16_N28 ; 4       ; Global Clock         ; GCLK13           ; --                        ;
; reset_n_sources~0                                                                                                 ; LCCOMB_X25_Y22_N16 ; 2       ; Global Clock         ; GCLK5            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                          ; LCFF_X30_Y30_N23   ; 78      ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                               ; LCFF_X30_Y30_N1    ; 12      ; Global Clock         ; GCLK10           ; --                        ;
; taj_lab1_reset_clk_0_domain_synch_module:taj_lab1_reset_clk_0_domain_synch|data_out                               ; LCFF_X25_Y26_N21   ; 470     ; Global Clock         ; GCLK15           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu_0:the_cpu_0|W_stall                                                                                                                                                                                            ; 549     ;
; cpu_0:the_cpu_0|E_ctrl_src2_choose_imm                                                                                                                                                                             ; 87      ;
; cpu_0:the_cpu_0|M_mul_stall                                                                                                                                                                                        ; 71      ;
; cpu_0:the_cpu_0|E_src2_hazard_M                                                                                                                                                                                    ; 70      ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_requests_sdram_0_s1~0                                                                                                                                       ; 62      ;
; cpu_0:the_cpu_0|M_alu_result[2]                                                                                                                                                                                    ; 62      ;
; sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                                              ; 59      ;
; jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave                                                                                ; 54      ;
; cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0                                                                                                           ; 50      ;
; cpu_0:the_cpu_0|E_src1_hazard_M                                                                                                                                                                                    ; 49      ;
; cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~1                                                                                                                                                                          ; 48      ;
; cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0                                                                                                                                                                          ; 48      ;
; cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                            ; 47      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; 46      ;
; cpu_0:the_cpu_0|M_alu_result[4]                                                                                                                                                                                    ; 45      ;
; cpu_0:the_cpu_0|M_alu_result[3]                                                                                                                                                                                    ; 44      ;
; sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                           ; 42      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                     ; 41      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                     ; 41      ;
; sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~2                                                                                                                        ; 41      ;
; sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~2                                                                                                                        ; 41      ;
; sdram_0:the_sdram_0|active_rnw~1                                                                                                                                                                                   ; 41      ;
; cpu_0:the_cpu_0|ic_fill_line[5]                                                                                                                                                                                    ; 40      ;
; cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                     ; 40      ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_granted_sdram_0_s1~1                                                                                                                                        ; 39      ;
; cpu_0:the_cpu_0|D_iw[21]                                                                                                                                                                                           ; 38      ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; 38      ;
; cpu_0:the_cpu_0|F_kill~2                                                                                                                                                                                           ; 37      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                ; 36      ;
; cpu_0:the_cpu_0|D_iw[2]                                                                                                                                                                                            ; 36      ;
; cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq1~2                                                                                                                                                                    ; 36      ;
; cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[4]~0                                                                                                                                                                          ; 35      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                       ; 34      ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; cpu_0:the_cpu_0|E_logic_op[0]                                                                                                                                                                                      ; 34      ;
; cpu_0:the_cpu_0|E_logic_op[1]                                                                                                                                                                                      ; 34      ;
; cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                          ; 34      ;
; cpu_0:the_cpu_0|M_alu_result[10]                                                                                                                                                                                   ; 34      ;
; cpu_0:the_cpu_0|M_pipe_flush_waddr[7]~1                                                                                                                                                                            ; 33      ;
; cpu_0:the_cpu_0|M_pipe_flush_waddr[7]~0                                                                                                                                                                            ; 33      ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                          ; 33      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                       ; 32      ;
; timer_0:the_timer_0|always0~1                                                                                                                                                                                      ; 32      ;
; timer_0:the_timer_0|always0~0                                                                                                                                                                                      ; 32      ;
; timer_0:the_timer_0|snap_strobe~0                                                                                                                                                                                  ; 32      ;
; sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_read_data_valid_sdram_0_s1                                                                                                                           ; 32      ;
; cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                        ; 32      ;
; cpu_0:the_cpu_0|M_rot_rn[2]                                                                                                                                                                                        ; 32      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                               ; Location                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------------------------------------------------------------------------------+
; cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 8    ; None                              ; M4K_X13_Y23, M4K_X26_Y21, M4K_X26_Y27, M4K_X26_Y19, M4K_X13_Y25, M4K_X13_Y24, M4K_X26_Y26, M4K_X13_Y22 ;
; cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; cpu_0_ic_tag_ram.mif              ; M4K_X26_Y20                                                                                            ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_0_ociram_default_contents.mif ; M4K_X26_Y22, M4K_X26_Y23                                                                               ;
; cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_a.mif                ; M4K_X26_Y25                                                                                            ;
; cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jrf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_b.mif                ; M4K_X26_Y24                                                                                            ;
; jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M4K_X26_Y18                                                                                            ;
; jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M4K_X26_Y28                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 70                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 35                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 35                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 70                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                     ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X39_Y26_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X39_Y27_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 5,678 / 94,460 ( 6 % ) ;
; C16 interconnects          ; 169 / 3,315 ( 5 % )    ;
; C4 interconnects           ; 3,888 / 60,840 ( 6 % ) ;
; Direct links               ; 653 / 94,460 ( < 1 % ) ;
; Global clocks              ; 13 / 16 ( 81 % )       ;
; Local interconnects        ; 1,449 / 33,216 ( 4 % ) ;
; R24 interconnects          ; 113 / 3,091 ( 4 % )    ;
; R4 interconnects           ; 4,710 / 81,294 ( 6 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.85) ; Number of LABs  (Total = 239) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 9                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 8                             ;
; 6                                           ; 4                             ;
; 7                                           ; 4                             ;
; 8                                           ; 0                             ;
; 9                                           ; 6                             ;
; 10                                          ; 1                             ;
; 11                                          ; 0                             ;
; 12                                          ; 3                             ;
; 13                                          ; 3                             ;
; 14                                          ; 6                             ;
; 15                                          ; 12                            ;
; 16                                          ; 157                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.63) ; Number of LABs  (Total = 239) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 168                           ;
; 1 Clock                            ; 219                           ;
; 1 Clock enable                     ; 126                           ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 57                            ;
; 2 Async. clears                    ; 20                            ;
; 2 Clock enables                    ; 31                            ;
; 2 Clocks                           ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.25) ; Number of LABs  (Total = 239) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 13                            ;
; 3                                            ; 0                             ;
; 4                                            ; 6                             ;
; 5                                            ; 1                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 2                             ;
; 15                                           ; 0                             ;
; 16                                           ; 3                             ;
; 17                                           ; 3                             ;
; 18                                           ; 7                             ;
; 19                                           ; 8                             ;
; 20                                           ; 11                            ;
; 21                                           ; 11                            ;
; 22                                           ; 14                            ;
; 23                                           ; 13                            ;
; 24                                           ; 17                            ;
; 25                                           ; 18                            ;
; 26                                           ; 15                            ;
; 27                                           ; 25                            ;
; 28                                           ; 8                             ;
; 29                                           ; 8                             ;
; 30                                           ; 8                             ;
; 31                                           ; 3                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.81) ; Number of LABs  (Total = 239) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 23                            ;
; 2                                               ; 8                             ;
; 3                                               ; 4                             ;
; 4                                               ; 9                             ;
; 5                                               ; 13                            ;
; 6                                               ; 8                             ;
; 7                                               ; 13                            ;
; 8                                               ; 18                            ;
; 9                                               ; 22                            ;
; 10                                              ; 20                            ;
; 11                                              ; 14                            ;
; 12                                              ; 8                             ;
; 13                                              ; 13                            ;
; 14                                              ; 12                            ;
; 15                                              ; 11                            ;
; 16                                              ; 25                            ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 4                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 3                             ;
; 24                                              ; 3                             ;
; 25                                              ; 0                             ;
; 26                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.20) ; Number of LABs  (Total = 239) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 4                             ;
; 3                                            ; 10                            ;
; 4                                            ; 3                             ;
; 5                                            ; 5                             ;
; 6                                            ; 7                             ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 7                             ;
; 14                                           ; 4                             ;
; 15                                           ; 4                             ;
; 16                                           ; 10                            ;
; 17                                           ; 4                             ;
; 18                                           ; 5                             ;
; 19                                           ; 8                             ;
; 20                                           ; 8                             ;
; 21                                           ; 12                            ;
; 22                                           ; 3                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 11                            ;
; 26                                           ; 10                            ;
; 27                                           ; 10                            ;
; 28                                           ; 6                             ;
; 29                                           ; 10                            ;
; 30                                           ; 8                             ;
; 31                                           ; 25                            ;
; 32                                           ; 21                            ;
; 33                                           ; 6                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Feb 01 16:20:44 2016
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off taj_lab1 -c taj_lab1
Info: Selected device EP2C35F672C6 for design "taj_lab1"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C6 is compatible
    Info: Device EP2C70F672C6 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 74 pins of 76 total pins
    Info: Pin LCD_data_to_and_from_the_lcd_display[0] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[1] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[2] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[3] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[4] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[5] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[6] not assigned to an exact location on the device
    Info: Pin LCD_data_to_and_from_the_lcd_display[7] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[0] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[1] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[2] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[3] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[4] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[5] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[6] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[7] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[8] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[9] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[10] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[11] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[12] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[13] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[14] not assigned to an exact location on the device
    Info: Pin zs_dq_to_and_from_the_sdram_0[15] not assigned to an exact location on the device
    Info: Pin LCD_E_from_the_lcd_display not assigned to an exact location on the device
    Info: Pin LCD_RS_from_the_lcd_display not assigned to an exact location on the device
    Info: Pin LCD_RW_from_the_lcd_display not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[0] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[1] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[2] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[3] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[4] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[5] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[6] not assigned to an exact location on the device
    Info: Pin out_port_from_the_led_pio[7] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[0] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[1] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[2] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[3] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[4] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[5] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[6] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[7] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[8] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[9] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[10] not assigned to an exact location on the device
    Info: Pin zs_addr_from_the_sdram_0[11] not assigned to an exact location on the device
    Info: Pin zs_ba_from_the_sdram_0[0] not assigned to an exact location on the device
    Info: Pin zs_ba_from_the_sdram_0[1] not assigned to an exact location on the device
    Info: Pin zs_cas_n_from_the_sdram_0 not assigned to an exact location on the device
    Info: Pin zs_cke_from_the_sdram_0 not assigned to an exact location on the device
    Info: Pin zs_cs_n_from_the_sdram_0 not assigned to an exact location on the device
    Info: Pin zs_dqm_from_the_sdram_0[0] not assigned to an exact location on the device
    Info: Pin zs_dqm_from_the_sdram_0[1] not assigned to an exact location on the device
    Info: Pin zs_ras_n_from_the_sdram_0 not assigned to an exact location on the device
    Info: Pin zs_we_n_from_the_sdram_0 not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[0] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[1] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[2] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[3] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[4] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[5] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[6] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[7] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[8] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[9] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[10] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[11] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[12] not assigned to an exact location on the device
    Info: Pin out_port_from_the_seven_seg_pio[13] not assigned to an exact location on the device
    Info: Pin in_port_to_the_button_pio[1] not assigned to an exact location on the device
    Info: Pin in_port_to_the_button_pio[0] not assigned to an exact location on the device
    Info: Pin in_port_to_the_button_pio[3] not assigned to an exact location on the device
    Info: Pin in_port_to_the_button_pio[2] not assigned to an exact location on the device
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk_0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node altera_internal_jtag~CLKDRUSER 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7~0
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|WCRO7487_0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node altera_internal_jtag~UPDATEUSER 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502
Info: Automatically promoted node cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0
Info: Automatically promoted node taj_lab1_reset_clk_0_domain_synch_module:taj_lab1_reset_clk_0_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info: Destination node cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~0
        Info: Destination node sdram_0:the_sdram_0|active_rnw~1
        Info: Destination node sdram_0:the_sdram_0|active_cs_n~0
        Info: Destination node sdram_0:the_sdram_0|i_refs[0]
        Info: Destination node sdram_0:the_sdram_0|i_refs[2]
        Info: Destination node sdram_0:the_sdram_0|i_refs[1]
Info: Automatically promoted node sld_hub:auto_hub|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|clr_reg~_wirecell
Info: Automatically promoted node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0
        Info: Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1
        Info: Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reset_n_sources~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 68 registers into blocks of type I/O
    Extra Info: Packed 16 registers into blocks of type Embedded multiplier block
    Extra Info: Created 50 register duplicates
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 74 (unused VREF, 3.3V VCCIO, 4 input, 46 output, 24 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning: Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning: Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VS" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:05
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:04
Info: Estimated most critical path is register to register delay of 10.102 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y25; Fanout = 2; REG Node = 'cpu_0:the_cpu_0|M_ctrl_shift_rot'
    Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X36_Y25; Fanout = 48; COMB Node = 'cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0'
    Info: 3: + IC(0.751 ns) + CELL(0.275 ns) = 1.649 ns; Loc. = LAB_X33_Y25; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~12'
    Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 2.210 ns; Loc. = LAB_X33_Y25; Fanout = 10; COMB Node = 'cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~13'
    Info: 5: + IC(0.630 ns) + CELL(0.437 ns) = 3.277 ns; Loc. = LAB_X38_Y25; Fanout = 9; COMB Node = 'cpu_0:the_cpu_0|E_src1[2]~5'
    Info: 6: + IC(0.874 ns) + CELL(0.393 ns) = 4.544 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~5'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.615 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~7'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.686 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~9'
    Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.757 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~11'
    Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.828 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~13'
    Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.899 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~15'
    Info: 12: + IC(0.090 ns) + CELL(0.071 ns) = 5.060 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~17'
    Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.131 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~19'
    Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.202 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~21'
    Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.273 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~23'
    Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.344 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~25'
    Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.415 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~27'
    Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.486 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~29'
    Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.557 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~31'
    Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.628 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~33'
    Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.699 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~35'
    Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.770 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~37'
    Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.841 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~39'
    Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.912 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~41'
    Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.983 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~43'
    Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.054 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~45'
    Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.125 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~47'
    Info: 28: + IC(0.090 ns) + CELL(0.071 ns) = 6.286 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~49'
    Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.357 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~51'
    Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.428 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~53'
    Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.499 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~55'
    Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.570 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~57'
    Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.641 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~59'
    Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.712 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0|Add8~61'
    Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.783 ns; Loc. = LAB_X36_Y23; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0|Add8~63'
    Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 7.193 ns; Loc. = LAB_X36_Y23; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0|Add8~64'
    Info: 37: + IC(0.145 ns) + CELL(0.420 ns) = 7.758 ns; Loc. = LAB_X36_Y23; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0|E_arith_result[32]~2'
    Info: 38: + IC(0.415 ns) + CELL(0.150 ns) = 8.323 ns; Loc. = LAB_X36_Y23; Fanout = 3; COMB Node = 'cpu_0:the_cpu_0|E_br_result~0'
    Info: 39: + IC(0.290 ns) + CELL(0.275 ns) = 8.888 ns; Loc. = LAB_X36_Y23; Fanout = 4; COMB Node = 'cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4'
    Info: 40: + IC(0.290 ns) + CELL(0.275 ns) = 9.453 ns; Loc. = LAB_X36_Y23; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0|M_estatus_reg_pie_inst_nxt~1'
    Info: 41: + IC(0.415 ns) + CELL(0.150 ns) = 10.018 ns; Loc. = LAB_X36_Y23; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0|M_estatus_reg_pie_inst_nxt~2'
    Info: 42: + IC(0.000 ns) + CELL(0.084 ns) = 10.102 ns; Loc. = LAB_X36_Y23; Fanout = 3; REG Node = 'cpu_0:the_cpu_0|M_estatus_reg_pie'
    Info: Total cell delay = 5.349 ns ( 52.95 % )
    Info: Total interconnect delay = 4.753 ns ( 47.05 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources
    Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:05
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 70 output pins without output pin load capacitance assignment
    Info: Pin "LCD_data_to_and_from_the_lcd_display[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_E_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_ba_from_the_sdram_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_ba_from_the_sdram_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_cas_n_from_the_sdram_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_cke_from_the_sdram_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_cs_n_from_the_sdram_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dqm_from_the_sdram_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dqm_from_the_sdram_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_ras_n_from_the_sdram_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_we_n_from_the_sdram_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 432 warnings
    Info: Peak virtual memory: 264 megabytes
    Info: Processing ended: Mon Feb 01 16:21:08 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:24


