<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p150" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_150{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_150{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_150{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_150{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_150{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_150{left:188px;bottom:998px;letter-spacing:-0.14px;}
#t7_150{left:437px;bottom:998px;letter-spacing:-0.14px;}
#t8_150{left:530px;bottom:998px;letter-spacing:-0.11px;}
#t9_150{left:530px;bottom:981px;letter-spacing:-0.1px;}
#ta_150{left:81px;bottom:956px;letter-spacing:-0.17px;}
#tb_150{left:138px;bottom:956px;letter-spacing:-0.17px;}
#tc_150{left:188px;bottom:956px;letter-spacing:-0.14px;}
#td_150{left:437px;bottom:956px;letter-spacing:-0.14px;}
#te_150{left:530px;bottom:956px;letter-spacing:-0.11px;}
#tf_150{left:530px;bottom:940px;letter-spacing:-0.1px;}
#tg_150{left:81px;bottom:915px;letter-spacing:-0.17px;}
#th_150{left:138px;bottom:915px;letter-spacing:-0.17px;}
#ti_150{left:188px;bottom:915px;letter-spacing:-0.14px;}
#tj_150{left:437px;bottom:915px;letter-spacing:-0.14px;}
#tk_150{left:530px;bottom:915px;letter-spacing:-0.11px;}
#tl_150{left:530px;bottom:898px;letter-spacing:-0.1px;}
#tm_150{left:81px;bottom:874px;letter-spacing:-0.17px;}
#tn_150{left:138px;bottom:874px;letter-spacing:-0.17px;}
#to_150{left:188px;bottom:874px;letter-spacing:-0.14px;}
#tp_150{left:437px;bottom:874px;letter-spacing:-0.14px;}
#tq_150{left:530px;bottom:874px;letter-spacing:-0.11px;}
#tr_150{left:530px;bottom:857px;letter-spacing:-0.1px;}
#ts_150{left:81px;bottom:833px;letter-spacing:-0.17px;}
#tt_150{left:138px;bottom:833px;letter-spacing:-0.16px;}
#tu_150{left:188px;bottom:833px;letter-spacing:-0.14px;}
#tv_150{left:437px;bottom:833px;letter-spacing:-0.13px;}
#tw_150{left:530px;bottom:833px;letter-spacing:-0.11px;}
#tx_150{left:81px;bottom:808px;letter-spacing:-0.15px;}
#ty_150{left:138px;bottom:808px;letter-spacing:-0.15px;}
#tz_150{left:189px;bottom:808px;letter-spacing:-0.14px;}
#t10_150{left:437px;bottom:808px;letter-spacing:-0.15px;}
#t11_150{left:530px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_150{left:530px;bottom:791px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_150{left:81px;bottom:767px;letter-spacing:-0.17px;}
#t14_150{left:138px;bottom:767px;letter-spacing:-0.17px;}
#t15_150{left:188px;bottom:767px;letter-spacing:-0.14px;}
#t16_150{left:437px;bottom:767px;letter-spacing:-0.13px;}
#t17_150{left:530px;bottom:767px;letter-spacing:-0.12px;}
#t18_150{left:81px;bottom:742px;letter-spacing:-0.17px;}
#t19_150{left:138px;bottom:742px;letter-spacing:-0.17px;}
#t1a_150{left:188px;bottom:742px;letter-spacing:-0.14px;}
#t1b_150{left:437px;bottom:742px;letter-spacing:-0.13px;}
#t1c_150{left:530px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_150{left:81px;bottom:718px;letter-spacing:-0.17px;}
#t1e_150{left:138px;bottom:718px;letter-spacing:-0.17px;}
#t1f_150{left:188px;bottom:718px;letter-spacing:-0.15px;}
#t1g_150{left:437px;bottom:718px;letter-spacing:-0.14px;}
#t1h_150{left:530px;bottom:718px;letter-spacing:-0.12px;}
#t1i_150{left:81px;bottom:694px;letter-spacing:-0.17px;}
#t1j_150{left:138px;bottom:694px;letter-spacing:-0.16px;}
#t1k_150{left:188px;bottom:694px;letter-spacing:-0.13px;}
#t1l_150{left:437px;bottom:694px;letter-spacing:-0.13px;}
#t1m_150{left:530px;bottom:694px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_150{left:81px;bottom:669px;letter-spacing:-0.17px;}
#t1o_150{left:138px;bottom:669px;letter-spacing:-0.17px;}
#t1p_150{left:188px;bottom:669px;letter-spacing:-0.13px;}
#t1q_150{left:437px;bottom:669px;letter-spacing:-0.13px;}
#t1r_150{left:530px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_150{left:81px;bottom:645px;letter-spacing:-0.17px;}
#t1t_150{left:138px;bottom:645px;letter-spacing:-0.17px;}
#t1u_150{left:188px;bottom:645px;letter-spacing:-0.13px;}
#t1v_150{left:437px;bottom:645px;letter-spacing:-0.13px;}
#t1w_150{left:530px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_150{left:81px;bottom:620px;letter-spacing:-0.17px;}
#t1y_150{left:138px;bottom:620px;letter-spacing:-0.16px;}
#t1z_150{left:188px;bottom:620px;letter-spacing:-0.14px;}
#t20_150{left:437px;bottom:620px;letter-spacing:-0.13px;}
#t21_150{left:530px;bottom:620px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_150{left:81px;bottom:596px;letter-spacing:-0.17px;}
#t23_150{left:138px;bottom:596px;letter-spacing:-0.16px;}
#t24_150{left:188px;bottom:596px;letter-spacing:-0.13px;}
#t25_150{left:437px;bottom:596px;letter-spacing:-0.14px;}
#t26_150{left:530px;bottom:596px;letter-spacing:-0.11px;}
#t27_150{left:81px;bottom:571px;letter-spacing:-0.17px;}
#t28_150{left:138px;bottom:571px;letter-spacing:-0.16px;}
#t29_150{left:188px;bottom:571px;letter-spacing:-0.14px;}
#t2a_150{left:437px;bottom:571px;letter-spacing:-0.13px;}
#t2b_150{left:530px;bottom:571px;letter-spacing:-0.12px;}
#t2c_150{left:81px;bottom:547px;letter-spacing:-0.15px;}
#t2d_150{left:138px;bottom:547px;letter-spacing:-0.15px;}
#t2e_150{left:189px;bottom:547px;letter-spacing:-0.14px;}
#t2f_150{left:437px;bottom:547px;letter-spacing:-0.15px;}
#t2g_150{left:530px;bottom:547px;letter-spacing:-0.11px;}
#t2h_150{left:81px;bottom:522px;letter-spacing:-0.16px;}
#t2i_150{left:138px;bottom:522px;letter-spacing:-0.17px;}
#t2j_150{left:188px;bottom:522px;letter-spacing:-0.13px;}
#t2k_150{left:437px;bottom:522px;letter-spacing:-0.14px;}
#t2l_150{left:530px;bottom:522px;letter-spacing:-0.11px;}
#t2m_150{left:82px;bottom:498px;letter-spacing:-0.17px;}
#t2n_150{left:138px;bottom:498px;letter-spacing:-0.17px;}
#t2o_150{left:188px;bottom:498px;letter-spacing:-0.15px;}
#t2p_150{left:437px;bottom:498px;letter-spacing:-0.16px;}
#t2q_150{left:530px;bottom:498px;letter-spacing:-0.12px;}
#t2r_150{left:189px;bottom:474px;letter-spacing:-0.14px;}
#t2s_150{left:530px;bottom:474px;letter-spacing:-0.14px;}
#t2t_150{left:189px;bottom:449px;letter-spacing:-0.14px;}
#t2u_150{left:530px;bottom:449px;letter-spacing:-0.13px;}
#t2v_150{left:189px;bottom:425px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_150{left:530px;bottom:425px;letter-spacing:-0.14px;}
#t2x_150{left:81px;bottom:400px;letter-spacing:-0.17px;}
#t2y_150{left:138px;bottom:400px;letter-spacing:-0.16px;}
#t2z_150{left:189px;bottom:400px;letter-spacing:-0.15px;}
#t30_150{left:437px;bottom:400px;letter-spacing:-0.15px;}
#t31_150{left:530px;bottom:400px;letter-spacing:-0.11px;}
#t32_150{left:530px;bottom:379px;letter-spacing:-0.13px;}
#t33_150{left:189px;bottom:354px;letter-spacing:-0.14px;}
#t34_150{left:530px;bottom:354px;letter-spacing:-0.11px;}
#t35_150{left:530px;bottom:338px;letter-spacing:-0.13px;}
#t36_150{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t37_150{left:530px;bottom:313px;letter-spacing:-0.14px;}
#t38_150{left:81px;bottom:289px;letter-spacing:-0.17px;}
#t39_150{left:138px;bottom:289px;letter-spacing:-0.16px;}
#t3a_150{left:189px;bottom:289px;letter-spacing:-0.15px;}
#t3b_150{left:437px;bottom:289px;letter-spacing:-0.15px;}
#t3c_150{left:530px;bottom:289px;letter-spacing:-0.11px;}
#t3d_150{left:530px;bottom:267px;letter-spacing:-0.13px;}
#t3e_150{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t3f_150{left:530px;bottom:243px;letter-spacing:-0.11px;}
#t3g_150{left:530px;bottom:226px;letter-spacing:-0.13px;}
#t3h_150{left:189px;bottom:202px;letter-spacing:-0.14px;}
#t3i_150{left:530px;bottom:202px;letter-spacing:-0.14px;}
#t3j_150{left:81px;bottom:177px;letter-spacing:-0.17px;}
#t3k_150{left:138px;bottom:177px;letter-spacing:-0.16px;}
#t3l_150{left:189px;bottom:177px;letter-spacing:-0.15px;}
#t3m_150{left:437px;bottom:177px;letter-spacing:-0.15px;}
#t3n_150{left:530px;bottom:177px;letter-spacing:-0.11px;}
#t3o_150{left:530px;bottom:156px;letter-spacing:-0.13px;}
#t3p_150{left:189px;bottom:131px;letter-spacing:-0.14px;}
#t3q_150{left:530px;bottom:131px;letter-spacing:-0.11px;}
#t3r_150{left:530px;bottom:114px;letter-spacing:-0.13px;}
#t3s_150{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t3t_150{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3u_150{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3v_150{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3w_150{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3x_150{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t3y_150{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3z_150{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t40_150{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_150{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_150{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_150{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_150{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_150{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts150" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg150Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg150" style="-webkit-user-select: none;"><object width="935" height="1210" data="150/150.svg" type="image/svg+xml" id="pdf150" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_150" class="t s1_150">2-134 </span><span id="t2_150" class="t s1_150">Vol. 4 </span>
<span id="t3_150" class="t s2_150">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_150" class="t s3_150">824H </span><span id="t5_150" class="t s3_150">2084 </span><span id="t6_150" class="t s3_150">IA32_X2APIC_IRR4 </span><span id="t7_150" class="t s3_150">Core </span><span id="t8_150" class="t s3_150">x2APIC Interrupt Request register bits [159:128] </span>
<span id="t9_150" class="t s3_150">(R/O) </span>
<span id="ta_150" class="t s3_150">825H </span><span id="tb_150" class="t s3_150">2085 </span><span id="tc_150" class="t s3_150">IA32_X2APIC_IRR5 </span><span id="td_150" class="t s3_150">Core </span><span id="te_150" class="t s3_150">x2APIC Interrupt Request register bits [191:160] </span>
<span id="tf_150" class="t s3_150">(R/O) </span>
<span id="tg_150" class="t s3_150">826H </span><span id="th_150" class="t s3_150">2086 </span><span id="ti_150" class="t s3_150">IA32_X2APIC_IRR6 </span><span id="tj_150" class="t s3_150">Core </span><span id="tk_150" class="t s3_150">x2APIC Interrupt Request register bits [223:192] </span>
<span id="tl_150" class="t s3_150">(R/O) </span>
<span id="tm_150" class="t s3_150">827H </span><span id="tn_150" class="t s3_150">2087 </span><span id="to_150" class="t s3_150">IA32_X2APIC_IRR7 </span><span id="tp_150" class="t s3_150">Core </span><span id="tq_150" class="t s3_150">x2APIC Interrupt Request register bits [255:224] </span>
<span id="tr_150" class="t s3_150">(R/O) </span>
<span id="ts_150" class="t s3_150">828H </span><span id="tt_150" class="t s3_150">2088 </span><span id="tu_150" class="t s3_150">IA32_X2APIC_ESR </span><span id="tv_150" class="t s3_150">Core </span><span id="tw_150" class="t s3_150">x2APIC Error Status register (R/W) </span>
<span id="tx_150" class="t s3_150">82FH </span><span id="ty_150" class="t s3_150">2095 </span><span id="tz_150" class="t s3_150">IA32_X2APIC_LVT_CMCI </span><span id="t10_150" class="t s3_150">Core </span><span id="t11_150" class="t s3_150">x2APIC LVT Corrected Machine Check Interrupt </span>
<span id="t12_150" class="t s3_150">register (R/W) </span>
<span id="t13_150" class="t s3_150">830H </span><span id="t14_150" class="t s3_150">2096 </span><span id="t15_150" class="t s3_150">IA32_X2APIC_ICR </span><span id="t16_150" class="t s3_150">Core </span><span id="t17_150" class="t s3_150">x2APIC Interrupt Command register (R/W) </span>
<span id="t18_150" class="t s3_150">832H </span><span id="t19_150" class="t s3_150">2098 </span><span id="t1a_150" class="t s3_150">IA32_X2APIC_LVT_TIMER </span><span id="t1b_150" class="t s3_150">Core </span><span id="t1c_150" class="t s3_150">x2APIC LVT Timer Interrupt register (R/W) </span>
<span id="t1d_150" class="t s3_150">833H </span><span id="t1e_150" class="t s3_150">2099 </span><span id="t1f_150" class="t s3_150">IA32_X2APIC_LVT_THERMAL </span><span id="t1g_150" class="t s3_150">Core </span><span id="t1h_150" class="t s3_150">x2APIC LVT Thermal Sensor Interrupt register (R/W) </span>
<span id="t1i_150" class="t s3_150">834H </span><span id="t1j_150" class="t s3_150">2100 </span><span id="t1k_150" class="t s3_150">IA32_X2APIC_LVT_PMI </span><span id="t1l_150" class="t s3_150">Core </span><span id="t1m_150" class="t s3_150">x2APIC LVT Performance Monitor register (R/W) </span>
<span id="t1n_150" class="t s3_150">835H </span><span id="t1o_150" class="t s3_150">2101 </span><span id="t1p_150" class="t s3_150">IA32_X2APIC_LVT_LINT0 </span><span id="t1q_150" class="t s3_150">Core </span><span id="t1r_150" class="t s3_150">x2APIC LVT LINT0 register (R/W) </span>
<span id="t1s_150" class="t s3_150">836H </span><span id="t1t_150" class="t s3_150">2102 </span><span id="t1u_150" class="t s3_150">IA32_X2APIC_LVT_LINT1 </span><span id="t1v_150" class="t s3_150">Core </span><span id="t1w_150" class="t s3_150">x2APIC LVT LINT1 register (R/W) </span>
<span id="t1x_150" class="t s3_150">837H </span><span id="t1y_150" class="t s3_150">2103 </span><span id="t1z_150" class="t s3_150">IA32_X2APIC_LVT_ERROR </span><span id="t20_150" class="t s3_150">Core </span><span id="t21_150" class="t s3_150">x2APIC LVT Error register (R/W) </span>
<span id="t22_150" class="t s3_150">838H </span><span id="t23_150" class="t s3_150">2104 </span><span id="t24_150" class="t s3_150">IA32_X2APIC_INIT_COUNT </span><span id="t25_150" class="t s3_150">Core </span><span id="t26_150" class="t s3_150">x2APIC Initial Count register (R/W) </span>
<span id="t27_150" class="t s3_150">839H </span><span id="t28_150" class="t s3_150">2105 </span><span id="t29_150" class="t s3_150">IA32_X2APIC_CUR_COUNT </span><span id="t2a_150" class="t s3_150">Core </span><span id="t2b_150" class="t s3_150">x2APIC Current Count register (R/O) </span>
<span id="t2c_150" class="t s3_150">83EH </span><span id="t2d_150" class="t s3_150">2110 </span><span id="t2e_150" class="t s3_150">IA32_X2APIC_DIV_CONF </span><span id="t2f_150" class="t s3_150">Core </span><span id="t2g_150" class="t s3_150">x2APIC Divide Configuration register (R/W) </span>
<span id="t2h_150" class="t s3_150">83FH </span><span id="t2i_150" class="t s3_150">2111 </span><span id="t2j_150" class="t s3_150">IA32_X2APIC_SELF_IPI </span><span id="t2k_150" class="t s3_150">Core </span><span id="t2l_150" class="t s3_150">x2APIC Self IPI register (W/O) </span>
<span id="t2m_150" class="t s3_150">C8FH </span><span id="t2n_150" class="t s3_150">3215 </span><span id="t2o_150" class="t s3_150">IA32_PQR_ASSOC </span><span id="t2p_150" class="t s3_150">Core </span><span id="t2q_150" class="t s3_150">Resource Association Register (R/W) </span>
<span id="t2r_150" class="t s3_150">31:0 </span><span id="t2s_150" class="t s3_150">Reserved </span>
<span id="t2t_150" class="t s3_150">33:32 </span><span id="t2u_150" class="t s3_150">COS (R/W) </span>
<span id="t2v_150" class="t s3_150">63: 34 </span><span id="t2w_150" class="t s3_150">Reserved </span>
<span id="t2x_150" class="t s3_150">D10H </span><span id="t2y_150" class="t s3_150">3344 </span><span id="t2z_150" class="t s3_150">IA32_L2_QOS_MASK_0 </span><span id="t30_150" class="t s3_150">Module </span><span id="t31_150" class="t s3_150">L2 Class Of Service Mask - COS 0 (R/W) </span>
<span id="t32_150" class="t s3_150">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=0. </span>
<span id="t33_150" class="t s3_150">0:7 </span><span id="t34_150" class="t s3_150">CBM: Bit vector of available L2 ways for COS 0 </span>
<span id="t35_150" class="t s3_150">enforcement. </span>
<span id="t36_150" class="t s3_150">63:8 </span><span id="t37_150" class="t s3_150">Reserved </span>
<span id="t38_150" class="t s3_150">D11H </span><span id="t39_150" class="t s3_150">3345 </span><span id="t3a_150" class="t s3_150">IA32_L2_QOS_MASK_1 </span><span id="t3b_150" class="t s3_150">Module </span><span id="t3c_150" class="t s3_150">L2 Class Of Service Mask - COS 1 (R/W) </span>
<span id="t3d_150" class="t s3_150">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=1. </span>
<span id="t3e_150" class="t s3_150">0:7 </span><span id="t3f_150" class="t s3_150">CBM: Bit vector of available L2 ways for COS 0 </span>
<span id="t3g_150" class="t s3_150">enforcement. </span>
<span id="t3h_150" class="t s3_150">63:8 </span><span id="t3i_150" class="t s3_150">Reserved </span>
<span id="t3j_150" class="t s3_150">D12H </span><span id="t3k_150" class="t s3_150">3346 </span><span id="t3l_150" class="t s3_150">IA32_L2_QOS_MASK_2 </span><span id="t3m_150" class="t s3_150">Module </span><span id="t3n_150" class="t s3_150">L2 Class Of Service Mask - COS 2 (R/W) </span>
<span id="t3o_150" class="t s3_150">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=2. </span>
<span id="t3p_150" class="t s3_150">0:7 </span><span id="t3q_150" class="t s3_150">CBM: Bit vector of available L2 ways for COS 0 </span>
<span id="t3r_150" class="t s3_150">enforcement. </span>
<span id="t3s_150" class="t s4_150">Table 2-12. </span><span id="t3t_150" class="t s4_150">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t3u_150" class="t s5_150">Register </span>
<span id="t3v_150" class="t s5_150">Address </span><span id="t3w_150" class="t s5_150">Register Name / Bit Fields </span><span id="t3x_150" class="t s5_150">Scope </span><span id="t3y_150" class="t s5_150">Bit Description </span>
<span id="t3z_150" class="t s5_150">Hex </span><span id="t40_150" class="t s5_150">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
