Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dd429faf13654bdbaa58cc108d99a37b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] LED16_R is not declared [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/imports/new/top_sim.sv:41]
ERROR: [VRFC 10-2063] Module <mxtest_2> not found while processing module instance <U_MXTEST> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:48]
ERROR: [VRFC 10-2063] Module <manchester_tx> not found while processing module instance <U_TX> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:51]
ERROR: [VRFC 10-2063] Module <mx_rcvr> not found while processing module instance <U_RX> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:54]
ERROR: [VRFC 10-2063] Module <dispctl> not found while processing module instance <U_SEG_CTL> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:57]
ERROR: [VRFC 10-2063] Module <p_fifo> not found while processing module instance <U_FIFO> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:70]
ERROR: [VRFC 10-2063] Module <fifo_fsm> not found while processing module instance <U_FIFO_EXTRACTOR> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:77]
ERROR: [VRFC 10-2063] Module <transmitter> not found while processing module instance <U_UART_TX> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
