// Seed: 1010477307
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14
);
  assign id_8 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output uwire void id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri id_6
);
  xor primCall (id_1, id_4, id_0, id_6, id_8);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_1,
      id_4,
      id_5,
      id_5,
      id_5,
      id_3,
      id_0,
      id_0,
      id_6,
      id_3,
      id_2
  );
endmodule
