module d_latch_tb;

    reg D, en;
    wire Q;

    d_latch uut (.D(D), .en(en), .Q(Q));

    initial begin
        en = 0; D = 0; #10;
        en = 1; D = 1; #10;  
        D = 0;      #10;    
        en = 0; D = 1; #10;  
        $stop;
    end
      
      initial
        begin
          $dumpfile("wave.vcd");
          $dumpvars(0,d_latch_tb);    
    end
endmodule