{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664742108660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664742108660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 02 14:21:48 2022 " "Processing started: Sun Oct 02 14:21:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664742108660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742108660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TICTACTOE -c TICTACTOE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TICTACTOE -c TICTACTOE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742108660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664742108855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664742108855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoetest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoetest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToeTest " "Found entity 1: TicTacToeTest" {  } { { "TicTacToeTest.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/TicTacToeTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe " "Found entity 1: TicTacToe" {  } { { "TicTacToe.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/TicTacToe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_vga_Controller " "Found entity 1: test_vga_Controller" {  } { { "test_vga_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squareboxtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file squareboxtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareBoxTest " "Found entity 1: squareBoxTest" {  } { { "squareBoxTest.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/squareBoxTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarebox.sv 1 1 " "Found 1 design units, including 1 entities, in source file squarebox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareBox " "Found entity 1: squareBox" {  } { { "squareBox.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/squareBox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randommodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file randommodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomModule " "Found entity 1: randomModule" {  } { { "randomModule.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/randomModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positiontest.sv 1 1 " "Found 1 design units, including 1 entities, in source file positiontest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionTest " "Found entity 1: positionTest" {  } { { "positionTest.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/positionTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positionmachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file positionmachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionMachine " "Found entity 1: positionMachine" {  } { { "positionMachine.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/positionMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playgrill.sv 1 1 " "Found 1 design units, including 1 entities, in source file playgrill.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playGrill " "Found entity 1: playGrill" {  } { { "playGrill.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/playGrill.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playeriterator.sv 1 1 " "Found 1 design units, including 1 entities, in source file playeriterator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerIterator " "Found entity 1: playerIterator" {  } { { "playerIterator.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/playerIterator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/mux21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacomportamiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquinacomportamiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaComportamiento " "Found entity 1: MaquinaComportamiento" {  } { { "MaquinaComportamiento.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/MaquinaComportamiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkempty.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkempty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 checkEmpty " "Found entity 1: checkEmpty" {  } { { "checkEmpty.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/checkEmpty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcustom.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxcustom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxCustom " "Found entity 1: muxCustom" {  } { { "muxCustom.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/muxCustom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664742113954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742113954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664742113968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Controller.sv(39) " "Verilog HDL assignment warning at VGA_Controller.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664742113969 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Controller.sv(55) " "Verilog HDL assignment warning at VGA_Controller.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664742113969 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.sv(66) " "Verilog HDL assignment warning at VGA_Controller.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664742113969 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.sv(67) " "Verilog HDL assignment warning at VGA_Controller.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664742113969 "|VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_divider\"" {  } { { "VGA_Controller.sv" "clk_divider" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664742113969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[5\] VCC " "Pin \"Red\[5\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[7\] VCC " "Pin \"Red\[7\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[0\] VCC " "Pin \"Green\[0\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[1\] VCC " "Pin \"Green\[1\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[4\] VCC " "Pin \"Green\[4\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[6\] VCC " "Pin \"Green\[6\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[0\] VCC " "Pin \"Blue\[0\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[1\] VCC " "Pin \"Blue\[1\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[2\] VCC " "Pin \"Blue\[2\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[3\] VCC " "Pin \"Blue\[3\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[6\] VCC " "Pin \"Blue\[6\]\" is stuck at VCC" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664742114217 "|VGA_Controller|Blue[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664742114217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664742114261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664742114433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664742114433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664742114454 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664742114454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664742114454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664742114454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664742114465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 02 14:21:54 2022 " "Processing ended: Sun Oct 02 14:21:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664742114465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664742114465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664742114465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664742114465 ""}
