<stg><name>fir</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln18 = mul nsw i32 %x_read, 53

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln18 = mul nsw i32 %x_read, 53

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %0 ], [ %acc, %5 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln16 = sext i5 %i_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %6, label %2

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln17 = icmp eq i5 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln17, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln21 = add i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln21 = zext i5 %add_ln21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln21_1 = zext i32 %sext_ln16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="4">
<![CDATA[
:8  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="4">
<![CDATA[
:8  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
:9  %sext_ln22 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn = phi i32 [ %mul_ln18, %3 ], [ %mul_ln22, %4 ]

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc = add nsw i32 %p_pn, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i = add i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="57" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="58" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="x" to="x_read" fromId="57" toId="8">
</dataflow>
<dataflow id="63" from="x_read" to="mul_ln18" fromId="8" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="mul_ln18" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="y" to="specbitsmap_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="70" from="x" to="specbitsmap_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="74" from="fir_str" to="spectopmodule_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="x_read" to="mul_ln18" fromId="8" toId="13">
</dataflow>
<dataflow id="76" from="StgValue_64" to="mul_ln18" fromId="64" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="acc_0" fromId="77" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="br_ln16" to="acc_0" fromId="14" toId="15">
</dataflow>
<dataflow id="80" from="acc" to="acc_0" fromId="44" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="br_ln16" to="acc_0" fromId="46" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="83" from="StgValue_82" to="i_0" fromId="82" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="br_ln16" to="i_0" fromId="14" toId="16">
</dataflow>
<dataflow id="85" from="i" to="i_0" fromId="45" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln16" to="i_0" fromId="46" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="87" from="i_0" to="sext_ln16" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="i_0" to="tmp" fromId="16" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_91" to="tmp" fromId="91" toId="18">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_95" to="empty" fromId="95" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_95" to="empty" fromId="95" toId="19">
</dataflow>
<dataflow id="99" from="tmp" to="br_ln16" fromId="18" toId="20">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="100" toId="21">
</dataflow>
<dataflow id="103" from="p_str" to="specloopname_ln16" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="i_0" to="icmp_ln17" fromId="16" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln17" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="icmp_ln17" to="br_ln17" fromId="22" toId="23">
</dataflow>
<dataflow id="108" from="i_0" to="add_ln21" fromId="16" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_109" to="add_ln21" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="add_ln21" to="zext_ln21" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="shift_reg" to="shift_reg_addr" fromId="58" toId="26">
</dataflow>
<dataflow id="114" from="StgValue_113" to="shift_reg_addr" fromId="113" toId="26">
</dataflow>
<dataflow id="115" from="zext_ln21" to="shift_reg_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="116" from="shift_reg_addr" to="shift_reg_load" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="sext_ln16" to="zext_ln21_1" fromId="17" toId="28">
</dataflow>
<dataflow id="118" from="c1" to="c1_addr" fromId="59" toId="29">
</dataflow>
<dataflow id="119" from="StgValue_113" to="c1_addr" fromId="113" toId="29">
</dataflow>
<dataflow id="120" from="zext_ln21_1" to="c1_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="c1_addr" to="c1_load" fromId="29" toId="30">
</dataflow>
<dataflow id="122" from="x_read" to="store_ln19" fromId="8" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln19" fromId="123" toId="31">
</dataflow>
<dataflow id="126" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln25" fromId="125" toId="33">
</dataflow>
<dataflow id="127" from="y" to="write_ln25" fromId="56" toId="33">
</dataflow>
<dataflow id="128" from="acc_0" to="write_ln25" fromId="15" toId="33">
</dataflow>
<dataflow id="129" from="shift_reg_addr" to="shift_reg_load" fromId="26" toId="35">
</dataflow>
<dataflow id="130" from="shift_reg" to="shift_reg_addr_1" fromId="58" toId="36">
</dataflow>
<dataflow id="131" from="StgValue_113" to="shift_reg_addr_1" fromId="113" toId="36">
</dataflow>
<dataflow id="132" from="zext_ln21_1" to="shift_reg_addr_1" fromId="28" toId="36">
</dataflow>
<dataflow id="133" from="shift_reg_load" to="store_ln21" fromId="35" toId="37">
</dataflow>
<dataflow id="134" from="shift_reg_addr_1" to="store_ln21" fromId="36" toId="37">
</dataflow>
<dataflow id="135" from="c1_addr" to="c1_load" fromId="29" toId="38">
</dataflow>
<dataflow id="136" from="c1_load" to="sext_ln22" fromId="38" toId="39">
</dataflow>
<dataflow id="137" from="shift_reg_load" to="mul_ln22" fromId="35" toId="40">
</dataflow>
<dataflow id="138" from="sext_ln22" to="mul_ln22" fromId="39" toId="40">
</dataflow>
<dataflow id="139" from="shift_reg_load" to="mul_ln22" fromId="35" toId="41">
</dataflow>
<dataflow id="140" from="sext_ln22" to="mul_ln22" fromId="39" toId="41">
</dataflow>
<dataflow id="141" from="mul_ln18" to="p_pn" fromId="13" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="br_ln20" to="p_pn" fromId="32" toId="43">
</dataflow>
<dataflow id="143" from="mul_ln22" to="p_pn" fromId="41" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln0" to="p_pn" fromId="42" toId="43">
</dataflow>
<dataflow id="145" from="p_pn" to="acc" fromId="43" toId="44">
</dataflow>
<dataflow id="146" from="acc_0" to="acc" fromId="15" toId="44">
</dataflow>
<dataflow id="147" from="i_0" to="i" fromId="16" toId="45">
</dataflow>
<dataflow id="148" from="StgValue_109" to="i" fromId="109" toId="45">
</dataflow>
<dataflow id="149" from="tmp" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="150" from="icmp_ln17" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="151" from="icmp_ln17" to="StgValue_7" fromId="22" toId="7">
</dataflow>
</dataflows>


</stg>
