{"vcs1":{"timestamp_begin":1681589956.646418720, "rt":0.79, "ut":0.09, "st":0.21}}
{"vcselab":{"timestamp_begin":1681589957.475491466, "rt":0.80, "ut":0.20, "st":0.15}}
{"link":{"timestamp_begin":1681589958.300871204, "rt":0.64, "ut":0.05, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681589956.258396127}
{"VCS_COMP_START_TIME": 1681589956.258396127}
{"VCS_COMP_END_TIME": 1681589959.670108380}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337584}}
{"stitch_vcselab": {"peak_mem": 222620}}
