###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Thu Jun 12 10:21:24 2025
#  Design:            PE
#  Command:           optDesign -postRoute -hold -prefix POSTROUTE_HOLD2 -outDir /net/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/module/pe_no/apr/reports
###############################################################

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.189  | -0.189  |  0.096  | -0.055  |
|           TNS (ns):| -25.634 | -21.785 |  0.000  | -3.849  |
|    Violating Paths:|   346   |   220   |    0    |   126   |
|          All Paths:|  2374   |  1739   |    2    |   900   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.841%
Total number of glitch violations: 7
------------------------------------------------------------------
