{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 09:49:40 2022 " "Info: Processing started: Thu Jan 06 09:49:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music_test -c music_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music_test -c music_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music.v(39) " "Warning (10268): Verilog HDL information at music.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music.v(49) " "Warning (10268): Verilog HDL information at music.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mode mode music.v(24) " "Info (10281): Verilog HDL Declaration information at music.v(24): object \"Mode\" differs only in case from object \"mode\" in the same scope" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoPlay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoPlay.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoPlay " "Info: Found entity 1: autoPlay" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file table.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneTable " "Info: Found entity 1: toneTable" {  } { { "table.v" "" { Text "D:/shapaOuO/music/table.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toneOut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toneOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneOut " "Info: Found entity 1: toneOut" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Info: Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 music.v(40) " "Warning (10230): Verilog HDL assignment warning at music.v(40): truncated value with size 32 to match size of target (26)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(161) " "Warning (10230): Verilog HDL assignment warning at music.v(161): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(175) " "Warning (10230): Verilog HDL assignment warning at music.v(175): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(189) " "Warning (10230): Verilog HDL assignment warning at music.v(189): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(203) " "Warning (10230): Verilog HDL assignment warning at music.v(203): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(217) " "Warning (10230): Verilog HDL assignment warning at music.v(217): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(231) " "Warning (10230): Verilog HDL assignment warning at music.v(231): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(249) " "Warning (10230): Verilog HDL assignment warning at music.v(249): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(263) " "Warning (10230): Verilog HDL assignment warning at music.v(263): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(277) " "Warning (10230): Verilog HDL assignment warning at music.v(277): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(291) " "Warning (10230): Verilog HDL assignment warning at music.v(291): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(305) " "Warning (10230): Verilog HDL assignment warning at music.v(305): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(341) " "Warning (10230): Verilog HDL assignment warning at music.v(341): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(355) " "Warning (10230): Verilog HDL assignment warning at music.v(355): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(369) " "Warning (10230): Verilog HDL assignment warning at music.v(369): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(383) " "Warning (10230): Verilog HDL assignment warning at music.v(383): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(397) " "Warning (10230): Verilog HDL assignment warning at music.v(397): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(411) " "Warning (10230): Verilog HDL assignment warning at music.v(411): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(429) " "Warning (10230): Verilog HDL assignment warning at music.v(429): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(443) " "Warning (10230): Verilog HDL assignment warning at music.v(443): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(457) " "Warning (10230): Verilog HDL assignment warning at music.v(457): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(471) " "Warning (10230): Verilog HDL assignment warning at music.v(471): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(485) " "Warning (10230): Verilog HDL assignment warning at music.v(485): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(521) " "Warning (10230): Verilog HDL assignment warning at music.v(521): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(535) " "Warning (10230): Verilog HDL assignment warning at music.v(535): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(549) " "Warning (10230): Verilog HDL assignment warning at music.v(549): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(567) " "Warning (10230): Verilog HDL assignment warning at music.v(567): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(581) " "Warning (10230): Verilog HDL assignment warning at music.v(581): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(595) " "Warning (10230): Verilog HDL assignment warning at music.v(595): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(609) " "Warning (10230): Verilog HDL assignment warning at music.v(609): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(623) " "Warning (10230): Verilog HDL assignment warning at music.v(623): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(659) " "Warning (10230): Verilog HDL assignment warning at music.v(659): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(673) " "Warning (10230): Verilog HDL assignment warning at music.v(673): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(687) " "Warning (10230): Verilog HDL assignment warning at music.v(687): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(701) " "Warning (10230): Verilog HDL assignment warning at music.v(701): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(715) " "Warning (10230): Verilog HDL assignment warning at music.v(715): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_num music.v(49) " "Warning (10240): Verilog HDL Always Construct warning at music.v(49): inferring latch(es) for variable \"cnt_num\", which holds its previous value in one or more paths through the always construct" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 music.v(747) " "Warning (10230): Verilog HDL assignment warning at music.v(747): truncated value with size 32 to match size of target (2)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(750) " "Warning (10235): Verilog HDL Always Construct warning at music.v(750): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scoreTarget music.v(750) " "Warning (10235): Verilog HDL Always Construct warning at music.v(750): variable \"scoreTarget\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(761) " "Warning (10235): Verilog HDL Always Construct warning at music.v(761): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 761 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(764) " "Warning (10235): Verilog HDL Always Construct warning at music.v(764): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 764 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(767) " "Warning (10235): Verilog HDL Always Construct warning at music.v(767): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 767 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(770) " "Warning (10235): Verilog HDL Always Construct warning at music.v(770): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 770 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(773) " "Warning (10235): Verilog HDL Always Construct warning at music.v(773): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 773 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(776) " "Warning (10235): Verilog HDL Always Construct warning at music.v(776): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 776 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(779) " "Warning (10235): Verilog HDL Always Construct warning at music.v(779): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 779 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(782) " "Warning (10235): Verilog HDL Always Construct warning at music.v(782): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 782 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(785) " "Warning (10235): Verilog HDL Always Construct warning at music.v(785): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 785 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(788) " "Warning (10235): Verilog HDL Always Construct warning at music.v(788): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 788 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(791) " "Warning (10235): Verilog HDL Always Construct warning at music.v(791): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 791 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(794) " "Warning (10235): Verilog HDL Always Construct warning at music.v(794): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 794 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(797) " "Warning (10235): Verilog HDL Always Construct warning at music.v(797): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 797 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(800) " "Warning (10235): Verilog HDL Always Construct warning at music.v(800): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 800 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(803) " "Warning (10235): Verilog HDL Always Construct warning at music.v(803): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 803 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(806) " "Warning (10235): Verilog HDL Always Construct warning at music.v(806): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 806 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(809) " "Warning (10235): Verilog HDL Always Construct warning at music.v(809): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 809 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(812) " "Warning (10235): Verilog HDL Always Construct warning at music.v(812): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 812 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(815) " "Warning (10235): Verilog HDL Always Construct warning at music.v(815): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 815 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(818) " "Warning (10235): Verilog HDL Always Construct warning at music.v(818): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 818 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(821) " "Warning (10235): Verilog HDL Always Construct warning at music.v(821): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 821 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segoutLED music.v(749) " "Warning (10240): Verilog HDL Always Construct warning at music.v(749): inferring latch(es) for variable \"segoutLED\", which holds its previous value in one or more paths through the always construct" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 749 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[0\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[0\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[1\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[1\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[2\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[2\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[3\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[3\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[4\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[4\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[5\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[5\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[6\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[6\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[7\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[7\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[0\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[0\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[1\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[1\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[2\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[2\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[3\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[3\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[4\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[4\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[5\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[5\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[6\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[6\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[7\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[7\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[8\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[8\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[9\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[9\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[10\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[10\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[11\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[11\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[12\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[12\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[13\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[13\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[14\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[14\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[15\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[15\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[16\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[16\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[17\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[17\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[18\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[18\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[19\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[19\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[20\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[20\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[21\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[21\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[22\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[22\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[23\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[23\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[24\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[24\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[25\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[25\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoPlay autoPlay:play " "Info: Elaborating entity \"autoPlay\" for hierarchy \"autoPlay:play\"" {  } { { "music.v" "play" { Text "D:/shapaOuO/music/music.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 autoPlay.v(16) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(16): truncated value with size 32 to match size of target (17)" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 autoPlay.v(25) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(25): truncated value with size 32 to match size of target (5)" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(33) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(33): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneTable toneTable:toneOut " "Info: Elaborating entity \"toneTable\" for hierarchy \"toneTable:toneOut\"" {  } { { "music.v" "toneOut" { Text "D:/shapaOuO/music/music.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneOut toneOut:speeker " "Info: Elaborating entity \"toneOut\" for hierarchy \"toneOut:speeker\"" {  } { { "music.v" "speeker" { Text "D:/shapaOuO/music/music.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 toneOut.v(11) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(11): truncated value with size 32 to match size of target (5)" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 toneOut.v(24) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(24): truncated value with size 32 to match size of target (15)" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 speeker 13 15 " "Warning (12010): Port \"ordered port 1\" on the entity instantiation of \"speeker\" is connected to a signal of width 13. The formal width of the signal in the module is 15.  The extra bits will be driven by GND." {  } { { "music.v" "speeker" { Text "D:/shapaOuO/music/music.v" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 toneOut 13 15 " "Warning (12030): Port \"ordered port 1\" on the entity instantiation of \"toneOut\" is connected to a signal of width 13. The formal width of the signal in the module is 15.  The extra bits will be left dangling without any fan-out logic." {  } { { "music.v" "toneOut" { Text "D:/shapaOuO/music/music.v" 34 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[0\]\$latch " "Warning: Latch segoutLED\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA score\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[1\]\$latch " "Warning: Latch segoutLED\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA score\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[2\]\$latch " "Warning: Latch segoutLED\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[3\]\$latch " "Warning: Latch segoutLED\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[4\]\$latch " "Warning: Latch segoutLED\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[5\]\$latch " "Warning: Latch segoutLED\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA score\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[6\]\$latch " "Warning: Latch segoutLED\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE score\[4\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segoutLED\[7\] VCC " "Warning (13410): Pin \"segoutLED\[7\]\" is stuck at VCC" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2265 " "Info: Register \"mode~2265\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2266 " "Info: Register \"mode~2266\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2267 " "Info: Register \"mode~2267\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2268 " "Info: Register \"mode~2268\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~532 " "Info: Register \"Mode~532\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~533 " "Info: Register \"Mode~533\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "552 " "Info: Implemented 552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "525 " "Info: Implemented 525 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "music_test " "Warning: Ignored assignments for entity \"music_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity music_test -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity music_test -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity music_test -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity music_test -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shapaOuO/music/music_test.map.smsg " "Info: Generated suppressed messages file D:/shapaOuO/music/music_test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 09:49:44 2022 " "Info: Processing ended: Thu Jan 06 09:49:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 09:49:44 2022 " "Info: Processing started: Thu Jan 06 09:49:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off music_test -c music_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off music_test -c music_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "music_test EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"music_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk1 Global clock " "Info: Automatically promoted some destinations of signal \"clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "toneOut:speeker\|clk1 Global clock " "Info: Automatically promoted some destinations of signal \"toneOut:speeker\|clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "toneOut:speeker\|clk1 " "Info: Destination \"toneOut:speeker\|clk1\" may be non-global or may not use global clock" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 6 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 6 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "autoPlay:play\|jiepai Global clock " "Info: Automatically promoted some destinations of signal \"autoPlay:play\|jiepai\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "autoPlay:play\|jiepai " "Info: Destination \"autoPlay:play\|jiepai\" may be non-global or may not use global clock" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 5 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 5 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.028 ns register register " "Info: Estimated most critical path is register to register delay of 16.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autoPlay:play\|count\[3\] 1 REG LAB_X2_Y5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y5; Fanout = 13; REG Node = 'autoPlay:play\|count\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { autoPlay:play|count[3] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.200 ns) 1.834 ns autoPlay:play\|Ram0~2059 2 COMB LAB_X3_Y5 2 " "Info: 2: + IC(1.634 ns) + CELL(0.200 ns) = 1.834 ns; Loc. = LAB_X3_Y5; Fanout = 2; COMB Node = 'autoPlay:play\|Ram0~2059'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { autoPlay:play|count[3] autoPlay:play|Ram0~2059 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 3.017 ns autoPlay:play\|Ram0~2067 3 COMB LAB_X3_Y5 1 " "Info: 3: + IC(0.269 ns) + CELL(0.914 ns) = 3.017 ns; Loc. = LAB_X3_Y5; Fanout = 1; COMB Node = 'autoPlay:play\|Ram0~2067'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { autoPlay:play|Ram0~2059 autoPlay:play|Ram0~2067 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.740 ns) 4.276 ns autoPlay:play\|Ram0~2068 4 COMB LAB_X3_Y5 1 " "Info: 4: + IC(0.519 ns) + CELL(0.740 ns) = 4.276 ns; Loc. = LAB_X3_Y5; Fanout = 1; COMB Node = 'autoPlay:play\|Ram0~2068'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { autoPlay:play|Ram0~2067 autoPlay:play|Ram0~2068 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 5.459 ns autoPlay:play\|Ram0~2069 5 COMB LAB_X3_Y5 13 " "Info: 5: + IC(0.443 ns) + CELL(0.740 ns) = 5.459 ns; Loc. = LAB_X3_Y5; Fanout = 13; COMB Node = 'autoPlay:play\|Ram0~2069'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { autoPlay:play|Ram0~2068 autoPlay:play|Ram0~2069 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.511 ns) 7.701 ns toneTable:toneOut\|WideOr12~16 6 COMB LAB_X1_Y5 1 " "Info: 6: + IC(1.731 ns) + CELL(0.511 ns) = 7.701 ns; Loc. = LAB_X1_Y5; Fanout = 1; COMB Node = 'toneTable:toneOut\|WideOr12~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { autoPlay:play|Ram0~2069 toneTable:toneOut|WideOr12~16 } "NODE_NAME" } } { "table.v" "" { Text "D:/shapaOuO/music/table.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.511 ns) 9.988 ns toneOut:speeker\|Equal1~213 7 COMB LAB_X2_Y6 1 " "Info: 7: + IC(1.776 ns) + CELL(0.511 ns) = 9.988 ns; Loc. = LAB_X2_Y6; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { toneTable:toneOut|WideOr12~16 toneOut:speeker|Equal1~213 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 11.171 ns toneOut:speeker\|Equal1~217 8 COMB LAB_X2_Y6 2 " "Info: 8: + IC(0.269 ns) + CELL(0.914 ns) = 11.171 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'toneOut:speeker\|Equal1~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { toneOut:speeker|Equal1~213 toneOut:speeker|Equal1~217 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 12.354 ns toneOut:speeker\|Equal1~221 9 COMB LAB_X2_Y6 15 " "Info: 9: + IC(0.269 ns) + CELL(0.914 ns) = 12.354 ns; Loc. = LAB_X2_Y6; Fanout = 15; COMB Node = 'toneOut:speeker\|Equal1~221'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { toneOut:speeker|Equal1~217 toneOut:speeker|Equal1~221 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(1.760 ns) 16.028 ns toneOut:speeker\|i\[2\] 10 REG LAB_X1_Y4 4 " "Info: 10: + IC(1.914 ns) + CELL(1.760 ns) = 16.028 ns; Loc. = LAB_X1_Y4; Fanout = 4; REG Node = 'toneOut:speeker\|i\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { toneOut:speeker|Equal1~221 toneOut:speeker|i[2] } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.204 ns ( 44.95 % ) " "Info: Total cell delay = 7.204 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.824 ns ( 55.05 % ) " "Info: Total interconnect delay = 8.824 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.028 ns" { autoPlay:play|count[3] autoPlay:play|Ram0~2059 autoPlay:play|Ram0~2067 autoPlay:play|Ram0~2068 autoPlay:play|Ram0~2069 toneTable:toneOut|WideOr12~16 toneOut:speeker|Equal1~213 toneOut:speeker|Equal1~217 toneOut:speeker|Equal1~221 toneOut:speeker|i[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 1689 " "Info: 1 (of 1689) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Info: Average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segoutLED\[7\] VCC " "Info: Pin segoutLED\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segoutLED[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "segoutLED\[7\]" } } } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segoutLED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 09:49:46 2022 " "Info: Processing ended: Thu Jan 06 09:49:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 09:49:47 2022 " "Info: Processing started: Thu Jan 06 09:49:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off music_test -c music_test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off music_test -c music_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 09:49:47 2022 " "Info: Processing ended: Thu Jan 06 09:49:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 09:49:48 2022 " "Info: Processing started: Thu Jan 06 09:49:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off music_test -c music_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off music_test -c music_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[0\]\$latch " "Warning: Node \"segoutLED\[0\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[1\]\$latch " "Warning: Node \"segoutLED\[1\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[2\]\$latch " "Warning: Node \"segoutLED\[2\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[3\]\$latch " "Warning: Node \"segoutLED\[3\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[4\]\$latch " "Warning: Node \"segoutLED\[4\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[5\]\$latch " "Warning: Node \"segoutLED\[5\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segoutLED\[6\]\$latch " "Warning: Node \"segoutLED\[6\]\$latch\" is a latch" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "segoutLED\[7\]~15231 " "Info: Detected gated clock \"segoutLED\[7\]~15231\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "segoutLED\[7\]~15231" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "segoutLED\[7\]~15339 " "Info: Detected gated clock \"segoutLED\[7\]~15339\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "segoutLED\[7\]~15339" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "segoutLED\[5\]~457 " "Info: Detected gated clock \"segoutLED\[5\]~457\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "segoutLED\[5\]~457" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:play\|clk1 " "Info: Detected ripple clock \"autoPlay:play\|clk1\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:play\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:play\|jiepai " "Info: Detected ripple clock \"autoPlay:play\|jiepai\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:play\|jiepai" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scanoutLED\[1\]~reg0 " "Info: Detected ripple clock \"scanoutLED\[1\]~reg0\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "scanoutLED\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "score\[3\] " "Info: Detected ripple clock \"score\[3\]\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "score\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "score\[1\] " "Info: Detected ripple clock \"score\[1\]\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "score\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "score\[2\] " "Info: Detected ripple clock \"score\[2\]\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "score\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "score\[0\] " "Info: Detected ripple clock \"score\[0\]\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "score\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt_scan\[15\] " "Info: Detected ripple clock \"cnt_scan\[15\]\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 39 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt_scan\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "score\[4\] " "Info: Detected ripple clock \"score\[4\]\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "score\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "LessThan0~88 " "Info: Detected gated clock \"LessThan0~88\" as buffer" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 750 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "toneOut:speeker\|clk1 " "Info: Detected ripple clock \"toneOut:speeker\|clk1\" as buffer" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "toneOut:speeker\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register autoPlay:play\|count\[2\] register toneOut:speeker\|i\[2\] 43.27 MHz 23.11 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.27 MHz between source register \"autoPlay:play\|count\[2\]\" and destination register \"toneOut:speeker\|i\[2\]\" (period= 23.11 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.055 ns + Longest register register " "Info: + Longest register to register delay is 19.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autoPlay:play\|count\[2\] 1 REG LC_X3_Y5_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N2; Fanout = 7; REG Node = 'autoPlay:play\|count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { autoPlay:play|count[2] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.914 ns) 2.262 ns autoPlay:play\|Ram0~2059 2 COMB LC_X3_Y5_N9 2 " "Info: 2: + IC(1.348 ns) + CELL(0.914 ns) = 2.262 ns; Loc. = LC_X3_Y5_N9; Fanout = 2; COMB Node = 'autoPlay:play\|Ram0~2059'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { autoPlay:play|count[2] autoPlay:play|Ram0~2059 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.200 ns) 4.333 ns autoPlay:play\|Ram0~2067 3 COMB LC_X3_Y5_N1 1 " "Info: 3: + IC(1.871 ns) + CELL(0.200 ns) = 4.333 ns; Loc. = LC_X3_Y5_N1; Fanout = 1; COMB Node = 'autoPlay:play\|Ram0~2067'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { autoPlay:play|Ram0~2059 autoPlay:play|Ram0~2067 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.200 ns) 5.268 ns autoPlay:play\|Ram0~2068 4 COMB LC_X3_Y5_N7 1 " "Info: 4: + IC(0.735 ns) + CELL(0.200 ns) = 5.268 ns; Loc. = LC_X3_Y5_N7; Fanout = 1; COMB Node = 'autoPlay:play\|Ram0~2068'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { autoPlay:play|Ram0~2067 autoPlay:play|Ram0~2068 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.511 ns) 6.585 ns autoPlay:play\|Ram0~2069 5 COMB LC_X3_Y5_N4 13 " "Info: 5: + IC(0.806 ns) + CELL(0.511 ns) = 6.585 ns; Loc. = LC_X3_Y5_N4; Fanout = 13; COMB Node = 'autoPlay:play\|Ram0~2069'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { autoPlay:play|Ram0~2068 autoPlay:play|Ram0~2069 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.960 ns) + CELL(0.914 ns) 10.459 ns toneTable:toneOut\|WideOr12~16 6 COMB LC_X1_Y5_N8 1 " "Info: 6: + IC(2.960 ns) + CELL(0.914 ns) = 10.459 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; COMB Node = 'toneTable:toneOut\|WideOr12~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.874 ns" { autoPlay:play|Ram0~2069 toneTable:toneOut|WideOr12~16 } "NODE_NAME" } } { "table.v" "" { Text "D:/shapaOuO/music/table.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.992 ns) + CELL(0.511 ns) 13.962 ns toneOut:speeker\|Equal1~213 7 COMB LC_X2_Y6_N0 1 " "Info: 7: + IC(2.992 ns) + CELL(0.511 ns) = 13.962 ns; Loc. = LC_X2_Y6_N0; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.503 ns" { toneTable:toneOut|WideOr12~16 toneOut:speeker|Equal1~213 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.467 ns toneOut:speeker\|Equal1~217 8 COMB LC_X2_Y6_N1 2 " "Info: 8: + IC(0.305 ns) + CELL(0.200 ns) = 14.467 ns; Loc. = LC_X2_Y6_N1; Fanout = 2; COMB Node = 'toneOut:speeker\|Equal1~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { toneOut:speeker|Equal1~213 toneOut:speeker|Equal1~217 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.972 ns toneOut:speeker\|Equal1~221 9 COMB LC_X2_Y6_N2 15 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 14.972 ns; Loc. = LC_X2_Y6_N2; Fanout = 15; COMB Node = 'toneOut:speeker\|Equal1~221'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { toneOut:speeker|Equal1~217 toneOut:speeker|Equal1~221 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(1.760 ns) 19.055 ns toneOut:speeker\|i\[2\] 10 REG LC_X1_Y4_N5 4 " "Info: 10: + IC(2.323 ns) + CELL(1.760 ns) = 19.055 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'toneOut:speeker\|i\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.083 ns" { toneOut:speeker|Equal1~221 toneOut:speeker|i[2] } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.410 ns ( 28.39 % ) " "Info: Total cell delay = 5.410 ns ( 28.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.645 ns ( 71.61 % ) " "Info: Total interconnect delay = 13.645 ns ( 71.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.055 ns" { autoPlay:play|count[2] autoPlay:play|Ram0~2059 autoPlay:play|Ram0~2067 autoPlay:play|Ram0~2068 autoPlay:play|Ram0~2069 toneTable:toneOut|WideOr12~16 toneOut:speeker|Equal1~213 toneOut:speeker|Equal1~217 toneOut:speeker|Equal1~221 toneOut:speeker|i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.055 ns" { autoPlay:play|count[2] {} autoPlay:play|Ram0~2059 {} autoPlay:play|Ram0~2067 {} autoPlay:play|Ram0~2068 {} autoPlay:play|Ram0~2069 {} toneTable:toneOut|WideOr12~16 {} toneOut:speeker|Equal1~213 {} toneOut:speeker|Equal1~217 {} toneOut:speeker|Equal1~221 {} toneOut:speeker|i[2] {} } { 0.000ns 1.348ns 1.871ns 0.735ns 0.806ns 2.960ns 2.992ns 0.305ns 0.305ns 2.323ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.914ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.346 ns - Smallest " "Info: - Smallest clock skew is -3.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns toneOut:speeker\|clk1 2 REG LC_X10_Y3_N4 17 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N4; Fanout = 17; REG Node = 'toneOut:speeker\|clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk toneOut:speeker|clk1 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns toneOut:speeker\|i\[2\] 3 REG LC_X1_Y4_N5 4 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'toneOut:speeker\|i\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} toneOut:speeker|clk1 {} toneOut:speeker|i[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.188 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns autoPlay:play\|clk1 2 REG LC_X11_Y2_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y2_N1; Fanout = 7; REG Node = 'autoPlay:play\|clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk autoPlay:play|clk1 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(1.294 ns) 6.228 ns autoPlay:play\|jiepai 3 REG LC_X11_Y2_N7 9 " "Info: 3: + IC(0.877 ns) + CELL(1.294 ns) = 6.228 ns; Loc. = LC_X11_Y2_N7; Fanout = 9; REG Node = 'autoPlay:play\|jiepai'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { autoPlay:play|clk1 autoPlay:play|jiepai } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.042 ns) + CELL(0.918 ns) 11.188 ns autoPlay:play\|count\[2\] 4 REG LC_X3_Y5_N2 7 " "Info: 4: + IC(4.042 ns) + CELL(0.918 ns) = 11.188 ns; Loc. = LC_X3_Y5_N2; Fanout = 7; REG Node = 'autoPlay:play\|count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { autoPlay:play|jiepai autoPlay:play|count[2] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 41.73 % ) " "Info: Total cell delay = 4.669 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.519 ns ( 58.27 % ) " "Info: Total interconnect delay = 6.519 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.188 ns" { clk autoPlay:play|clk1 autoPlay:play|jiepai autoPlay:play|count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.188 ns" { clk {} clk~combout {} autoPlay:play|clk1 {} autoPlay:play|jiepai {} autoPlay:play|count[2] {} } { 0.000ns 0.000ns 1.600ns 0.877ns 4.042ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} toneOut:speeker|clk1 {} toneOut:speeker|i[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.188 ns" { clk autoPlay:play|clk1 autoPlay:play|jiepai autoPlay:play|count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.188 ns" { clk {} clk~combout {} autoPlay:play|clk1 {} autoPlay:play|jiepai {} autoPlay:play|count[2] {} } { 0.000ns 0.000ns 1.600ns 0.877ns 4.042ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.055 ns" { autoPlay:play|count[2] autoPlay:play|Ram0~2059 autoPlay:play|Ram0~2067 autoPlay:play|Ram0~2068 autoPlay:play|Ram0~2069 toneTable:toneOut|WideOr12~16 toneOut:speeker|Equal1~213 toneOut:speeker|Equal1~217 toneOut:speeker|Equal1~221 toneOut:speeker|i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.055 ns" { autoPlay:play|count[2] {} autoPlay:play|Ram0~2059 {} autoPlay:play|Ram0~2067 {} autoPlay:play|Ram0~2068 {} autoPlay:play|Ram0~2069 {} toneTable:toneOut|WideOr12~16 {} toneOut:speeker|Equal1~213 {} toneOut:speeker|Equal1~217 {} toneOut:speeker|Equal1~221 {} toneOut:speeker|i[2] {} } { 0.000ns 1.348ns 1.871ns 0.735ns 0.806ns 2.960ns 2.992ns 0.305ns 0.305ns 2.323ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.914ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} toneOut:speeker|clk1 {} toneOut:speeker|i[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.188 ns" { clk autoPlay:play|clk1 autoPlay:play|jiepai autoPlay:play|count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.188 ns" { clk {} clk~combout {} autoPlay:play|clk1 {} autoPlay:play|jiepai {} autoPlay:play|count[2] {} } { 0.000ns 0.000ns 1.600ns 0.877ns 4.042ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "scanoutLED\[1\]~reg0 segoutLED\[2\]\$latch clk 3.866 ns " "Info: Found hold time violation between source  pin or register \"scanoutLED\[1\]~reg0\" and destination pin or register \"segoutLED\[2\]\$latch\" for clock \"clk\" (Hold time is 3.866 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.833 ns + Largest " "Info: + Largest clock skew is 7.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.727 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 57 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 57; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns score\[0\] 3 REG LC_X5_Y7_N5 20 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X5_Y7_N5; Fanout = 20; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { clk1 score[0] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.914 ns) 10.093 ns segoutLED\[7\]~15231 4 COMB LC_X5_Y7_N3 1 " "Info: 4: + IC(0.961 ns) + CELL(0.914 ns) = 10.093 ns; Loc. = LC_X5_Y7_N3; Fanout = 1; COMB Node = 'segoutLED\[7\]~15231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { score[0] segoutLED[7]~15231 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.598 ns segoutLED\[7\]~15339 5 COMB LC_X5_Y7_N4 2 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 10.598 ns; Loc. = LC_X5_Y7_N4; Fanout = 2; COMB Node = 'segoutLED\[7\]~15339'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { segoutLED[7]~15231 segoutLED[7]~15339 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.740 ns) 12.456 ns segoutLED\[5\]~457 6 COMB LC_X6_Y7_N5 6 " "Info: 6: + IC(1.118 ns) + CELL(0.740 ns) = 12.456 ns; Loc. = LC_X6_Y7_N5; Fanout = 6; COMB Node = 'segoutLED\[5\]~457'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { segoutLED[7]~15339 segoutLED[5]~457 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 13.727 ns segoutLED\[2\]\$latch 7 REG LC_X6_Y7_N3 1 " "Info: 7: + IC(0.760 ns) + CELL(0.511 ns) = 13.727 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; REG Node = 'segoutLED\[2\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { segoutLED[5]~457 segoutLED[2]$latch } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.116 ns ( 44.55 % ) " "Info: Total cell delay = 6.116 ns ( 44.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.611 ns ( 55.45 % ) " "Info: Total interconnect delay = 7.611 ns ( 55.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.727 ns" { clk clk1 score[0] segoutLED[7]~15231 segoutLED[7]~15339 segoutLED[5]~457 segoutLED[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.727 ns" { clk {} clk~combout {} clk1 {} score[0] {} segoutLED[7]~15231 {} segoutLED[7]~15339 {} segoutLED[5]~457 {} segoutLED[2]$latch {} } { 0.000ns 0.000ns 1.600ns 2.867ns 0.961ns 0.305ns 1.118ns 0.760ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.894 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cnt_scan\[15\] 2 REG LC_X7_Y4_N0 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X7_Y4_N0; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk cnt_scan[15] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.918 ns) 5.894 ns scanoutLED\[1\]~reg0 3 REG LC_X7_Y4_N2 14 " "Info: 3: + IC(0.919 ns) + CELL(0.918 ns) = 5.894 ns; Loc. = LC_X7_Y4_N2; Fanout = 14; REG Node = 'scanoutLED\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { cnt_scan[15] scanoutLED[1]~reg0 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 57.26 % ) " "Info: Total cell delay = 3.375 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.519 ns ( 42.74 % ) " "Info: Total interconnect delay = 2.519 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { clk cnt_scan[15] scanoutLED[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.894 ns" { clk {} clk~combout {} cnt_scan[15] {} scanoutLED[1]~reg0 {} } { 0.000ns 0.000ns 1.600ns 0.919ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.727 ns" { clk clk1 score[0] segoutLED[7]~15231 segoutLED[7]~15339 segoutLED[5]~457 segoutLED[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.727 ns" { clk {} clk~combout {} clk1 {} score[0] {} segoutLED[7]~15231 {} segoutLED[7]~15339 {} segoutLED[5]~457 {} segoutLED[2]$latch {} } { 0.000ns 0.000ns 1.600ns 2.867ns 0.961ns 0.305ns 1.118ns 0.760ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { clk cnt_scan[15] scanoutLED[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.894 ns" { clk {} clk~combout {} cnt_scan[15] {} scanoutLED[1]~reg0 {} } { 0.000ns 0.000ns 1.600ns 0.919ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.591 ns - Shortest register register " "Info: - Shortest register to register delay is 3.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scanoutLED\[1\]~reg0 1 REG LC_X7_Y4_N2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N2; Fanout = 14; REG Node = 'scanoutLED\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scanoutLED[1]~reg0 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.740 ns) 3.086 ns segoutLED\[2\]~15337 2 COMB LC_X6_Y7_N2 1 " "Info: 2: + IC(2.346 ns) + CELL(0.740 ns) = 3.086 ns; Loc. = LC_X6_Y7_N2; Fanout = 1; COMB Node = 'segoutLED\[2\]~15337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { scanoutLED[1]~reg0 segoutLED[2]~15337 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.591 ns segoutLED\[2\]\$latch 3 REG LC_X6_Y7_N3 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.591 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; REG Node = 'segoutLED\[2\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { segoutLED[2]~15337 segoutLED[2]$latch } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.940 ns ( 26.18 % ) " "Info: Total cell delay = 0.940 ns ( 26.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.651 ns ( 73.82 % ) " "Info: Total interconnect delay = 2.651 ns ( 73.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { scanoutLED[1]~reg0 segoutLED[2]~15337 segoutLED[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.591 ns" { scanoutLED[1]~reg0 {} segoutLED[2]~15337 {} segoutLED[2]$latch {} } { 0.000ns 2.346ns 0.305ns } { 0.000ns 0.740ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.727 ns" { clk clk1 score[0] segoutLED[7]~15231 segoutLED[7]~15339 segoutLED[5]~457 segoutLED[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.727 ns" { clk {} clk~combout {} clk1 {} score[0] {} segoutLED[7]~15231 {} segoutLED[7]~15339 {} segoutLED[5]~457 {} segoutLED[2]$latch {} } { 0.000ns 0.000ns 1.600ns 2.867ns 0.961ns 0.305ns 1.118ns 0.760ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { clk cnt_scan[15] scanoutLED[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.894 ns" { clk {} clk~combout {} cnt_scan[15] {} scanoutLED[1]~reg0 {} } { 0.000ns 0.000ns 1.600ns 0.919ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { scanoutLED[1]~reg0 segoutLED[2]~15337 segoutLED[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.591 ns" { scanoutLED[1]~reg0 {} segoutLED[2]~15337 {} segoutLED[2]$latch {} } { 0.000ns 2.346ns 0.305ns } { 0.000ns 0.740ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "score\[4\] center clk 3.441 ns register " "Info: tsu for register \"score\[4\]\" (data pin = \"center\", clock pin = \"clk\") is 3.441 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.950 ns + Longest pin register " "Info: + Longest pin to register delay is 10.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns center 1 PIN PIN_60 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 3; PIN Node = 'center'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { center } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(0.511 ns) 3.942 ns score\[2\]~4538 2 COMB LC_X9_Y5_N2 1 " "Info: 2: + IC(2.299 ns) + CELL(0.511 ns) = 3.942 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'score\[2\]~4538'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { center score[2]~4538 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.740 ns) 5.403 ns score\[2\]~4540 3 COMB LC_X9_Y5_N7 1 " "Info: 3: + IC(0.721 ns) + CELL(0.740 ns) = 5.403 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'score\[2\]~4540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { score[2]~4538 score[2]~4540 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.908 ns score\[2\]~4541 4 COMB LC_X9_Y5_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.908 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'score\[2\]~4541'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { score[2]~4540 score[2]~4541 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 6.842 ns score\[4\]~4546 5 COMB LC_X9_Y5_N0 1 " "Info: 5: + IC(0.734 ns) + CELL(0.200 ns) = 6.842 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'score\[4\]~4546'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { score[2]~4541 score[4]~4546 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.347 ns score\[4\]~4547 6 COMB LC_X9_Y5_N1 5 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 7.347 ns; Loc. = LC_X9_Y5_N1; Fanout = 5; COMB Node = 'score\[4\]~4547'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { score[4]~4546 score[4]~4547 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(1.243 ns) 10.950 ns score\[4\] 7 REG LC_X5_Y7_N9 26 " "Info: 7: + IC(2.360 ns) + CELL(1.243 ns) = 10.950 ns; Loc. = LC_X5_Y7_N9; Fanout = 26; REG Node = 'score\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { score[4]~4547 score[4] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.226 ns ( 38.59 % ) " "Info: Total cell delay = 4.226 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.724 ns ( 61.41 % ) " "Info: Total interconnect delay = 6.724 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.950 ns" { center score[2]~4538 score[2]~4540 score[2]~4541 score[4]~4546 score[4]~4547 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.950 ns" { center {} center~combout {} score[2]~4538 {} score[2]~4540 {} score[2]~4541 {} score[4]~4546 {} score[4]~4547 {} score[4] {} } { 0.000ns 0.000ns 2.299ns 0.721ns 0.305ns 0.734ns 0.305ns 2.360ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 57 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 57; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns score\[4\] 3 REG LC_X5_Y7_N9 26 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X5_Y7_N9; Fanout = 26; REG Node = 'score\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 score[4] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.950 ns" { center score[2]~4538 score[2]~4540 score[2]~4541 score[4]~4546 score[4]~4547 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.950 ns" { center {} center~combout {} score[2]~4538 {} score[2]~4540 {} score[2]~4541 {} score[4]~4546 {} score[4]~4547 {} score[4] {} } { 0.000ns 0.000ns 2.299ns 0.721ns 0.305ns 0.734ns 0.305ns 2.360ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segoutLED\[1\] segoutLED\[1\]\$latch 18.748 ns register " "Info: tco from clock \"clk\" to destination pin \"segoutLED\[1\]\" through register \"segoutLED\[1\]\$latch\" is 18.748 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.562 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 57 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 57; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns score\[0\] 3 REG LC_X5_Y7_N5 20 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X5_Y7_N5; Fanout = 20; REG Node = 'score\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { clk1 score[0] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.914 ns) 10.093 ns segoutLED\[7\]~15231 4 COMB LC_X5_Y7_N3 1 " "Info: 4: + IC(0.961 ns) + CELL(0.914 ns) = 10.093 ns; Loc. = LC_X5_Y7_N3; Fanout = 1; COMB Node = 'segoutLED\[7\]~15231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { score[0] segoutLED[7]~15231 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.598 ns segoutLED\[7\]~15339 5 COMB LC_X5_Y7_N4 2 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 10.598 ns; Loc. = LC_X5_Y7_N4; Fanout = 2; COMB Node = 'segoutLED\[7\]~15339'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { segoutLED[7]~15231 segoutLED[7]~15339 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.740 ns) 12.456 ns segoutLED\[5\]~457 6 COMB LC_X6_Y7_N5 6 " "Info: 6: + IC(1.118 ns) + CELL(0.740 ns) = 12.456 ns; Loc. = LC_X6_Y7_N5; Fanout = 6; COMB Node = 'segoutLED\[5\]~457'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { segoutLED[7]~15339 segoutLED[5]~457 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.200 ns) 14.562 ns segoutLED\[1\]\$latch 7 REG LC_X6_Y5_N4 1 " "Info: 7: + IC(1.906 ns) + CELL(0.200 ns) = 14.562 ns; Loc. = LC_X6_Y5_N4; Fanout = 1; REG Node = 'segoutLED\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { segoutLED[5]~457 segoutLED[1]$latch } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.805 ns ( 39.86 % ) " "Info: Total cell delay = 5.805 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.757 ns ( 60.14 % ) " "Info: Total interconnect delay = 8.757 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.562 ns" { clk clk1 score[0] segoutLED[7]~15231 segoutLED[7]~15339 segoutLED[5]~457 segoutLED[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.562 ns" { clk {} clk~combout {} clk1 {} score[0] {} segoutLED[7]~15231 {} segoutLED[7]~15339 {} segoutLED[5]~457 {} segoutLED[1]$latch {} } { 0.000ns 0.000ns 1.600ns 2.867ns 0.961ns 0.305ns 1.118ns 1.906ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.186 ns + Longest register pin " "Info: + Longest register to pin delay is 4.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns segoutLED\[1\]\$latch 1 REG LC_X6_Y5_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N4; Fanout = 1; REG Node = 'segoutLED\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segoutLED[1]$latch } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(2.322 ns) 4.186 ns segoutLED\[1\] 2 PIN PIN_132 0 " "Info: 2: + IC(1.864 ns) + CELL(2.322 ns) = 4.186 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'segoutLED\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { segoutLED[1]$latch segoutLED[1] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 55.47 % ) " "Info: Total cell delay = 2.322 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.864 ns ( 44.53 % ) " "Info: Total interconnect delay = 1.864 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { segoutLED[1]$latch segoutLED[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.186 ns" { segoutLED[1]$latch {} segoutLED[1] {} } { 0.000ns 1.864ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.562 ns" { clk clk1 score[0] segoutLED[7]~15231 segoutLED[7]~15339 segoutLED[5]~457 segoutLED[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.562 ns" { clk {} clk~combout {} clk1 {} score[0] {} segoutLED[7]~15231 {} segoutLED[7]~15339 {} segoutLED[5]~457 {} segoutLED[1]$latch {} } { 0.000ns 0.000ns 1.600ns 2.867ns 0.961ns 0.305ns 1.118ns 1.906ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.200ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { segoutLED[1]$latch segoutLED[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.186 ns" { segoutLED[1]$latch {} segoutLED[1] {} } { 0.000ns 1.864ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "score\[4\] center clk -1.946 ns register " "Info: th for register \"score\[4\]\" (data pin = \"center\", clock pin = \"clk\") is -1.946 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.842 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 51; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N9 57 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 57; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns score\[4\] 3 REG LC_X5_Y7_N9 26 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X5_Y7_N9; Fanout = 26; REG Node = 'score\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { clk1 score[4] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns center 1 PIN PIN_60 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 3; PIN Node = 'center'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { center } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.511 ns) 3.957 ns score\[2\]~4537 2 COMB LC_X9_Y5_N6 1 " "Info: 2: + IC(2.314 ns) + CELL(0.511 ns) = 3.957 ns; Loc. = LC_X9_Y5_N6; Fanout = 1; COMB Node = 'score\[2\]~4537'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { center score[2]~4537 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.462 ns score\[2\]~4540 3 COMB LC_X9_Y5_N7 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.462 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'score\[2\]~4540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { score[2]~4537 score[2]~4540 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.967 ns score\[2\]~4541 4 COMB LC_X9_Y5_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.967 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'score\[2\]~4541'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { score[2]~4540 score[2]~4541 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 5.901 ns score\[4\]~4546 5 COMB LC_X9_Y5_N0 1 " "Info: 5: + IC(0.734 ns) + CELL(0.200 ns) = 5.901 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'score\[4\]~4546'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { score[2]~4541 score[4]~4546 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.406 ns score\[4\]~4547 6 COMB LC_X9_Y5_N1 5 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 6.406 ns; Loc. = LC_X9_Y5_N1; Fanout = 5; COMB Node = 'score\[4\]~4547'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { score[4]~4546 score[4]~4547 } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(1.243 ns) 10.009 ns score\[4\] 7 REG LC_X5_Y7_N9 26 " "Info: 7: + IC(2.360 ns) + CELL(1.243 ns) = 10.009 ns; Loc. = LC_X5_Y7_N9; Fanout = 26; REG Node = 'score\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { score[4]~4547 score[4] } "NODE_NAME" } } { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 36.83 % ) " "Info: Total cell delay = 3.686 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.323 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.009 ns" { center score[2]~4537 score[2]~4540 score[2]~4541 score[4]~4546 score[4]~4547 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.009 ns" { center {} center~combout {} score[2]~4537 {} score[2]~4540 {} score[2]~4541 {} score[4]~4546 {} score[4]~4547 {} score[4] {} } { 0.000ns 0.000ns 2.314ns 0.305ns 0.305ns 0.734ns 0.305ns 2.360ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { clk clk1 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { clk {} clk~combout {} clk1 {} score[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.009 ns" { center score[2]~4537 score[2]~4540 score[2]~4541 score[4]~4546 score[4]~4547 score[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.009 ns" { center {} center~combout {} score[2]~4537 {} score[2]~4540 {} score[2]~4541 {} score[4]~4546 {} score[4]~4547 {} score[4] {} } { 0.000ns 0.000ns 2.314ns 0.305ns 0.305ns 0.734ns 0.305ns 2.360ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 09:49:48 2022 " "Info: Processing ended: Thu Jan 06 09:49:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Info: Quartus II Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
