# Tiny Tapeout project information
project:
  title:        "NeanderCPU"      # Project title
  author:       "Leonardo Araujo dos Santos"      # Your name
  discord:      "leonardoaraujos"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Brazilian 8-bit educational CPU"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_cpu_leonardoaraujosantos"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "neander_x_alu.sv"
    - "neander_x_datapath.sv"
    - "neander_x_control_unit.sv"
    - "top_cpu_neander_x.sv"
    - "project.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs - I/O Input Port (directly connected to CPU io_in for switches/keyboard)
  ui[0]: "IO_IN[0]"
  ui[1]: "IO_IN[1]"
  ui[2]: "IO_IN[2]"
  ui[3]: "IO_IN[3]"
  ui[4]: "IO_IN[4]"
  ui[5]: "IO_IN[5]"
  ui[6]: "IO_IN[6]"
  ui[7]: "IO_IN[7]"

  # Outputs - RAM Address (5-bit for 32 bytes) and Control Signals
  uo[0]: "RAM_ADDR[0]"
  uo[1]: "RAM_ADDR[1]"
  uo[2]: "RAM_ADDR[2]"
  uo[3]: "RAM_ADDR[3]"
  uo[4]: "RAM_ADDR[4]"
  uo[5]: "RAM_WE"
  uo[6]: "RAM_OE"
  uo[7]: "IO_WRITE"

  # Bidirectional pins - RAM Data Bus (directly from/to CPU mem_data)
  uio[0]: "RAM_DATA[0]"
  uio[1]: "RAM_DATA[1]"
  uio[2]: "RAM_DATA[2]"
  uio[3]: "RAM_DATA[3]"
  uio[4]: "RAM_DATA[4]"
  uio[5]: "RAM_DATA[5]"
  uio[6]: "RAM_DATA[6]"
  uio[7]: "RAM_DATA[7]"

# Do not change!
yaml_version: 6
