{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665364243624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665364243661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 22:10:43 2022 " "Processing started: Sun Oct 09 22:10:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665364243661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364243661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sonar -c sonar " "Command: quartus_map --read_settings_files=on --write_settings_files=off sonar -c sonar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364243661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665364245803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665364245804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/exp6_desafio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/exp6_desafio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp6_desafio-arch " "Found design unit 1: exp6_desafio-arch" {  } { { "Arquivos VHDL/exp6_desafio.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/exp6_desafio.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289252 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp6_desafio " "Found entity 1: exp6_desafio" {  } { { "Arquivos VHDL/exp6_desafio.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/exp6_desafio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/rx_serial_7e2/testador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/rx_serial_7e2/testador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testador_paridade-rtl " "Found design unit 1: testador_paridade-rtl" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/testador_paridade.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/testador_paridade.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289258 ""} { "Info" "ISGN_ENTITY_NAME" "1 testador_paridade " "Found entity 1: testador_paridade" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/testador_paridade.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/testador_paridade.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/rx_serial_7e2/rx_serial_7e2_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/rx_serial_7e2/rx_serial_7e2_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_7E2_uc-rx_serial_7E2_uc_arch " "Found design unit 1: rx_serial_7E2_uc-rx_serial_7E2_uc_arch" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_uc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289263 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_7E2_uc " "Found entity 1: rx_serial_7E2_uc" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/rx_serial_7e2/rx_serial_7e2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/rx_serial_7e2/rx_serial_7e2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_7E2_fd-rx_serial_7E2_fd_arch " "Found design unit 1: rx_serial_7E2_fd-rx_serial_7E2_fd_arch" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289269 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_7E2_fd " "Found entity 1: rx_serial_7E2_fd" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/rx_serial_7e2/rx_serial_7e2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/rx_serial_7e2/rx_serial_7e2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_7E2-rx_serial_7E2_arch " "Found design unit 1: rx_serial_7E2-rx_serial_7E2_arch" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289278 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_7E2 " "Found entity 1: rx_serial_7E2" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/sonar_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/sonar_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_tb-tb " "Found design unit 1: sonar_tb-tb" {  } { { "Arquivos VHDL/sonar_tb.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/sonar_tb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289284 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_tb " "Found entity 1: sonar_tb" {  } { { "Arquivos VHDL/sonar_tb.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/sonar_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289284 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Arquivos VHDL/sonar.vhd " "Can't analyze file -- file Arquivos VHDL/sonar.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1665364289296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/sonar_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/sonar_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_fd-arch " "Found design unit 1: sonar_fd-arch" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289301 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_fd " "Found entity 1: sonar_fd" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/rom_angulos_8x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/rom_angulos_8x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_angulos_8x24-rom_arch " "Found design unit 1: rom_angulos_8x24-rom_arch" {  } { { "Arquivos VHDL/fluxo_dados/rom_angulos_8x24.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rom_angulos_8x24.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289307 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_8x24 " "Found entity 1: rom_angulos_8x24" {  } { { "Arquivos VHDL/fluxo_dados/rom_angulos_8x24.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rom_angulos_8x24.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/unidade_controle/sonar_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/unidade_controle/sonar_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_uc-fsm_arch " "Found design unit 1: sonar_uc-fsm_arch" {  } { { "Arquivos VHDL/unidade_controle/sonar_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/unidade_controle/sonar_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289312 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_uc " "Found entity 1: sonar_uc" {  } { { "Arquivos VHDL/unidade_controle/sonar_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/unidade_controle/sonar_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/interface_hcsr04_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/interface_hcsr04_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hcsr04_uc-fsm_arch " "Found design unit 1: interface_hcsr04_uc-fsm_arch" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_uc.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289316 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_uc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hcsr04_fd-interface_hcsr04_fd_arch " "Found design unit 1: interface_hcsr04_fd-interface_hcsr04_fd_arch" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289322 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hcsr04-interface_hcsr04_arch " "Found design unit 1: interface_hcsr04-interface_hcsr04_arch" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289327 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/gerador_pulso.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/gerador_pulso.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289332 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/gerador_pulso.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/gerador_pulso.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_uc-arch " "Found design unit 1: contador_cm_uc-arch" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289338 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/contador_cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/contador_cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm-contador_cm_arch " "Found design unit 1: contador_cm-contador_cm_arch" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289344 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/contador_bcd_3digitos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/contador_bcd_3digitos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd_3digitos-comportamental " "Found design unit 1: contador_bcd_3digitos-comportamental" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_bcd_3digitos.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_bcd_3digitos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289349 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_bcd_3digitos.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_bcd_3digitos.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/interface_hcsr04/analisa_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/interface_hcsr04/analisa_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analisa_m-comportamental " "Found design unit 1: analisa_m-comportamental" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/analisa_m.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/analisa_m.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289354 ""} { "Info" "ISGN_ENTITY_NAME" "1 analisa_m " "Found entity 1: analisa_m" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/analisa_m.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/analisa_m.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/tx_serial_7e2/tx_serial_7e2_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/tx_serial_7e2/tx_serial_7e2_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7E2_uc-tx_serial_7E2_uc_arch " "Found design unit 1: tx_serial_7E2_uc-tx_serial_7E2_uc_arch" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289361 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7E2_uc " "Found entity 1: tx_serial_7E2_uc" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/tx_serial_7e2/tx_serial_7e2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/tx_serial_7e2/tx_serial_7e2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7E2_fd-tx_serial_7E2_fd_arch " "Found design unit 1: tx_serial_7E2_fd-tx_serial_7E2_fd_arch" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289365 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7E2_fd " "Found entity 1: tx_serial_7E2_fd" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/tx_serial_7e2/tx_serial_7e2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/tx_serial_7e2/tx_serial_7e2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7E2-tx_serial_7E2_arch " "Found design unit 1: tx_serial_7E2-tx_serial_7E2_arch" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289370 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7E2 " "Found entity 1: tx_serial_7E2" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/controle_servo/controle_servo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/controle_servo/controle_servo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_tb-tb " "Found design unit 1: controle_servo_tb-tb" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo_tb.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289375 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_tb " "Found entity 1: controle_servo_tb" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo_tb.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/fluxo_dados/controle_servo/controle_servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/fluxo_dados/controle_servo/controle_servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo-rtl " "Found design unit 1: controle_servo-rtl" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289380 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo " "Found entity 1: controle_servo" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "Arquivos VHDL/componentes_genericos/registrador_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/registrador_n.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289385 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "Arquivos VHDL/componentes_genericos/registrador_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/registrador_n.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/mux_8x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/mux_8x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_n-behav " "Found design unit 1: mux_8x1_n-behav" {  } { { "Arquivos VHDL/componentes_genericos/mux_8x1_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/mux_8x1_n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289392 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_n " "Found entity 1: mux_8x1_n" {  } { { "Arquivos VHDL/componentes_genericos/mux_8x1_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/mux_8x1_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/mux_4x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/mux_4x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_n-arch_mux_4x1_n " "Found design unit 1: mux_4x1_n-arch_mux_4x1_n" {  } { { "Arquivos VHDL/componentes_genericos/mux_4x1_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/mux_4x1_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289397 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "Arquivos VHDL/componentes_genericos/mux_4x1_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/mux_4x1_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "Arquivos VHDL/componentes_genericos/hex7seg.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/hex7seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289403 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "Arquivos VHDL/componentes_genericos/hex7seg.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/hex7seg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "Arquivos VHDL/componentes_genericos/edge_detector.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289411 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "Arquivos VHDL/componentes_genericos/edge_detector.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "Arquivos VHDL/componentes_genericos/deslocador_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/deslocador_n.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289415 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "Arquivos VHDL/componentes_genericos/deslocador_n.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/deslocador_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "Arquivos VHDL/componentes_genericos/contadorg_updown_m.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/contadorg_updown_m.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289422 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "Arquivos VHDL/componentes_genericos/contadorg_updown_m.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/contadorg_updown_m.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/componentes_genericos/contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/componentes_genericos/contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "Arquivos VHDL/componentes_genericos/contador_m.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/contador_m.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289430 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "Arquivos VHDL/componentes_genericos/contador_m.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/componentes_genericos/contador_m.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665364289430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp6_desafio " "Elaborating entity \"exp6_desafio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665364289568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonar_uc sonar_uc:UC " "Elaborating entity \"sonar_uc\" for hierarchy \"sonar_uc:UC\"" {  } { { "Arquivos VHDL/exp6_desafio.vhd" "UC" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/exp6_desafio.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ligar sonar_uc.vhd(41) " "VHDL Process Statement warning at sonar_uc.vhd(41): signal \"ligar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arquivos VHDL/unidade_controle/sonar_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/unidade_controle/sonar_uc.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665364289647 "|exp6_desafio|sonar_uc:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "interrompido sonar_uc.vhd(68) " "VHDL Process Statement warning at sonar_uc.vhd(68): signal \"interrompido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arquivos VHDL/unidade_controle/sonar_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/unidade_controle/sonar_uc.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665364289648 "|exp6_desafio|sonar_uc:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonar_fd sonar_fd:FD " "Elaborating entity \"sonar_fd\" for hierarchy \"sonar_fd:FD\"" {  } { { "Arquivos VHDL/exp6_desafio.vhd" "FD" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/exp6_desafio.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 sonar_fd:FD\|interface_hcsr04:MedidorDistancia " "Elaborating entity \"interface_hcsr04\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "MedidorDistancia" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_uc:UC " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_uc:UC\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" "UC" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" "FD" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|gerador_pulso:GeradorPulsoTrigger " "Elaborating entity \"gerador_pulso\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|gerador_pulso:GeradorPulsoTrigger\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" "GeradorPulsoTrigger" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia " "Elaborating entity \"contador_cm\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" "ContadorDistancia" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "UC" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289929 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zera contador_cm_uc.vhd(49) " "VHDL Process Statement warning at contador_cm_uc.vhd(49): inferring latch(es) for signal or variable \"zera\", which holds its previous value in one or more paths through the process" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665364289931 "|exp6_desafio|sonar_fd:FD|interface_hcsr04:MedidorDistancia|interface_hcsr04_fd:FD|contador_cm:ContadorDistancia|contador_cm_uc:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pronto contador_cm_uc.vhd(49) " "VHDL Process Statement warning at contador_cm_uc.vhd(49): inferring latch(es) for signal or variable \"pronto\", which holds its previous value in one or more paths through the process" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665364289931 "|exp6_desafio|sonar_fd:FD|interface_hcsr04:MedidorDistancia|interface_hcsr04_fd:FD|contador_cm:ContadorDistancia|contador_cm_uc:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto contador_cm_uc.vhd(49) " "Inferred latch for \"pronto\" at contador_cm_uc.vhd(49)" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289932 "|exp6_desafio|sonar_fd:FD|interface_hcsr04:MedidorDistancia|interface_hcsr04_fd:FD|contador_cm:ContadorDistancia|contador_cm_uc:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zera contador_cm_uc.vhd(49) " "Inferred latch for \"zera\" at contador_cm_uc.vhd(49)" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364289933 "|exp6_desafio|sonar_fd:FD|interface_hcsr04:MedidorDistancia|interface_hcsr04_fd:FD|contador_cm:ContadorDistancia|contador_cm_uc:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_m:ContadorTick " "Elaborating entity \"contador_m\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_m:ContadorTick\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "ContadorTick" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analisa_m sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|analisa_m:AnalisadorDeArredondamento " "Elaborating entity \"analisa_m\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|analisa_m:AnalisadorDeArredondamento\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "AnalisadorDeArredondamento" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|edge_detector:DetectorBordaMetade " "Elaborating entity \"edge_detector\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|edge_detector:DetectorBordaMetade\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "DetectorBordaMetade" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364289999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_bcd_3digitos:ContadorBCD3Digitos " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_bcd_3digitos:ContadorBCD3Digitos\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" "ContadorBCD3Digitos" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|registrador_n:RegistradorDados " "Elaborating entity \"registrador_n\" for hierarchy \"sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|registrador_n:RegistradorDados\"" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" "RegistradorDados" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/interface_hcsr04_fd.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m sonar_fd:FD\|contadorg_updown_m:ContadorUpDown " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"sonar_fd:FD\|contadorg_updown_m:ContadorUpDown\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "ContadorUpDown" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_angulos_8x24 sonar_fd:FD\|rom_angulos_8x24:RomAngulos " "Elaborating entity \"rom_angulos_8x24\" for hierarchy \"sonar_fd:FD\|rom_angulos_8x24:RomAngulos\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "RomAngulos" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo sonar_fd:FD\|controle_servo:ControleServo " "Elaborating entity \"controle_servo\" for hierarchy \"sonar_fd:FD\|controle_servo:ControleServo\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "ControleServo" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7E2 sonar_fd:FD\|tx_serial_7E2:TransmissorSerial " "Elaborating entity \"tx_serial_7E2\" for hierarchy \"sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "TransmissorSerial" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7E2_uc sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_uc:U1_UC " "Elaborating entity \"tx_serial_7E2_uc\" for hierarchy \"sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_uc:U1_UC\"" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" "U1_UC" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7E2_fd sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_fd:U2_FD " "Elaborating entity \"tx_serial_7E2_fd\" for hierarchy \"sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_fd:U2_FD\"" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" "U2_FD" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" "U1" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|tx_serial_7E2_fd:U2_FD\|contador_m:U2\"" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" "U2" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2_fd.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sonar_fd:FD\|tx_serial_7E2:TransmissorSerial\|contador_m:U3_TICK\"" {  } { { "Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" "U3_TICK" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/tx_serial_7E2/tx_serial_7E2.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sonar_fd:FD\|contador_m:Timer2Seg " "Elaborating entity \"contador_m\" for hierarchy \"sonar_fd:FD\|contador_m:Timer2Seg\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "Timer2Seg" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sonar_fd:FD\|contador_m:ContadorTransmissao " "Elaborating entity \"contador_m\" for hierarchy \"sonar_fd:FD\|contador_m:ContadorTransmissao\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "ContadorTransmissao" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_n sonar_fd:FD\|mux_8x1_n:MuxTransmissorSerial " "Elaborating entity \"mux_8x1_n\" for hierarchy \"sonar_fd:FD\|mux_8x1_n:MuxTransmissorSerial\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "MuxTransmissorSerial" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_7E2 sonar_fd:FD\|rx_serial_7E2:ReceptorSerial " "Elaborating entity \"rx_serial_7E2\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "ReceptorSerial" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_7E2_uc sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_uc:UC " "Elaborating entity \"rx_serial_7E2_uc\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_uc:UC\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" "UC" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_7E2_fd sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD " "Elaborating entity \"rx_serial_7E2_fd\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" "FD" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|deslocador_n:Deslocador " "Elaborating entity \"deslocador_n\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|deslocador_n:Deslocador\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" "Deslocador" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|contador_m:ContadorDados " "Elaborating entity \"contador_m\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|contador_m:ContadorDados\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" "ContadorDados" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|registrador_n:RegistradorDados " "Elaborating entity \"registrador_n\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|registrador_n:RegistradorDados\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" "RegistradorDados" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testador_paridade sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|testador_paridade:TestadorParidade " "Elaborating entity \"testador_paridade\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|rx_serial_7E2_fd:FD\|testador_paridade:TestadorParidade\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" "TestadorParidade" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2_fd.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|hex7seg:DB_7SegEstado " "Elaborating entity \"hex7seg\" for hierarchy \"sonar_fd:FD\|rx_serial_7E2:ReceptorSerial\|hex7seg:DB_7SegEstado\"" {  } { { "Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" "DB_7SegEstado" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/rx_serial_7E2/rx_serial_7E2.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sonar_fd:FD\|registrador_n:RegistradorModo " "Elaborating entity \"registrador_n\" for hierarchy \"sonar_fd:FD\|registrador_n:RegistradorModo\"" {  } { { "Arquivos VHDL/fluxo_dados/sonar_fd.vhd" "RegistradorModo" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/sonar_fd.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364290548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665364293578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|zera " "Latch sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|zera has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|Eatual.contagem " "Ports D and ENA on the latch are fed by the same signal sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|Eatual.contagem" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665364293759 ""}  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665364293759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|pronto " "Latch sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|pronto has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|Eatual.final " "Ports D and ENA on the latch are fed by the same signal sonar_fd:FD\|interface_hcsr04:MedidorDistancia\|interface_hcsr04_fd:FD\|contador_cm:ContadorDistancia\|contador_cm_uc:UC\|Eatual.final" {  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665364293759 ""}  } { { "Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/interface_hcsr04/contador_cm_uc.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665364293759 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[16\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[16\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[16\]~1 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[16\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[16\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[16\]~1\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[15\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[15\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[15\]~5 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[15\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[15\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[15\]~5\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[14\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[14\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[14\]~9 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[14\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[14\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[14\]~9\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[13\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[13\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[13\]~13 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[13\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[13\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[13\]~13\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[12\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[12\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[12\]~17 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[12\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[12\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[12\]~17\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[11\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[11\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[11\]~21 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[11\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[11\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[11\]~21\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[10\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[10\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[10\]~25 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[10\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[10\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[10\]~25\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[9\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[9\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[9\]~29 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[9\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[9\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[9\]~29\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[6\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[6\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[6\]~33 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[6\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[6\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[6\]~33\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[7\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[7\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[7\]~37 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[7\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[7\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[7\]~37\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[5\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[5\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[5\]~41 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[5\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[5\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[5\]~41\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[4\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[4\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[4\]~45 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[4\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[4\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[4\]~45\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[3\] sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[3\]~_emulated sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[3\]~49 " "Register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[3\]\" is converted into an equivalent circuit using register \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[3\]~_emulated\" and latch \"sonar_fd:FD\|controle_servo:ControleServo\|posicao_controle\[3\]~49\"" {  } { { "Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" "" { Text "C:/Users/Pedro/Downloads/exp6_desafio_restored/Arquivos VHDL/fluxo_dados/controle_servo/controle_servo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665364293764 "|exp6_desafio|sonar_fd:FD|controle_servo:ControleServo|posicao_controle[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1665364293764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665364294373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665364296824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665364296824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "411 " "Implemented 411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665364297834 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665364297834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665364297834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665364297834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665364298060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 22:11:38 2022 " "Processing ended: Sun Oct 09 22:11:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665364298060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665364298060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665364298060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665364298060 ""}
