%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/


%% Created for Maurice Daverveldt at 2014-03-18 00:33:52 +0100 


%% Saved with string encoding Unicode (UTF-8) 



@inproceedings{4874,
	Abstract = {An introduction is given to the SPARC architecture and its more interesting features. The discussion covers the registers (both window and floating-point), and instructions, including formats, load/store, integer computation, control transfer, floating-point computation, and coprocessor. A brief comparison with Berkeley RISC (reduced-instruction-set-computer) and SOAR is provided.&lt;&gt;},
	Author = {Garner, R.B. and Agrawal, A. and Briggs, F. and Brown, E.W. and Hough, D. and Joy, B. and Kleiman, S. and Muchnick, S. and Namjoo, M. and Patterson, D. and Pendleton, J. and Tuck, R.},
	Booktitle = {Compcon Spring '88. Thirty-Third IEEE Computer Society International Conference, Digest of Papers},
	Date-Added = {2014-03-17 22:39:52 +0000},
	Date-Modified = {2014-03-17 22:39:52 +0000},
	Doi = {10.1109/CMPCON.1988.4874},
	Keywords = {parallel architectures;Berkeley RISC;SOAR;SPARC architecture;control transfer;coprocessor;floating-point computation;formats;instructions;integer computation;load/store;reduced-instruction-set-computer;registers;scalable processor architecture;window;Application software;CMOS process;Computer architecture;Coprocessors;Costs;Floating-point arithmetic;Integrated circuit technology;Reduced instruction set computing;Registers;Sun},
	Month = {Feb},
	Pages = {278-283},
	Title = {The scalable processor architecture (SPARC)},
	Year = {1988},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CMPCON.1988.4874}}

@techreport{Hennessy:1983:DHP:892745,
	Address = {Stanford, CA, USA},
	Author = {Hennessy, John L. and Jouppi, Norman and Przybylski, Steven and Rowen, Christopher and Gross, Thomas},
	Date-Added = {2014-03-17 22:33:24 +0000},
	Date-Modified = {2014-03-17 22:33:24 +0000},
	Publisher = {Stanford University},
	Source = {http://www.ncstrl.org:8900/ncstrl/servlet/search?formname=detail\&amp;id=oai%3Ancstrlh%3Astan%3ASTAN%2F%2FCSL-TR-83-236},
	Title = {Design of a High Performance VLSI Processor},
	Year = {1983}}

@url{llvm-loop:2014,
	Author = {LLVM},
	Date-Added = {2014-03-17 22:24:05 +0000},
	Date-Modified = {2014-03-17 22:25:05 +0000},
	Lastchecked = {17-March-2014},
	Title = {Auto-Vectorization in LLVM},
	Url = {http://llvm.org/docs/Vectorizers.html},
	Urldate = {14-March-2014},
	Bdsk-Url-1 = {http://llvm.org/docs/Vectorizers.html}}

@manual{HP-VEX:2014,
	Date-Added = {2014-03-17 22:08:39 +0000},
	Date-Modified = {2014-03-17 22:15:18 +0000},
	Lastchecked = {17-March-2014},
	Organization = {HP Inc.},
	Title = {VEX Toolchain},
	Url = {http://www.hpl.hp.com/downloads/vex/},
	Urldate = {2009},
	Bdsk-Url-1 = {http://www.hpl.hp.com/downloads/vex/}}

@article{Bradlee:1991:IRA:106973.106986,
	Acmid = {106986},
	Address = {New York, NY, USA},
	Author = {Bradlee, David G. and Eggers, Susan J. and Henry, Robert R.},
	Date-Added = {2014-03-17 21:57:04 +0000},
	Date-Modified = {2014-03-17 21:57:04 +0000},
	Doi = {10.1145/106973.106986},
	Issn = {0362-1340},
	Issue_Date = {Apr. 1991},
	Journal = {SIGPLAN Not.},
	Month = apr,
	Number = {4},
	Numpages = {10},
	Pages = {122--131},
	Publisher = {ACM},
	Title = {Integrating Register Allocation and Instruction Scheduling for RISCs},
	Url = {http://doi.acm.org/10.1145/106973.106986},
	Volume = {26},
	Year = {1991},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QUERvd25sb2Fkcy9CcmFkbGVlIEludGVncmF0aW5nIFJlZ2lzdGVyIEFsbG9jYXRpb24gYW5kIEluc3RydWN0aW9uIFNjaGVkdWxpbmcucGRm0hcLGBlXTlMuZGF0YU8RAowAAAAAAowAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9CcmFkbGVlIEludGVncmF0aW5nIzQ5QjhEMjYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm40mz00uEgAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9NIAIAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AEJyYWRsZWUgSW50ZWdyYXRpbmcjNDlCOEQyNi5wZGYAAA4AjgBGAEIAcgBhAGQAbABlAGUAIABJAG4AdABlAGcAcgBhAHQAaQBuAGcAIABSAGUAZwBpAHMAdABlAHIAIABBAGwAbABvAGMAYQB0AGkAbwBuACAAYQBuAGQAIABJAG4AcwB0AHIAdQBjAHQAaQBvAG4AIABTAGMAaABlAGQAdQBsAGkAbgBnAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB/VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvQnJhZGxlZSBJbnRlZ3JhdGluZyBSZWdpc3RlciBBbGxvY2F0aW9uIGFuZCBJbnN0cnVjdGlvbiBTY2hlZHVsaW5nLnBkZgAAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDhAOYA7gN+A4ADhQOQA5kDpwOrA7IDuwPAA80D0APiA+UD6gAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAPs},
	Bdsk-Url-1 = {http://doi.acm.org/10.1145/106973.106986},
	Bdsk-Url-2 = {http://dx.doi.org/10.1145/106973.106986}}

@manual{gcc:2014,
	Date-Added = {2014-03-17 21:38:29 +0000},
	Date-Modified = {2014-03-17 22:16:31 +0000},
	Lastchecked = {17-March-2014},
	Organization = {Free Software Foundation, Inc.},
	Title = {GCC, the GNU Compiler Collection},
	Url = {http://gcc.gnu.org},
	Urldate = {13-March-2014},
	Bdsk-Url-1 = {http://gcc.gnu.org}}

@url{dragonegg:2014,
	Author = {LLVM},
	Date-Added = {2014-03-17 19:52:57 +0000},
	Date-Modified = {2014-03-17 19:53:47 +0000},
	Lastchecked = {17-March-2014},
	Title = {DragonEgg - Using LLVM as a GCC backend},
	Url = {http://dragonegg.llvm.org},
	Urldate = {17-March-2014},
	Bdsk-Url-1 = {http://dragonegg.llvm.org}}

@inproceedings{4242287,
	Abstract = {Merom is a dual-core 64b processor implementing the Coretrade architecture. The 143mm2die has 291M transistors in a 65nm 8M process. The shared 4MB 16-way L2 cache uses PMOS power gating to minimize leakage. The processor operates in a wide core frequency range of 1 to 3GHz, a bus frequency range of 666 to 1333MHz and voltage range of 0.85 to 1.325V, while providing 40% better power performance.},
	Author = {Sakran, N. and Yuffe, M. and Mehalel, M. and Doweck, J. and Knoll, E. and Kovacs, A.},
	Booktitle = {Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International},
	Date-Added = {2014-03-17 19:50:40 +0000},
	Date-Modified = {2014-03-17 19:50:40 +0000},
	Doi = {10.1109/ISSCC.2007.373610},
	Issn = {0193-6530},
	Keywords = {cache storage;integrated circuit design;logic design;microprocessor chips;0.85 to 1.325 V;1 to 3 GHz;16-way L2 cache;4 MBytes;64 bit;65 nm;666 to 1333 MHz;Core architecture;PMOS power gating;dual-core Merom processor;Assembly;Clocks;Error correction;Frequency;Power supplies;Redundancy;Testing;Thermal management;Thermal sensors;Voltage},
	Month = {Feb},
	Pages = {106-590},
	Title = {The Implementation of the 65nm Dual-Core 64b Merom Processor},
	Year = {2007},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2007.373610}}

@article{10.1109/MM.2014.12,
	Address = {Los Alamitos, CA, USA},
	Author = {Lucian Codrescu and Erich Plondke and William Anderson and Charles Maule and Chris Koob and Mao Zeng and Ajay Ingle and Charles Tabony and suresh venkumahanti},
	Date-Added = {2014-03-17 19:46:03 +0000},
	Date-Modified = {2014-03-17 19:46:25 +0000},
	Doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2014.12},
	Issn = {0272-1732},
	Journal = {IEEE Micro},
	Number = {1},
	Pages = {1},
	Publisher = {IEEE Computer Society},
	Title = {Qualcomm Hexagon DSP: An Architecture Optimized for Mobile Multimedia and Communications},
	Volume = {99},
	Year = {5555},
	Bdsk-Url-1 = {http://doi.ieeecomputersociety.org/10.1109/MM.2014.12}}

@article{Hinton:2001wd,
	Author = {Glenn Hinton and Dave Sager and Mike Upton and Darrell Boggs and Doug Carmean and Alan Kyker and Patrice Roussel},
	Date-Added = {2014-03-17 19:39:23 +0000},
	Date-Modified = {2014-03-17 19:40:54 +0000},
	Journal = {Intel Technology Journal Q1},
	Title = {The Microarchitecture of the Pentium 4 Processor},
	Year = {2001},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YW8QRgBEAG8AdwBuAGwAbwBhAGQAcwAvAEgAaQBuAHQAbwBuACAAVABoAGUAIABNAGkAYwByAG8AYQByAGMAaABpAHQAZQBjAHQAdQByAGUAIABvAGYAIAB0AGgAZQAgAFAAZQBuAHQAaQB1AG322gAgADQAIABQAHIAbwBjAGUAcwBzAG8AcgAuAHAAZABm0hcLGBlXTlMuZGF0YU8RAnAAAAAAAnAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9IaW50b24gVGhlIE1pY3JvYXJjIzQ5Qjg3MTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm4cQz00OBQAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9M//UAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AEhpbnRvbiBUaGUgTWljcm9hcmMjNDlCODcxMC5wZGYAAA4AegA8AEgAaQBuAHQAbwBuACAAVABoAGUAIABNAGkAYwByAG8AYQByAGMAaABpAHQAZQBjAHQAdQByAGUAIABvAGYAIAB0AGgAZQAgAFAAZQBuAHQAaQB1AG322gAgADQAIABQAHIAbwBjAGUAcwBzAG8AcgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAd1VzZXJzL21hdXJpY2VkYXZlcnZlbGR0L0RvY3VtZW50cy9UaGVzaXMvTGFUZVgvRG93bmxvYWRzL0hpbnRvbiBUaGUgTWljcm9hcmNoaXRlY3R1cmUgb2YgdGhlIFBlbnRpdW3vm5ogNCBQcm9jZXNzb3IucGRmAAATAAEvAAAVAAIAGP//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAR0BIgEqA54DoAOlA7ADuQPHA8sD0gPbA+AD7QPwBAIEBQQKAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAABAw=}}

@article{Turjan:2008dq,
	Author = {Alexandru Turjan and Dmitry Cheresiz and Roel Trienekens},
	Date-Added = {2014-03-17 19:28:01 +0000},
	Date-Modified = {2014-03-17 19:29:44 +0000},
	Journal = {2008 GCC Developers' Summit},
	Title = {Porting GCC to Exposed Pipeline VLIW Processors},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QRERvd25sb2Fkcy9UdXJqYW4gUG9ydGluZyBHQ0MgdG8gRXhwb3NlZCBQaXBlbGluZSBWTElXIFByb2Nlc3NvcnMucGRm0hcLGBlXTlMuZGF0YU8RAmgAAAAAAmgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9UdXJqYW4gUG9ydGluZyBHQ0MgIzQ5Qjg1RDQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm4XUz00LFQAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9M/QUAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AFR1cmphbiBQb3J0aW5nIEdDQyAjNDlCODVENC5wZGYAAA4AdgA6AFQAdQByAGoAYQBuACAAUABvAHIAdABpAG4AZwAgAEcAQwBDACAAdABvACAARQB4AHAAbwBzAGUAZAAgAFAAaQBwAGUAbABpAG4AZQAgAFYATABJAFcAIABQAHIAbwBjAGUAcwBzAG8AcgBzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBzVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvVHVyamFuIFBvcnRpbmcgR0NDIHRvIEV4cG9zZWQgUGlwZWxpbmUgVkxJVyBQcm9jZXNzb3JzLnBkZgAAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDVANoA4gNOA1ADVQNgA2kDdwN7A4IDiwOQA50DoAOyA7UDugAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAO8}}

@article{5392028,
	Abstract = {This paper describes the methods employed in the floating-point area of the System/360 Model 91 to exploit the existence of multiple execution units. Basic to these techniques is a simple common data busing and register tagging scheme which permits simultaneous execution of independent instructions while preserving the essential precedences inherent in the instruction stream. The common data bus improves performance by efficiently utilizing the execution units without requiring specially optimized code. Instead, the hardware, by `looking ahead' about eight instructions, automatically optimizes the program execution on a local basis. The application of these techniques is not limited to floating-point arithmetic or System/360 architecture. It may be used in almost any computer having multiple execution units and one or more `accumulators.' Both of the execution units, as well as the associated storage buffers, multiple accumulators and input/output buses, are extensively checked.},
	Author = {Tomasulo, R. M.},
	Date-Added = {2014-03-17 18:35:08 +0000},
	Date-Modified = {2014-03-17 18:35:08 +0000},
	Doi = {10.1147/rd.111.0025},
	Issn = {0018-8646},
	Journal = {IBM Journal of Research and Development},
	Month = {{Jan}},
	Number = {1},
	Pages = {25-33},
	Title = {An Efficient Algorithm for Exploiting Multiple Arithmetic Units},
	Volume = {11},
	Year = {1967},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QUERvd25sb2Fkcy9Ub21hc3VsbyBBbiBFZmZpY2llbnQgQWxnb3JpdGhtIGZvciBFeHBsb2l0aW5nIE11bHRpcGxlIEFyaXRobWV0aWMucGRm0hcLGBlXTlMuZGF0YU8RAowAAAAAAowAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9Ub21hc3VsbyBBbiBFZmZpY2llIzQ5QjhCOUYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm4ufz00sbAAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9NHlwAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AFRvbWFzdWxvIEFuIEVmZmljaWUjNDlCOEI5Ri5wZGYAAA4AjgBGAFQAbwBtAGEAcwB1AGwAbwAgAEEAbgAgAEUAZgBmAGkAYwBpAGUAbgB0ACAAQQBsAGcAbwByAGkAdABoAG0AIABmAG8AcgAgAEUAeABwAGwAbwBpAHQAaQBuAGcAIABNAHUAbAB0AGkAcABsAGUAIABBAHIAaQB0AGgAbQBlAHQAaQBjAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB/VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvVG9tYXN1bG8gQW4gRWZmaWNpZW50IEFsZ29yaXRobSBmb3IgRXhwbG9pdGluZyBNdWx0aXBsZSBBcml0aG1ldGljLnBkZgAAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDhAOYA7gN+A4ADhQOQA5kDpwOrA7IDuwPAA80D0APiA+UD6gAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAPs},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5392028}}

@article{2247,
	Abstract = {A VLIW (very long instruction word) architecture machine called the TRACE has been built along with its companion Trace Scheduling compacting compiler. This machine has three hardware configurations, capable of executing 7, 14, or 28 operations simultaneously. The `seven-wide' achieves a performance improvement of a factor of five or six for a wide range of scientific code, compared to machines of higher cost and fast chip implementation technology (such as the VAX 8700). The TRACE extends some basic reduced-instruction-set computer (RISC) precepts: the architecture is load/store, the microarchitecture is exposed to the compiler, there is no microcode, and there is almost no hardware devoted to synchronization, arbitration, or interlocking of any kind (the compiler has sole responsibility for run-time resource usage). The authors discuss the design of this machine and present some initial performance results},
	Author = {Colwell, R.P. and Nix, R.P. and O'Donnell, J.J. and Papworth, D.B. and Rodman, P.K.},
	Date-Added = {2014-03-17 18:31:05 +0000},
	Date-Modified = {2014-03-17 18:31:05 +0000},
	Doi = {10.1109/12.2247},
	Issn = {0018-9340},
	Journal = {Computers, IEEE Transactions on},
	Keywords = {computer architecture;program compilers;scheduling;TRACE;VLIW architecture;performance results;run-time resource usage;trace scheduling compiler;very long instruction word;Computer architecture;Concurrent computing;Costs;Hardware;Large-scale systems;Microarchitecture;Parallel processing;Processor scheduling;Trademarks;VLIW},
	Month = {Aug},
	Number = {8},
	Pages = {967-979},
	Title = {A VLIW architecture for a trace scheduling compiler},
	Volume = {37},
	Year = {1988},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QSURvd25sb2Fkcy9Db2x3ZWxsIEEgVkxJVyBhcmNoaXRlY3R1cmUgZm9yIGEgdHJhY2Ugc2NoZWR1bGluZyBjb21waWxlci5wZGbSFwsYGVdOUy5kYXRhTxECdgAAAAACdgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH0NvbHdlbGwgQSBWTElXIGFyY2gjNDlCOEI3Qi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASbi3vPTSxAAAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAz00eMAAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoAQ29sd2VsbCBBIFZMSVcgYXJjaCM0OUI4QjdCLnBkZgAADgCAAD8AQwBvAGwAdwBlAGwAbAAgAEEAIABWAEwASQBXACAAYQByAGMAaABpAHQAZQBjAHQAdQByAGUAIABmAG8AcgAgAGEAIAB0AHIAYQBjAGUAIABzAGMAaABlAGQAdQBsAGkAbgBnACAAYwBvAG0AcABpAGwAZQByAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB4VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvQ29sd2VsbCBBIFZMSVcgYXJjaGl0ZWN0dXJlIGZvciBhIHRyYWNlIHNjaGVkdWxpbmcgY29tcGlsZXIucGRmABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4A2gDfAOcDYQNjA2gDcwN8A4oDjgOVA54DowOwA7MDxQPIA80AAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAADzw==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/12.2247}}

@article{Lam:1988:SPE:960116.54022,
	Acmid = {54022},
	Address = {New York, NY, USA},
	Author = {Lam, M.},
	Date-Added = {2014-03-17 18:28:02 +0000},
	Date-Modified = {2014-03-17 18:28:02 +0000},
	Doi = {10.1145/960116.54022},
	Issn = {0362-1340},
	Issue_Date = {July 1988},
	Journal = {SIGPLAN Not.},
	Month = jun,
	Number = {7},
	Numpages = {11},
	Pages = {318--328},
	Publisher = {ACM},
	Title = {Software Pipelining: An Effective Scheduling Technique for VLIW Machines},
	Url = {http://doi.acm.org/10.1145/960116.54022},
	Volume = {23},
	Year = {1988},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QR0Rvd25sb2Fkcy9MYW0gU29mdHdhcmUgUGlwZWxpbmluZyBBbiBFZmZlY3RpdmUgU2NoZWR1bGluZyBUZWNobmlxdWUucGRm0hcLGBlXTlMuZGF0YU8RAnAAAAAAAnAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9MYW0gU29mdHdhcmUgUGlwZWxpIzQ5QjhDMDQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm4wEz00s9gAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9NHuYAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AExhbSBTb2Z0d2FyZSBQaXBlbGkjNDlCOEMwNC5wZGYAAA4AfAA9AEwAYQBtACAAUwBvAGYAdAB3AGEAcgBlACAAUABpAHAAZQBsAGkAbgBpAG4AZwAgAEEAbgAgAEUAZgBmAGUAYwB0AGkAdgBlACAAUwBjAGgAZQBkAHUAbABpAG4AZwAgAFQAZQBjAGgAbgBpAHEAdQBlAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB2VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvTGFtIFNvZnR3YXJlIFBpcGVsaW5pbmcgQW4gRWZmZWN0aXZlIFNjaGVkdWxpbmcgVGVjaG5pcXVlLnBkZgATAAEvAAAVAAIAGP//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOANgA3QDlA1kDWwNgA2sDdAOCA4YDjQOWA5sDqAOrA70DwAPFAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA8c=},
	Bdsk-Url-1 = {http://doi.acm.org/10.1145/960116.54022},
	Bdsk-Url-2 = {http://dx.doi.org/10.1145/960116.54022}}

@mastersthesis{Vahedi:2013mz,
	Abstract = {Instruction scheduling aims to reorder instructions in such a way that it covers the delay between an instruction and its dependent successor(s). As a result, the length of schedules are shortened while the processor utilisation increases. This is accomplished by exploiting Instruction Level Parallelism (ILP). The rearrangements made by instruction scheduling plays an important role in achieving the peak performance of a processor, especially for the ones which do not support out-of-order execution.

Optimal scheduling to minimise the number of cycles under an arbitrary pipeline constraints is an NP-complete problem. Hence, most schedulers rely on heuristics in order to arrange the instructions. Although these heuristics are widely used and frequently lead to a fairly good solution, there still might be another instruction order which is better. In this work we bring randomisation to the GNU Compiler Collection GCC) list scheduler to explore the area of possible orders beyond the heuristics. Our core approach involves swapping the priorities of instructions, which does not totally discard the scheduling heuristics. It starts exploring the search space from a fairly good solution obtained by these heuristics. Moreover, as a result of using randomisation in the scheduler, some other problems have been tackled, such as: which part of the search space to explore in a limited amount of time, getting an approximation of how much of the search space is explored, how to fill the delay slots more effiently, etc.

We evaluated our algorithms in compilation of programs for a Very Long Instruction Word (VLIW) processor called Embedded Vector Processor (EVP) from ST-Ericsson. Since EVP is used as an embedded Digital Signal Processor (DSP) in mobile devices, it is crucial to have a simple architecture to save power. Which is why, EVP is a non-interlocked exposed pipeline and is highly dependent on the compiler to exploit ILP.},
	Author = {Vahedi, M.},
	Date-Added = {2014-03-17 18:22:18 +0000},
	Date-Modified = {2014-03-17 18:23:09 +0000},
	School = {Technical University Delft},
	Title = {Iterative Instruction Scheduling for a VLIW Processor},
	Year = {2013}}

@article{Dinechin:2004vn,
	Author = {Beno{\^\i}t Dupont de Dinechin},
	Date-Added = {2014-03-17 18:13:38 +0000},
	Date-Modified = {2014-03-17 18:18:24 +0000},
	Title = {From Machine Scheduling to VLIW Instruction Scheduling},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QQkRvd25sb2Fkcy9EaW5lY2hpbiBGcm9tIE1hY2hpbmUgU2NoZWR1bGluZyB0byBWTElXIEluc3RydWN0aW9uLnBkZtIXCxgZV05TLmRhdGFPEQJiAAAAAAJiAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADKuVN0SCsAAAR/LeUfRGluZWNoaW4gRnJvbSBNYWNoaSM0OUI3REI4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJt9uM9M+ZgAAAAAAAAAAAABAAMAAAkgAAAAAAAAAAAAAAAAAAAACURvd25sb2FkcwAAEAAIAADKuTdUAAAAEQAIAADPTOuIAAAAAQAYBH8t5QR/BZoDky6AAAUe/gAFHv0AAMAjAAIAa01hY2ludG9zaCBIRDpVc2VyczoAbWF1cmljZWRhdmVydmVsZHQ6AERvY3VtZW50czoAVGhlc2lzOgBMYVRlWDoARG93bmxvYWRzOgBEaW5lY2hpbiBGcm9tIE1hY2hpIzQ5QjdEQjgucGRmAAAOAHIAOABEAGkAbgBlAGMAaABpAG4AIABGAHIAbwBtACAATQBhAGMAaABpAG4AZQAgAFMAYwBoAGUAZAB1AGwAaQBuAGcAIAB0AG8AIABWAEwASQBXACAASQBuAHMAdAByAHUAYwB0AGkAbwBuAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBxVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvRGluZWNoaW4gRnJvbSBNYWNoaW5lIFNjaGVkdWxpbmcgdG8gVkxJVyBJbnN0cnVjdGlvbi5wZGYAABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4A0wDYAOADRgNIA00DWANhA28DcwN6A4MDiAOVA5gDqgOtA7IAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAADtA==}}

@mastersthesis{Antani:2014om,
	Author = {Lakulish Antani and Hidayath Ansari and Aditya Parameswaran},
	Date-Added = {2014-03-16 16:56:06 +0000},
	Date-Modified = {2014-03-17 18:37:01 +0000},
	School = {Indian Institute of Technology, Bombay Mumbai},
	Title = {Tricore Port for GCC - An Analysis},
	Year = {Unknown},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QN0Rvd25sb2Fkcy9BbnRhbmkgVHJpY29yZSBQb3J0IGZvciBHQ0MgLSBBbiBBbmFseXNpcy5wZGbSFwsYGVdOUy5kYXRhTxECQAAAAAACQAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH0FudGFuaSBUcmljb3JlIFBvcnQjNDlCOEMzNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASbjDbPTS04AAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAz00fKAAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoAQW50YW5pIFRyaWNvcmUgUG9ydCM0OUI4QzM2LnBkZgAADgBcAC0AQQBuAHQAYQBuAGkAIABUAHIAaQBjAG8AcgBlACAAUABvAHIAdAAgAGYAbwByACAARwBDAEMAIAAtACAAQQBuACAAQQBuAGEAbAB5AHMAaQBzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBmVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvQW50YW5pIFRyaWNvcmUgUG9ydCBmb3IgR0NDIC0gQW4gQW5hbHlzaXMucGRmABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4AyADNANUDGQMbAyADKwM0A0IDRgNNA1YDWwNoA2sDfQOAA4UAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAADhw==}}

@mastersthesis{Erhardt:2009sy,
	Author = {Christoph Erhardt},
	Date-Added = {2014-03-16 16:48:49 +0000},
	Date-Modified = {2014-03-16 16:49:59 +0000},
	School = {Friedrich-Alexander-Universita ̈t Erlangen-N{\"u}rnberg},
	Title = {Design and Implementation of a TriCore Backend for the LLVM Compiler Framework},
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QUURvd25sb2Fkcy9FcmhhcmR0IERlc2lnbiBhbmQgSW1wbGVtZW50YXRpb24gb2YgYSBUcmlDb3JlIEJhY2tlbmQgZm9yIHRoZSBMTFZNLnBkZtIXCxgZV05TLmRhdGFPEQKOAAAAAAKOAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADKuVN0SCsAAAR/LeUfRXJoYXJkdCBEZXNpZ24gYW5kICM0N0YwMUNBLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABH8Bys2dnvEAAAAAAAAAAAABAAMAAAkgAAAAAAAAAAAAAAAAAAAACURvd25sb2FkcwAAEAAIAADKuTdUAAAAEQAIAADNnYLRAAAAAQAYBH8t5QR/BZoDky6AAAUe/gAFHv0AAMAjAAIAa01hY2ludG9zaCBIRDpVc2VyczoAbWF1cmljZWRhdmVydmVsZHQ6AERvY3VtZW50czoAVGhlc2lzOgBMYVRlWDoARG93bmxvYWRzOgBFcmhhcmR0IERlc2lnbiBhbmQgIzQ3RjAxQ0EucGRmAAAOAJAARwBFAHIAaABhAHIAZAB0ACAARABlAHMAaQBnAG4AIABhAG4AZAAgAEkAbQBwAGwAZQBtAGUAbgB0AGEAdABpAG8AbgAgAG8AZgAgAGEAIABUAHIAaQBDAG8AcgBlACAAQgBhAGMAawBlAG4AZAAgAGYAbwByACAAdABoAGUAIABMAEwAVgBNAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgCAVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvRXJoYXJkdCBEZXNpZ24gYW5kIEltcGxlbWVudGF0aW9uIG9mIGEgVHJpQ29yZSBCYWNrZW5kIGZvciB0aGUgTExWTS5wZGYAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDiAOcA7wOBA4MDiAOTA5wDqgOuA7UDvgPDA9AD0wPlA+gD7QAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAPv}}

@article{Simpson:2011qc,
	Author = {L. Taylor Simpson},
	Date-Added = {2014-03-16 16:40:47 +0000},
	Date-Modified = {2014-03-16 16:44:57 +0000},
	Journal = {LLVM Developers' Meeting},
	Title = {Porting LLVM to a Next Generation DSP},
	Urldate = {March 16th, 2014},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QOERvd25sb2Fkcy9MaW50aGljdW0gQ29udHJpYnV0aW5nIG5ldyBiYWNrZW5kIHRvIExMVk0ucGRm0hcLGBlXTlMuZGF0YU8RAkQAAAAAAkQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9MaW50aGljdW0gQ29udHJpYnV0IzQ5QUQzN0UucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEmtN+z0uTBQAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9LhPUAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AExpbnRoaWN1bSBDb250cmlidXQjNDlBRDM3RS5wZGYAAA4AXgAuAEwAaQBuAHQAaABpAGMAdQBtACAAQwBvAG4AdAByAGkAYgB1AHQAaQBuAGcAIABuAGUAdwAgAGIAYQBjAGsAZQBuAGQAIAB0AG8AIABMAEwAVgBNAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBnVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvTGludGhpY3VtIENvbnRyaWJ1dGluZyBuZXcgYmFja2VuZCB0byBMTFZNLnBkZgAAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDJAM4A1gMeAyADJQMwAzkDRwNLA1IDWwNgA20DcAOCA4UDigAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAOM}}

@article{Chris-Lattner:2004lq,
	Author = {Chris Lattner, Vikram Adve},
	Date-Added = {2014-03-16 16:26:47 +0000},
	Date-Modified = {2014-03-16 16:34:37 +0000},
	Journal = {Proceedings of the International Symposium on Code Generation and Optimization},
	Title = {LLVM: A Compilation Framework for Lifelong Program Analysis \& Transformation},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QTURvd25sb2Fkcy9DaHJpcyBMYXR0bmVyIExMVk0gQSBDb21waWxhdGlvbiBGcmFtZXdvcmsgZm9yIExpZmVsb25nIFByb2dyYW0ucGRm0hcLGBlXTlMuZGF0YU8RAoIAAAAAAoIAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9DaHJpcyBMYXR0bmVyIExMVk0gIzM5NDdFMDMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADlH4DzaBFcwAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM2gKVMAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AENocmlzIExhdHRuZXIgTExWTSAjMzk0N0UwMy5wZGYAAA4AiABDAEMAaAByAGkAcwAgAEwAYQB0AHQAbgBlAHIAIABMAEwAVgBNACAAQQAgAEMAbwBtAHAAaQBsAGEAdABpAG8AbgAgAEYAcgBhAG0AZQB3AG8AcgBrACAAZgBvAHIAIABMAGkAZgBlAGwAbwBuAGcAIABQAHIAbwBnAHIAYQBtAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB8VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvQ2hyaXMgTGF0dG5lciBMTFZNIEEgQ29tcGlsYXRpb24gRnJhbWV3b3JrIGZvciBMaWZlbG9uZyBQcm9ncmFtLnBkZgATAAEvAAAVAAIAGP//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAN4A4wDrA3EDcwN4A4MDjAOaA54DpQOuA7MDwAPDA9UD2APdAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA98=}}

@article{Roel-Seedorf:2012qf,
	Author = {Ro\"{e}l Seedorf and Fakhar Anjam and Anthony Brandon and Stephan Wong},
	Date-Added = {2014-03-16 15:38:56 +0000},
	Date-Modified = {2014-03-16 16:36:35 +0000},
	Journal = {6th HiPEAC Workshop on Reconfigurable Computing (WRC 2012)},
	Title = {Design of a Pipelined and Parameterized VLIW Processor: ρ-VEX v2.0},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YW8QUgBEAG8AdwBuAGwAbwBhAGQAcwAvAFIAbwBlAwgAbAAgAFMAZQBlAGQAbwByAGYAIABEAGUAcwBpAGcAbgAgAG8AZgAgAGEAIABQAGkAcABlAGwAaQBuAGUAZAAgAGEAbgBkACAAUABhAHIAYQBtAGUAdABlAHIAaQB6AGUAZAAgAFYATABJAFcAIABQAHIAbwBjAGUAcwBzAG8AcgAuAHAAZABm0hcLGBlXTlMuZGF0YU8RApIAAAAAApIAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9Sb5FsIFNlZWRvcmYgRGVzaWduIzQ5QUM5Q0MucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEmsnMz0uEGwAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9LdgsAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AFJvkWwgU2VlZG9yZiBEZXNpZ24jNDlBQzlDQy5wZGYAAA4AkgBIAFIAbwBlAwgAbAAgAFMAZQBlAGQAbwByAGYAIABEAGUAcwBpAGcAbgAgAG8AZgAgAGEAIABQAGkAcABlAGwAaQBuAGUAZAAgAGEAbgBkACAAUABhAHIAYQBtAGUAdABlAHIAaQB6AGUAZAAgAFYATABJAFcAIABQAHIAbwBjAGUAcwBzAG8AcgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAglVzZXJzL21hdXJpY2VkYXZlcnZlbGR0L0RvY3VtZW50cy9UaGVzaXMvTGFUZVgvRG93bmxvYWRzL1JvZcyIbCBTZWVkb3JmIERlc2lnbiBvZiBhIFBpcGVsaW5lZCBhbmQgUGFyYW1ldGVyaXplZCBWTElXIFByb2Nlc3Nvci5wZGYAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgE1AToBQgPYA9oD3wPqA/MEAQQFBAwEFQQaBCcEKgQ8BD8ERAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAARG}}

@inproceedings{Jeff-Scott:1998fj,
	Author = {Jeff Scott and Lea Hwang Lee and John Arends and Bill Moyer},
	Booktitle = {Proc. IEEE Power Driven Microarchitecture Workshop},
	Date-Added = {2014-03-11 09:46:44 +0000},
	Date-Modified = {2014-03-16 16:37:04 +0000},
	Title = {Designing the Low-Power M*CORE Architecture},
	Year = {1998},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YW8QRABEAG8AdwBuAGwAbwBhAGQAcwAvAEoAZQBmAGYAIABTAGMAbwB0AHQAIABEAGUAcwBpAGcAbgBpAG4AZwAgAHQAaABlACAATABvAHcALQBQAG8AdwBlAHIAIABNICIAQwBPAFIARQAgAEEAcgBjAGgAaQB0AGUAYwB0AHUAcgBlAC4AcABkAGbSFwsYGVdOUy5kYXRhTxECagAAAAACagACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH0plZmYgU2NvdHQgRGVzaWduaW4jNDk1QUE3Ni5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASVqnbPRJn5AAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAz0SL6QAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoASmVmZiBTY290dCBEZXNpZ25pbiM0OTVBQTc2LnBkZgAADgB2ADoASgBlAGYAZgAgAFMAYwBvAHQAdAAgAEQAZQBzAGkAZwBuAGkAbgBnACAAdABoAGUAIABMAG8AdwAtAFAAbwB3AGUAcgAgAE0gIgBDAE8AUgBFACAAQQByAGMAaABpAHQAZQBjAHQAdQByAGUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAHVVc2Vycy9tYXVyaWNlZGF2ZXJ2ZWxkdC9Eb2N1bWVudHMvVGhlc2lzL0xhVGVYL0Rvd25sb2Fkcy9KZWZmIFNjb3R0IERlc2lnbmluZyB0aGUgTG93LVBvd2VyIE3igKJDT1JFIEFyY2hpdGVjdHVyZS5wZGYAABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4BGQEeASYDlAOWA5sDpgOvA70DwQPIA9ED1gPjA+YD+AP7BAAAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAEAg==}}

@book{John-L.-Hennessy:2009wq,
	Author = {John L. Hennessy and David A. Patterson},
	Date-Added = {2014-02-28 12:45:38 +0000},
	Date-Modified = {2014-03-16 16:37:21 +0000},
	Publisher = {Morgan Kaufmann},
	Title = {Computer Organization and Design},
	Year = {2009}}

@inbook{John-L.-Hennessy:2012bs,
	Author = {John L. Hennessy and David A. Patterson},
	Chapter = {Chapter Three: Intstruction-Level Parallelism and Its Exploitation},
	Date-Added = {2014-02-28 12:25:28 +0000},
	Date-Modified = {2014-03-16 16:37:27 +0000},
	Pages = {244},
	Publisher = {Morgan Kaufmann},
	Title = {Computer Architecture, A Quantitative Approach, Fifth edition},
	Year = {2012}}

@article{Wall:1993xy,
	Author = {David W. Wall},
	Date-Added = {2014-02-28 12:23:08 +0000},
	Date-Modified = {2014-02-28 12:24:21 +0000},
	Journal = {WRL Research Report},
	Month = {November},
	Pages = {73},
	Title = {Limits of Instruction-Level Parallelism},
	Year = {1993},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QOkRvd25sb2Fkcy9XYWxsIExpbWl0cyBvZiBJbnN0cnVjdGlvbi1MZXZlbCBQYXJhbGxlbGlzbS5wZGbSFwsYGVdOUy5kYXRhTxECSgAAAAACSgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH1dhbGwgTGltaXRzIG9mIEluc3QjNDhGMEMyOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASPDCjPNj44AAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAzzYwKAAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoAV2FsbCBMaW1pdHMgb2YgSW5zdCM0OEYwQzI4LnBkZgAADgBiADAAVwBhAGwAbAAgAEwAaQBtAGkAdABzACAAbwBmACAASQBuAHMAdAByAHUAYwB0AGkAbwBuAC0ATABlAHYAZQBsACAAUABhAHIAYQBsAGwAZQBsAGkAcwBtAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBpVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvV2FsbCBMaW1pdHMgb2YgSW5zdHJ1Y3Rpb24tTGV2ZWwgUGFyYWxsZWxpc20ucGRmAAATAAEvAAAVAAIAGP//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMsA0ADYAyYDKAMtAzgDQQNPA1MDWgNjA2gDdQN4A4oDjQOSAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA5Q=}}

@mastersthesis{Seedorf:2011fj,
	Author = {Ro\"{e}l Seedorf},
	Date-Added = {2014-02-24 16:01:26 +0000},
	Date-Modified = {2014-03-16 16:29:35 +0000},
	School = {Technical university Delft},
	Title = {Fingerprint Verification on the VEX Processor},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QQ0Rvd25sb2Fkcy9TZWVkb3JmIEZpbmdlcnByaW50IFZlcmlmaWNhdGlvbiBvbiB0aGUgVkVYIFByb2Nlc3Nvci5wZGbSFwsYGVdOUy5kYXRhTxECZAAAAAACZAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH1NlZWRvcmYgRmluZ2VycHJpbnQjNDFBOEM1Ni5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQajFbOYgKwAAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAzmHmkAAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoAU2VlZG9yZiBGaW5nZXJwcmludCM0MUE4QzU2LnBkZgAADgB0ADkAUwBlAGUAZABvAHIAZgAgAEYAaQBuAGcAZQByAHAAcgBpAG4AdAAgAFYAZQByAGkAZgBpAGMAYQB0AGkAbwBuACAAbwBuACAAdABoAGUAIABWAEUAWAAgAFAAcgBvAGMAZQBzAHMAbwByAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgByVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvU2VlZG9yZiBGaW5nZXJwcmludCBWZXJpZmljYXRpb24gb24gdGhlIFZFWCBQcm9jZXNzb3IucGRmABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4A1ADZAOEDSQNLA1ADWwNkA3IDdgN9A4YDiwOYA5sDrQOwA7UAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAADtw==}}

@manual{Joseph-A.-Fisher:2012rm,
	Author = {Joseph A. Fisher},
	Date-Added = {2014-02-24 13:20:33 +0000},
	Date-Modified = {2014-02-24 13:24:10 +0000},
	Howpublished = {pdf},
	Title = {The VEX System},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QLURvd25sb2Fkcy9Kb3NlcGggQS4gRmlzaGVyIFRoZSBWRVggU3lzdGVtLnBkZtIXCxgZV05TLmRhdGFPEQIiAAAAAAIiAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADKuVN0SCsAAAR/LeUfSm9zZXBoIEEuIEZpc2hlciBUaCM0NkE3REMwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABGp9wMlsohEAAAAAAAAAAAABAAMAAAkgAAAAAAAAAAAAAAAAAAAACURvd25sb2FkcwAAEAAIAADKuTdUAAAAEQAIAADJbJQBAAAAAQAYBH8t5QR/BZoDky6AAAUe/gAFHv0AAMAjAAIAa01hY2ludG9zaCBIRDpVc2VyczoAbWF1cmljZWRhdmVydmVsZHQ6AERvY3VtZW50czoAVGhlc2lzOgBMYVRlWDoARG93bmxvYWRzOgBKb3NlcGggQS4gRmlzaGVyIFRoIzQ2QTdEQzAucGRmAAAOAEgAIwBKAG8AcwBlAHAAaAAgAEEALgAgAEYAaQBzAGgAZQByACAAVABoAGUAIABWAEUAWAAgAFMAeQBzAHQAZQBtAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBcVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvSm9zZXBoIEEuIEZpc2hlciBUaGUgVkVYIFN5c3RlbS5wZGYAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgC+AMMAywLxAvMC+AMDAwwDGgMeAyUDLgMzA0ADQwNVA1gDXQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAANf}}

@article{Anthony-Brandon:2013jk,
	Author = {Anthony Brandon and Stephan Wong},
	Date-Added = {2014-02-10 14:11:39 +0000},
	Date-Modified = {2014-03-16 16:36:48 +0000},
	Journal = {EDAA},
	Title = {Support for Dynamic Issue Width in VLIW Processors using Generic Binaries},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QRURvd25sb2Fkcy9BbnRob255IEJyYW5kb24gU3VwcG9ydCBmb3IgRHluYW1pYyBJc3N1ZSBXaWR0aCBpbiBWTElXLnBkZtIXCxgZV05TLmRhdGFPEQJqAAAAAAJqAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADKuVN0SCsAAAR/LeUfQW50aG9ueSBCcmFuZG9uIFN1cCM0ODdCRTFELnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABIe+Hc8enIoAAAAAAAAAAAABAAMAAAkgAAAAAAAAAAAAAAAAAAAACURvd25sb2FkcwAAEAAIAADKuTdUAAAAEQAIAADPHo56AAAAAQAYBH8t5QR/BZoDky6AAAUe/gAFHv0AAMAjAAIAa01hY2ludG9zaCBIRDpVc2VyczoAbWF1cmljZWRhdmVydmVsZHQ6AERvY3VtZW50czoAVGhlc2lzOgBMYVRlWDoARG93bmxvYWRzOgBBbnRob255IEJyYW5kb24gU3VwIzQ4N0JFMUQucGRmAAAOAHgAOwBBAG4AdABoAG8AbgB5ACAAQgByAGEAbgBkAG8AbgAgAFMAdQBwAHAAbwByAHQAIABmAG8AcgAgAEQAeQBuAGEAbQBpAGMAIABJAHMAcwB1AGUAIABXAGkAZAB0AGgAIABpAG4AIABWAEwASQBXAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB0VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvQW50aG9ueSBCcmFuZG9uIFN1cHBvcnQgZm9yIER5bmFtaWMgSXNzdWUgV2lkdGggaW4gVkxJVy5wZGYAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDWANsA4wNRA1MDWANjA2wDegN+A4UDjgOTA6ADowO1A7gDvQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAO/}}

@article{Lowney:1993qy,
	Author = {P. Geoffrey Lowney and Lowney, P. Geoffrey and Freudenberger, Stefan M. and Karzes, Thomas J. and Lichtenstein, W. D. and Nix, Robert P. and O'donnell, John S. and Ruttenberg, John C."},
	Date-Added = {2014-01-20 11:24:50 +0000},
	Date-Modified = {2014-01-20 11:24:50 +0000},
	Doi = {10.1.1.112.9778},
	Journal = {JOURNAL OF SUPERCOMPUTING},
	Pages = {51--142},
	Title = {The Multiflow Trace Scheduling Compiler},
	Volume = {7},
	Year = {1993},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QPERvd25sb2Fkcy9Mb3duZXkgVGhlIE11bHRpZmxvdyBUcmFjZSBTY2hlZHVsaW5nIENvbXBpbGVyLnBkZtIXCxgZV05TLmRhdGFPEQJQAAAAAAJQAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADKuVN0SCsAAAR/LeUfTG93bmV5IFRoZSBNdWx0aWZsbyM0OUI4QzIwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJuMIM9NLRwAAAAAAAAAAAABAAMAAAkgAAAAAAAAAAAAAAAAAAAACURvd25sb2FkcwAAEAAIAADKuTdUAAAAEQAIAADPTR8MAAAAAQAYBH8t5QR/BZoDky6AAAUe/gAFHv0AAMAjAAIAa01hY2ludG9zaCBIRDpVc2VyczoAbWF1cmljZWRhdmVydmVsZHQ6AERvY3VtZW50czoAVGhlc2lzOgBMYVRlWDoARG93bmxvYWRzOgBMb3duZXkgVGhlIE11bHRpZmxvIzQ5QjhDMjAucGRmAAAOAGYAMgBMAG8AdwBuAGUAeQAgAFQAaABlACAATQB1AGwAdABpAGYAbABvAHcAIABUAHIAYQBjAGUAIABTAGMAaABlAGQAdQBsAGkAbgBnACAAQwBvAG0AcABpAGwAZQByAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBrVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvTG93bmV5IFRoZSBNdWx0aWZsb3cgVHJhY2UgU2NoZWR1bGluZyBDb21waWxlci5wZGYAABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4AzQDSANoDLgMwAzUDQANJA1cDWwNiA2sDcAN9A4ADkgOVA5oAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAADnA==},
	Bdsk-Url-1 = {http://citeseer.ist.psu.edu/viewdoc/summary?doi=10.1.1.112.9778}}

@article{Fisher:1983:VLI:1067651.801649,
	Acmid = {801649},
	Address = {New York, NY, USA},
	Author = {Fisher, Joseph A.},
	Date-Added = {2014-01-20 11:15:23 +0000},
	Date-Modified = {2014-01-20 11:15:23 +0000},
	Issn = {0163-5964},
	Issue_Date = {June 1983},
	Journal = {SIGARCH Comput. Archit. News},
	Month = jun,
	Number = {3},
	Numpages = {11},
	Pages = {140--150},
	Publisher = {ACM},
	Title = {Very Long Instruction Word Architectures and the ELI-512},
	Url = {http://dl.acm.org/citation.cfm?id=1067651.801649},
	Volume = {11},
	Year = {1983},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QPURvd25sb2Fkcy9GaXNoZXIgVmVyeSBMb25nIEluc3RydWN0aW9uIFdvcmQgQXJjaGl0ZWN0dXJlcy5wZGbSFwsYGVdOUy5kYXRhTxECUgAAAAACUgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH0Zpc2hlciBWZXJ5IExvbmcgSW4jNDlCOEM1My5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASbjFPPTS1TAAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAz00fQwAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoARmlzaGVyIFZlcnkgTG9uZyBJbiM0OUI4QzUzLnBkZgAADgBoADMARgBpAHMAaABlAHIAIABWAGUAcgB5ACAATABvAG4AZwAgAEkAbgBzAHQAcgB1AGMAdABpAG8AbgAgAFcAbwByAGQAIABBAHIAYwBoAGkAdABlAGMAdAB1AHIAZQBzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBsVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvRmlzaGVyIFZlcnkgTG9uZyBJbnN0cnVjdGlvbiBXb3JkIEFyY2hpdGVjdHVyZXMucGRmABMAAS8AABUAAgAY//8AAIAG0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVQBgAGcAagBsAG4AcQBzAHUAdwCEAI4AzgDTANsDMQMzAzgDQwNMA1oDXgNlA24DcwOAA4MDlQOYA50AAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAADnw==},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=1067651.801649}}

@misc{llvm:presentation,
	Author = {Chris Lattner},
	Date-Added = {2014-01-17 15:17:38 +0000},
	Date-Modified = {2014-02-10 14:14:12 +0000},
	Howpublished = {Presentation},
	Title = {The LLVM Compiler Framework and Infrastructure (Part 1)},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QUkRvd25sb2Fkcy9PbGF0dW5qaSBSdXdhc2UgVGhlIExMVk0gQ29tcGlsZXIgRnJhbWV3b3JrIGFuZCBJbmZyYXN0cnVjdHVyZSAoUGFydC5wZGbSFwsYGVdOUy5kYXRhTxECkgAAAAACkgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAyrlTdEgrAAAEfy3lH09sYXR1bmppIFJ1d2FzZSBUaGUjNDdGMkUxNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAR/LhTO/wi4AAAAAAAAAAAAAQADAAAJIAAAAAAAAAAAAAAAAAAAAAlEb3dubG9hZHMAABAACAAAyrk3VAAAABEACAAAzv76qAAAAAEAGAR/LeUEfwWaA5MugAAFHv4ABR79AADAIwACAGtNYWNpbnRvc2ggSEQ6VXNlcnM6AG1hdXJpY2VkYXZlcnZlbGR0OgBEb2N1bWVudHM6AFRoZXNpczoATGFUZVg6AERvd25sb2FkczoAT2xhdHVuamkgUnV3YXNlIFRoZSM0N0YyRTE0LnBkZgAADgCSAEgATwBsAGEAdAB1AG4AagBpACAAUgB1AHcAYQBzAGUAIABUAGgAZQAgAEwATABWAE0AIABDAG8AbQBwAGkAbABlAHIAIABGAHIAYQBtAGUAdwBvAHIAawAgAGEAbgBkACAASQBuAGYAcgBhAHMAdAByAHUAYwB0AHUAcgBlACAAKABQAGEAcgB0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgCBVXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvT2xhdHVuamkgUnV3YXNlIFRoZSBMTFZNIENvbXBpbGVyIEZyYW1ld29yayBhbmQgSW5mcmFzdHJ1Y3R1cmUgKFBhcnQucGRmAAATAAEvAAAVAAIAGP//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAOMA6ADwA4YDiAONA5gDoQOvA7MDugPDA8gD1QPYA+oD7QPyAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA/Q=}}

@webpage{clang:features,
	Author = {Clang},
	Date-Added = {2014-01-17 14:58:54 +0000},
	Date-Modified = {2014-03-17 18:36:30 +0000},
	Keywords = {Clang LLVM Features},
	Lastchecked = {17-January-2014},
	Title = {Clang - Features and Goals},
	Url = {http://clang.llvm.org/features.html},
	Urldate = {17-January-2014},
	Bdsk-Url-1 = {http://clang.llvm.org/features.html}}

@inproceedings{854391,
	Abstract = {Lx is a scalable and customizable VLIW processor technology platform designed by Hewlett-Packard and STMicroelectronics that allows variations in instruction issue width, the number and capabilities of structures and the processor instruction set. For Lx we developed the architecture and software from the beginning to support both scalability (variable numbers of identical processing resources) and customizability (special purpose resources). In this paper we consider the following issues. When is customization or scaling beneficial? How can one determine the right degree of customization or scaling for a particular application domain? What architectural compromises were made in the Lx project to contain the complexity inherent in a customizable and scalable processor family? The experiments described in the paper show that specialization for an application domain is effective, yielding large gains in price/performance ratio. We also show how scaling machine resources scales performance, although not uniformly across all applications. Finally we show that customization on an application-by-application basis is today still very dangerous and much remains to be done for it to become a viable solution.},
	Author = {Faraboschi, P. and Brown, G. and Fisher, J. and Desoll, G. and Homewood, F.},
	Booktitle = {Computer Architecture, 2000. Proceedings of the 27th International Symposium on},
	Date-Added = {2013-11-27 16:31:31 +0000},
	Date-Modified = {2013-11-27 16:31:31 +0000},
	Issn = {1063-6897},
	Keywords = {embedded systems;parallel architectures;Lx;VLIW processor technology;application domain;customizable VLIW embedded processing;instruction issue width;scalable processor;technology platform},
	Pages = {203-213},
	Title = {Lx: a technology platform for customizable VLIW embedded processing},
	Year = {2000},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QUERvd25sb2Fkcy9GYXJhYm9zY2hpIEx4IGEgdGVjaG5vbG9neSBwbGF0Zm9ybSBmb3IgY3VzdG9taXphYmxlIFZMSVcgZW1iZWRkZWQucGRm0hcLGBlXTlMuZGF0YU8RAowAAAAAAowAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABH8t5R9GYXJhYm9zY2hpIEx4IGEgdGVjIzQ5QjhCQzUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm4vFz00spgAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM9NHpYAAAABABgEfy3lBH8FmgOTLoAABR7+AAUe/QAAwCMAAgBrTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AExhVGVYOgBEb3dubG9hZHM6AEZhcmFib3NjaGkgTHggYSB0ZWMjNDlCOEJDNS5wZGYAAA4AjgBGAEYAYQByAGEAYgBvAHMAYwBoAGkAIABMAHgAIABhACAAdABlAGMAaABuAG8AbABvAGcAeQAgAHAAbABhAHQAZgBvAHIAbQAgAGYAbwByACAAYwB1AHMAdABvAG0AaQB6AGEAYgBsAGUAIABWAEwASQBXACAAZQBtAGIAZQBkAGQAZQBkAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgB/VXNlcnMvbWF1cmljZWRhdmVydmVsZHQvRG9jdW1lbnRzL1RoZXNpcy9MYVRlWC9Eb3dubG9hZHMvRmFyYWJvc2NoaSBMeCBhIHRlY2hub2xvZ3kgcGxhdGZvcm0gZm9yIGN1c3RvbWl6YWJsZSBWTElXIGVtYmVkZGVkLnBkZgAAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDhAOYA7gN+A4ADhQOQA5kDpwOrA7IDuwPAA80D0APiA+UD6gAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAPs}}

@book{Joseph-A.-Fisher:2005cr,
	Author = {Joseph A. Fisher and Paolo Faraboschi and Cliff Young},
	Date-Added = {2013-11-27 16:25:10 +0000},
	Date-Modified = {2014-03-16 16:37:15 +0000},
	Publisher = {Elsevier},
	Title = {Embedded computing: A VLIW Approach to Architecture, Compilers and Tools},
	Year = {2005},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QXC4uL1RoZXNpcy9Eb3dubG9hZHMvSm9zZXBoIEEuIEZpc2hlciBFbWJlZGRlZCBjb21wdXRpbmcgQSBWTElXIEFwcHJvYWNoIHRvIEFyY2hpdGVjdHVyZSwucGRm0hcLGBlXTlMuZGF0YU8RApIAAAAAApIAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABGugeB9Kb3NlcGggQS4gRmlzaGVyIEVtIzNBOUQ0QTgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADqdSozbAxyQAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM2wFakAAAABABgEa6B4BGugOwOTLoAABR7+AAUe/QAAwCMAAgBsTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AFRoZXNpczoARG93bmxvYWRzOgBKb3NlcGggQS4gRmlzaGVyIEVtIzNBOUQ0QTgucGRmAA4AkgBIAEoAbwBzAGUAcABoACAAQQAuACAARgBpAHMAaABlAHIAIABFAG0AYgBlAGQAZABlAGQAIABjAG8AbQBwAHUAdABpAG4AZwAgAEEAIABWAEwASQBXACAAQQBwAHAAcgBvAGEAYwBoACAAdABvACAAQQByAGMAaABpAHQAZQBjAHQAdQByAGUALAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAglVzZXJzL21hdXJpY2VkYXZlcnZlbGR0L0RvY3VtZW50cy9UaGVzaXMvVGhlc2lzL0Rvd25sb2Fkcy9Kb3NlcGggQS4gRmlzaGVyIEVtYmVkZGVkIGNvbXB1dGluZyBBIFZMSVcgQXBwcm9hY2ggdG8gQXJjaGl0ZWN0dXJlLC5wZGYAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDtAPIA+gOQA5IDlwOiA6sDuQO9A8QDzQPSA98D4gP0A/cD/AAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAP+}}

@mastersthesis{As:2008rt,
	Address = {Mekelweg 4, 2628 CD, Delft, The Netherlands},
	Author = {Thijs van As},
	Date-Added = {2013-11-27 16:21:23 +0000},
	Date-Modified = {2014-03-17 18:37:51 +0000},
	Publisher = {TU Delft},
	School = {Technical university Delft},
	Title = {$\rho$-VEX: A Reconfigurable and Extensible VLIW Processor-VEX: A Reconfigurable and Extensible VLIW Processor},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YW8QTwAuAC4ALwBUAGgAZQBzAGkAcwAvAEQAbwB3AG4AbABvAGEAZABzAC8AQQBzACADwQAtAFYARQBYACAAQQAgAFIAZQBjAG8AbgBmAGkAZwB1AHIAYQBiAGwAZQAgAGEAbgBkACAARQB4AHQAZQBuAHMAaQBiAGwAZQAgAFYATABJAFcAIABQAHIAbwBjAGUAcwBzAG8AcgAuAHAAZABm0hcLGBlXTlMuZGF0YU8RAlwAAAAAAlwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMq5U3RIKwAABGugeA9BcyAjMzkzMkU4OS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADky6JzZ7QZQAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAJRG93bmxvYWRzAAAQAAgAAMq5N1QAAAARAAgAAM2etEUAAAABABgEa6B4BGugOwOTLoAABR7+AAUe/QAAwCMAAgBcTWFjaW50b3NoIEhEOlVzZXJzOgBtYXVyaWNlZGF2ZXJ2ZWxkdDoARG9jdW1lbnRzOgBUaGVzaXM6AFRoZXNpczoARG93bmxvYWRzOgBBcyAjMzkzMkU4OS5wZGYADgB4ADsAQQBzACADwQAtAFYARQBYACAAQQAgAFIAZQBjAG8AbgBmAGkAZwB1AHIAYQBiAGwAZQAgAGEAbgBkACAARQB4AHQAZQBuAHMAaQBiAGwAZQAgAFYATABJAFcAIABQAHIAbwBjAGUAcwBzAG8AcgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAdlVzZXJzL21hdXJpY2VkYXZlcnZlbGR0L0RvY3VtZW50cy9UaGVzaXMvVGhlc2lzL0Rvd25sb2Fkcy9BcyDPgS1WRVggQSBSZWNvbmZpZ3VyYWJsZSBhbmQgRXh0ZW5zaWJsZSBWTElXIFByb2Nlc3Nvci5wZGYAEwABLwAAFQACABj//wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgEvATQBPAOcA54DowOuA7cDxQPJA9AD2QPeA+sD7gQABAMECAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAQK}}
