`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/12/24 00:28:05
// Design Name: 
// Module Name: ajxd
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ajxd(
    input btn_in,
    input btn_clk,
    output btn_out
    );  
    reg  btn0=0;//å®šä¹‰äº†btn0å¯„å­˜å™?
    reg  btn1=0;//å®šä¹‰äº†btn1å¯„å­˜å™?
    reg  btn2=0;//å®šä¹‰äº†btn2å¯„å­˜å™?
  //åœ¨ä¸‹é¢å‚è€ƒè¯¾ä»¶ç¨‹åºï¼Œè‡ªå·±å¡«å†™å¯¹æŒ‰é”®btn_inçš„æ¶ˆæŠ–ç¨‹åº?
    always@(posedge btn_clk)
    begin
        btn0<=btn_in;
        btn1<=btn0;
        btn2<=btn1;
    end
    assign btn_out=(btn2&btn1&btn0)|(~btn2&btn1&btn0); 
 
 
 //ä¸Šé¢é¡»å¡«å†™å¯¹æŒ‰é”®btn_inçš„æ¶ˆæŠ–ç¨‹åº?
endmodule
