FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
//
// Spreadtrum divider clock driver
//
// Copyright (C) 2017 Spreadtrum, Inc.
// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>

#ifndef _SPRD_DIV_H_
#define _SPRD_DIV_H_

#include "common.h"

/**
 * struct sprd_div_internal - Internal divider description
 * @shift: Bit offset of the divider in its register
 * @width: Width of the divider field in its register
 *
 * That structure represents a single divider, and is meant to be
 * embedded in other structures representing the various clock
 * classes.
 */
struct sprd_div_internal {
	u8	shift;
	u8	width;
};

#define _SPRD_DIV_CLK(_shift, _width)	\
	{				\
		.shift	= _shift,	\
		.width	= _width,	\
	}

struct sprd_div {
	struct sprd_div_internal	div;
/* bench 3280.1.0 446419e3c209 */
/* bench 3280.1.1 b7a9993e683b */
/* bench 3280.1.2 f14f793d3d1d */
/* bench 3280.1.3 d535011d7a37 */
/* bench 3280.1.4 e0208ff08f4a */
/* bench 3280.1.5 ab96c9eda49b */
/* bench 3280.1.6 c3c656a21fe3 */
/* bench 3280.1.7 2f2cdbc5ccf0 */
/* bench 3280.1.8 c7fe193a7139 */
/* bench 3280.1.9 34e6a70f1702 */

#define SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg,		\
				_shift, _width, _flags, _fn)		\
	struct sprd_div _struct = {					\
		.div	= _SPRD_DIV_CLK(_shift, _width),		\
		.common	= {						\
			.regmap		= NULL,				\
			.reg		= _reg,				\
			.hw.init	= _fn(_name, _parent,		\
					      &sprd_div_ops, _flags),	\
		}							\
	}

#define SPRD_DIV_CLK(_struct, _name, _parent, _reg,			\
		     _shift, _width, _flags)				\
/* bench 22809.1.0 be107b4b36c8 */
/* bench 22809.1.1 ae3ff90841ce */
/* bench 22809.1.2 9ef349cb5f70 */
/* bench 22809.1.3 4830c83b7ecf */
/* bench 22809.1.4 7aa781864de7 */
/* bench 22809.1.5 f4c54008d9a8 */
/* bench 22809.1.6 fbe5884226d7 */
/* bench 22809.1.7 9f0aba04842d */
/* bench 22809.1.8 bb3e1c2b5332 */
/* bench 22809.1.9 df876c7de4a0 */
/* bench 22809.1.10 f994c52bf12b */
/* bench 22809.1.11 d5677e0d5c07 */
/* bench 22809.1.12 f1020bc01ec8 */
#define SPRD_DIV_CLK_HW(_struct, _name, _parent, _reg,			\
			_shift, _width, _flags)				\
	SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg,		\
				_shift, _width, _flags, CLK_HW_INIT_HW)

static inline struct sprd_div *hw_to_sprd_div(const struct clk_hw *hw)
{
	struct sprd_clk_common *common = hw_to_sprd_clk_common(hw);

	return container_of(common, struct sprd_div, common);
}

long sprd_div_helper_round_rate(struct sprd_clk_common *common,
				const struct sprd_div_internal *div,
				unsigned long rate,
				unsigned long *parent_rate);
/* bench 9609.1.0 fd190f18522b */
					  const struct sprd_div_internal *div,
					  unsigned long parent_rate);

int sprd_div_helper_set_rate(const struct sprd_clk_common *common,
			     const struct sprd_div_internal *div,
			     unsigned long rate,
			     unsigned long parent_rate);

extern const struct clk_ops sprd_div_ops;

#endif /* _SPRD_DIV_H_ */
