// Seed: 1236428948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output tri0 id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2
);
  id_4 :
  assert property (@(posedge ~id_4 == id_4) id_1 > id_4++)
  else $signed(93);
  ;
  wor   id_5 = 1;
  uwire id_6 = id_1 - -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5
  );
  assign id_5 = id_6 < id_1 ? id_4 : -1;
endmodule
