<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\impl\gwsynthesis\heroe.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\heroe.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug  5 01:44:58 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2962</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3089</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>139</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>fsm_0_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fsm/clkDBG_s1/Q </td>
</tr>
<tr>
<td>fsm/clk_WL</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fsm/clk_WL_s1/Q </td>
</tr>
<tr>
<td>keypad/clk_key</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>keypad/clk_key_s1/Q </td>
</tr>
<tr>
<td>display/clk_barrido</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>display/clk_barrido_s1/Q </td>
</tr>
<tr>
<td>menu/clk_menu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>menu/clk_menu_s1/Q </td>
</tr>
<tr>
<td>generador_obstaculos_4_1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>colision/bono_tomado_s0/Q </td>
</tr>
<tr>
<td>clk_obstaculos_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>generador_obstaculos/clk_obstaculos_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>167.553(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>141.604(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>fsm_0_2</td>
<td>100.000(MHz)</td>
<td>184.359(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>fsm/clk_WL</td>
<td>100.000(MHz)</td>
<td>796.744(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>keypad/clk_key</td>
<td>100.000(MHz)</td>
<td>301.120(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>display/clk_barrido</td>
<td>100.000(MHz)</td>
<td>261.511(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>menu/clk_menu</td>
<td>100.000(MHz)</td>
<td>254.274(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>generador_obstaculos_4_1</td>
<td>100.000(MHz)</td>
<td>658.823(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>clk_obstaculos_Z</td>
<td>100.000(MHz)</td>
<td>130.522(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm_0_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm_0_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm/clk_WL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm/clk_WL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>keypad/clk_key</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>keypad/clk_key</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>display/clk_barrido</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>display/clk_barrido</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>menu/clk_menu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>menu/clk_menu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>generador_obstaculos_4_1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>generador_obstaculos_4_1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_obstaculos_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_obstaculos_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.937</td>
<td>fsm/presente_2_s0/Q</td>
<td>colision/W_or_L_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_obstaculos_Z:[F]</td>
<td>5.000</td>
<td>3.382</td>
<td>2.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.553</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>5.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.289</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>5.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.162</td>
<td>fsm/presente_2_s0/Q</td>
<td>colision/bono_tomado_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_obstaculos_Z:[F]</td>
<td>5.000</td>
<td>3.382</td>
<td>1.709</td>
</tr>
<tr>
<td>5</td>
<td>0.146</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>5.119</td>
</tr>
<tr>
<td>6</td>
<td>0.184</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>5.082</td>
</tr>
<tr>
<td>7</td>
<td>0.312</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.953</td>
</tr>
<tr>
<td>8</td>
<td>0.480</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.785</td>
</tr>
<tr>
<td>9</td>
<td>0.600</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.665</td>
</tr>
<tr>
<td>10</td>
<td>0.881</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.384</td>
</tr>
<tr>
<td>11</td>
<td>0.885</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.381</td>
</tr>
<tr>
<td>12</td>
<td>0.885</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.381</td>
</tr>
<tr>
<td>13</td>
<td>0.887</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.378</td>
</tr>
<tr>
<td>14</td>
<td>0.943</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.323</td>
</tr>
<tr>
<td>15</td>
<td>1.022</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.244</td>
</tr>
<tr>
<td>16</td>
<td>1.024</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.241</td>
</tr>
<tr>
<td>17</td>
<td>1.024</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.241</td>
</tr>
<tr>
<td>18</td>
<td>1.037</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.229</td>
</tr>
<tr>
<td>19</td>
<td>1.062</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.203</td>
</tr>
<tr>
<td>20</td>
<td>1.062</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.203</td>
</tr>
<tr>
<td>21</td>
<td>1.063</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.203</td>
</tr>
<tr>
<td>22</td>
<td>1.188</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.078</td>
</tr>
<tr>
<td>23</td>
<td>1.262</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>fsm_0_2:[R]</td>
<td>10.000</td>
<td>4.665</td>
<td>4.003</td>
</tr>
<tr>
<td>24</td>
<td>1.169</td>
<td>colision/W_or_L_1_s0/Q</td>
<td>generador_obstaculos/tipo_obs_0_s0/CE</td>
<td>clk_obstaculos_Z:[F]</td>
<td>clk_obstaculos_Z:[R]</td>
<td>5.000</td>
<td>0.106</td>
<td>3.690</td>
</tr>
<tr>
<td>25</td>
<td>1.169</td>
<td>colision/W_or_L_1_s0/Q</td>
<td>generador_obstaculos/tipo_obs_3_s0/CE</td>
<td>clk_obstaculos_Z:[F]</td>
<td>clk_obstaculos_Z:[R]</td>
<td>5.000</td>
<td>0.106</td>
<td>3.690</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.999</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>fsm_0_2:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.625</td>
<td>0.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.283</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_1_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.283</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_2_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.283</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_3_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.283</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_4_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.283</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_5_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.280</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_6_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.280</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_7_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.280</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_8_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.280</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_9_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.280</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_10_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.280</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_11_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.175</td>
<td>keypad/keypad_pressed_s0/Q</td>
<td>fsm/conmutacion_s2/RESET</td>
<td>keypad/clk_key:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.596</td>
<td>0.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.152</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_18_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.152</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_19_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.152</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_20_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.152</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_21_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.152</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_22_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.152</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_23_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.143</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_12_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.143</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_13_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.143</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_14_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.143</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_15_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.143</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_16_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.143</td>
<td>generador_obstaculos/mundo_0_s0/Q</td>
<td>generador_obstaculos/counter_17_s0/RESET</td>
<td>generador_obstaculos_4_1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.669</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>2</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>3</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>4</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>5</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>6</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>7</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>8</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>9</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>10</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>11</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>12</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>13</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>14</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>15</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>16</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>17</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>18</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>19</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>20</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>21</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>22</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>23</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>24</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
<tr>
<td>25</td>
<td>3.498</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.166</td>
<td>1.301</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.338</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-3.540</td>
<td>0.925</td>
</tr>
<tr>
<td>2</td>
<td>2.338</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-3.540</td>
<td>0.925</td>
</tr>
<tr>
<td>3</td>
<td>2.338</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-3.540</td>
<td>0.925</td>
</tr>
<tr>
<td>4</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>5</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>6</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>7</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>8</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>9</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>10</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>11</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>12</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>13</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>14</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>15</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>16</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>17</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>18</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>19</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>20</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>21</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>22</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>23</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>24</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
<tr>
<td>25</td>
<td>5.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.085</td>
<td>0.925</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/presente_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/presente_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counter_WL_26_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counter_WL_22_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counter_WL_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counterDBG_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keypad/counter_key_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display/counter_25_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display/counter_26_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keypad/counter_key_26_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>colision/W_or_L_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_obstaculos_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R36C33[0][B]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>7.682</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.053</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C34[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>8.088</td>
<td>0.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>colision/n17_s2/I3</td>
</tr>
<tr>
<td>8.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">colision/n17_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">colision/W_or_L_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>47</td>
<td>R22C38[1][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>8.119</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>colision/W_or_L_1_s0/CLK</td>
</tr>
<tr>
<td>8.084</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>colision/W_or_L_1_s0</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>colision/W_or_L_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.382</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 37.872%; route: 1.312, 52.791%; tC2Q: 0.232, 9.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.119, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/I2</td>
</tr>
<tr>
<td>10.499</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s23/I1</td>
</tr>
<tr>
<td>10.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s23/F</td>
</tr>
<tr>
<td>11.785</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/I1</td>
</tr>
<tr>
<td>12.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/F</td>
</tr>
<tr>
<td>12.357</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/I2</td>
</tr>
<tr>
<td>12.906</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I3</td>
</tr>
<tr>
<td>13.540</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>13.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.121, 53.644%; route: 2.465, 42.369%; tC2Q: 0.232, 3.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/I2</td>
</tr>
<tr>
<td>10.499</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s23/I1</td>
</tr>
<tr>
<td>10.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s23/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s17/I0</td>
</tr>
<tr>
<td>12.175</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s17/F</td>
</tr>
<tr>
<td>12.177</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13/I3</td>
</tr>
<tr>
<td>12.726</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13/F</td>
</tr>
<tr>
<td>12.727</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/I3</td>
</tr>
<tr>
<td>13.276</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.187, 57.383%; route: 2.135, 38.440%; tC2Q: 0.232, 4.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>colision/bono_tomado_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_obstaculos_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R36C33[0][B]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>7.682</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.009</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R23C34[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>8.211</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td style=" font-weight:bold;">colision/bono_tomado_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>47</td>
<td>R22C38[1][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>8.119</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/CLK</td>
</tr>
<tr>
<td>8.084</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>colision/bono_tomado_s0</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.382</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 19.130%; route: 1.150, 67.298%; tC2Q: 0.232, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.119, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/I2</td>
</tr>
<tr>
<td>10.499</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s18/I2</td>
</tr>
<tr>
<td>10.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s18/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s13/I0</td>
</tr>
<tr>
<td>12.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s13/F</td>
</tr>
<tr>
<td>12.271</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I2</td>
</tr>
<tr>
<td>12.841</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>12.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.563, 50.068%; route: 2.324, 45.400%; tC2Q: 0.232, 4.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.852</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6/I1</td>
</tr>
<tr>
<td>10.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I3</td>
</tr>
<tr>
<td>11.769</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>11.771</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s11/I2</td>
</tr>
<tr>
<td>12.341</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s11/F</td>
</tr>
<tr>
<td>12.342</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/I3</td>
</tr>
<tr>
<td>12.804</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/F</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 51.458%; route: 2.235, 43.977%; tC2Q: 0.232, 4.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/I2</td>
</tr>
<tr>
<td>10.499</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s12/I2</td>
</tr>
<tr>
<td>10.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s12/F</td>
</tr>
<tr>
<td>11.384</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s15/I3</td>
</tr>
<tr>
<td>11.933</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s15/F</td>
</tr>
<tr>
<td>12.105</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13/I1</td>
</tr>
<tr>
<td>12.675</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13/F</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.659, 53.681%; route: 2.062, 41.635%; tC2Q: 0.232, 4.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.852</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6/I1</td>
</tr>
<tr>
<td>10.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/I0</td>
</tr>
<tr>
<td>11.494</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s14/I2</td>
</tr>
<tr>
<td>11.957</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s14/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/I1</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/F</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 52.389%; route: 2.046, 42.763%; tC2Q: 0.232, 4.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.852</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s15/I2</td>
</tr>
<tr>
<td>10.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s15/F</td>
</tr>
<tr>
<td>11.291</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/I1</td>
</tr>
<tr>
<td>11.753</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/I3</td>
</tr>
<tr>
<td>12.387</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.958, 41.969%; route: 2.475, 53.059%; tC2Q: 0.232, 4.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n539_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n539_s1/F</td>
</tr>
<tr>
<td>12.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 56.315%; route: 1.683, 38.393%; tC2Q: 0.232, 5.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n542_s1/I3</td>
</tr>
<tr>
<td>12.103</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n542_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 58.349%; route: 1.593, 36.354%; tC2Q: 0.232, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n541_s1/I3</td>
</tr>
<tr>
<td>12.103</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n541_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 58.349%; route: 1.593, 36.354%; tC2Q: 0.232, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.551</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n536_s1/I3</td>
</tr>
<tr>
<td>12.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n536_s1/F</td>
</tr>
<tr>
<td>12.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 58.378%; route: 1.590, 36.324%; tC2Q: 0.232, 5.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.496</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n543_s1/I2</td>
</tr>
<tr>
<td>12.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n543_s1/F</td>
</tr>
<tr>
<td>12.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 59.130%; route: 1.535, 35.503%; tC2Q: 0.232, 5.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.396</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n537_s1/I3</td>
</tr>
<tr>
<td>11.966</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n537_s1/F</td>
</tr>
<tr>
<td>11.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.577, 60.724%; route: 1.435, 33.809%; tC2Q: 0.232, 5.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.501</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n533_s1/I3</td>
</tr>
<tr>
<td>11.963</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n533_s1/F</td>
</tr>
<tr>
<td>11.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 58.212%; route: 1.540, 36.318%; tC2Q: 0.232, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.501</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s2/I3</td>
</tr>
<tr>
<td>11.963</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s2/F</td>
</tr>
<tr>
<td>11.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 58.212%; route: 1.540, 36.318%; tC2Q: 0.232, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.402</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n544_s3/I2</td>
</tr>
<tr>
<td>11.951</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n544_s3/F</td>
</tr>
<tr>
<td>11.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 60.446%; route: 1.441, 34.067%; tC2Q: 0.232, 5.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.464</td>
<td>0.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n538_s1/I3</td>
</tr>
<tr>
<td>11.926</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n538_s1/F</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 58.738%; route: 1.502, 35.743%; tC2Q: 0.232, 5.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.464</td>
<td>0.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n535_s1/I3</td>
</tr>
<tr>
<td>11.926</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n535_s1/F</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 58.738%; route: 1.502, 35.743%; tC2Q: 0.232, 5.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.463</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n540_s1/I3</td>
</tr>
<tr>
<td>11.925</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n540_s1/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 58.749%; route: 1.502, 35.730%; tC2Q: 0.232, 5.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I1</td>
</tr>
<tr>
<td>9.435</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>9.852</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s15/I2</td>
</tr>
<tr>
<td>10.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s15/F</td>
</tr>
<tr>
<td>10.796</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/I1</td>
</tr>
<tr>
<td>11.167</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/F</td>
</tr>
<tr>
<td>11.338</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s6/I3</td>
</tr>
<tr>
<td>11.800</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s6/F</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 45.784%; route: 1.979, 48.526%; tC2Q: 0.232, 5.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>4.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>4.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>7.954</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>8.111</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/I3</td>
</tr>
<tr>
<td>9.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s11/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s6/F</td>
</tr>
<tr>
<td>10.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s4/F</td>
</tr>
<tr>
<td>11.119</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>11.581</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>11.725</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 61.673%; route: 1.302, 32.532%; tC2Q: 0.232, 5.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>colision/W_or_L_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/tipo_obs_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_obstaculos_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_obstaculos_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>47</td>
<td>R22C38[1][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>8.119</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>colision/W_or_L_1_s0/CLK</td>
</tr>
<tr>
<td>8.351</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">colision/W_or_L_1_s0/Q</td>
</tr>
<tr>
<td>8.869</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>generador_obstaculos/conteo_obs_6_s7/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/conteo_obs_6_s7/F</td>
</tr>
<tr>
<td>9.731</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>generador_obstaculos/display_obs_20_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/display_obs_20_s3/F</td>
</tr>
<tr>
<td>11.153</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td>generador_obstaculos/tipo_obs_3_s5/I3</td>
</tr>
<tr>
<td>11.480</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/tipo_obs_3_s5/F</td>
</tr>
<tr>
<td>11.809</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/tipo_obs_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R22C38[1][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][B]</td>
<td>generador_obstaculos/tipo_obs_0_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C32[2][B]</td>
<td>generador_obstaculos/tipo_obs_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.106</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.119, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.233, 33.417%; route: 2.225, 60.295%; tC2Q: 0.232, 6.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.013, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>colision/W_or_L_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/tipo_obs_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_obstaculos_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_obstaculos_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>47</td>
<td>R22C38[1][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>8.119</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>colision/W_or_L_1_s0/CLK</td>
</tr>
<tr>
<td>8.351</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">colision/W_or_L_1_s0/Q</td>
</tr>
<tr>
<td>8.869</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>generador_obstaculos/conteo_obs_6_s7/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/conteo_obs_6_s7/F</td>
</tr>
<tr>
<td>9.731</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>generador_obstaculos/display_obs_20_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/display_obs_20_s3/F</td>
</tr>
<tr>
<td>11.153</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td>generador_obstaculos/tipo_obs_3_s5/I3</td>
</tr>
<tr>
<td>11.480</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/tipo_obs_3_s5/F</td>
</tr>
<tr>
<td>11.809</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/tipo_obs_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R22C38[1][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>generador_obstaculos/tipo_obs_3_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>generador_obstaculos/tipo_obs_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.106</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.119, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.233, 33.417%; route: 2.225, 60.295%; tC2Q: 0.232, 6.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.013, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>52.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLK</td>
</tr>
<tr>
<td>52.270</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/Q</td>
</tr>
<tr>
<td>52.397</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2612_s1/I2</td>
</tr>
<tr>
<td>52.741</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2612_s1/F</td>
</tr>
<tr>
<td>52.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.194%; route: 0.127, 18.893%; tC2Q: 0.201, 29.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>generador_obstaculos/counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_1_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>generador_obstaculos/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.816%; route: 0.550, 35.973%; tC2Q: 0.202, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>generador_obstaculos/counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_2_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>generador_obstaculos/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.816%; route: 0.550, 35.973%; tC2Q: 0.202, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>generador_obstaculos/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_3_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>generador_obstaculos/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.816%; route: 0.550, 35.973%; tC2Q: 0.202, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>generador_obstaculos/counter_4_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_4_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>generador_obstaculos/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.816%; route: 0.550, 35.973%; tC2Q: 0.202, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>generador_obstaculos/counter_5_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_5_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>generador_obstaculos/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.816%; route: 0.550, 35.973%; tC2Q: 0.202, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>generador_obstaculos/counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_6_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>generador_obstaculos/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.717%; route: 0.553, 36.098%; tC2Q: 0.202, 13.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>generador_obstaculos/counter_7_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_7_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>generador_obstaculos/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.717%; route: 0.553, 36.098%; tC2Q: 0.202, 13.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>generador_obstaculos/counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_8_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>generador_obstaculos/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.717%; route: 0.553, 36.098%; tC2Q: 0.202, 13.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>generador_obstaculos/counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_9_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>generador_obstaculos/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.717%; route: 0.553, 36.098%; tC2Q: 0.202, 13.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>generador_obstaculos/counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_10_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>generador_obstaculos/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.717%; route: 0.553, 36.098%; tC2Q: 0.202, 13.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>generador_obstaculos/counter_11_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_11_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>generador_obstaculos/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 50.717%; route: 0.553, 36.098%; tC2Q: 0.202, 13.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>keypad/keypad_pressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm/conmutacion_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypad/clk_key:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypad/clk_key</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R33C37[1][A]</td>
<td>keypad/clk_key_s1/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][A]</td>
<td>keypad/keypad_pressed_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R36C37[2][A]</td>
<td style=" font-weight:bold;">keypad/keypad_pressed_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/conmutacion_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/conmutacion_s2/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm/conmutacion_s2</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/conmutacion_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.532</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>generador_obstaculos/counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_18_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>generador_obstaculos/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.806%; route: 0.681, 41.025%; tC2Q: 0.202, 12.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.532</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>generador_obstaculos/counter_19_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_19_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>generador_obstaculos/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.806%; route: 0.681, 41.025%; tC2Q: 0.202, 12.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.532</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>generador_obstaculos/counter_20_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_20_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>generador_obstaculos/counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.806%; route: 0.681, 41.025%; tC2Q: 0.202, 12.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.532</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>generador_obstaculos/counter_21_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_21_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>generador_obstaculos/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.806%; route: 0.681, 41.025%; tC2Q: 0.202, 12.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.532</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>generador_obstaculos/counter_22_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_22_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>generador_obstaculos/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.806%; route: 0.681, 41.025%; tC2Q: 0.202, 12.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.532</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>generador_obstaculos/counter_23_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_23_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>generador_obstaculos/counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.806%; route: 0.681, 41.025%; tC2Q: 0.202, 12.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>generador_obstaculos/counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_12_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>generador_obstaculos/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.549%; route: 0.690, 41.349%; tC2Q: 0.202, 12.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>generador_obstaculos/counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_13_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>generador_obstaculos/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.549%; route: 0.690, 41.349%; tC2Q: 0.202, 12.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>generador_obstaculos/counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_14_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>generador_obstaculos/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.549%; route: 0.690, 41.349%; tC2Q: 0.202, 12.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>generador_obstaculos/counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_15_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>generador_obstaculos/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.549%; route: 0.690, 41.349%; tC2Q: 0.202, 12.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>generador_obstaculos/counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_16_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>generador_obstaculos/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.549%; route: 0.690, 41.349%; tC2Q: 0.202, 12.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/mundo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>generador_obstaculos/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>generador_obstaculos_4_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos_4_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td>colision/bono_tomado_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>generador_obstaculos/mundo_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/mundo_0_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>generador_obstaculos/DIVISOR_24_s16/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/DIVISOR_24_s16/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>generador_obstaculos/n103_s93/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s93/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>generador_obstaculos/n103_s91/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">generador_obstaculos/n103_s91/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/counter_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>generador_obstaculos/counter_17_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>generador_obstaculos/counter_17_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>generador_obstaculos/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.777, 46.549%; route: 0.690, 41.349%; tC2Q: 0.202, 12.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.224</td>
<td>3.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.456</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.524</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.058</td>
<td>3.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.224, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 82.161%; tC2Q: 0.232, 17.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>57.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>58.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>57.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>58.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>57.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>58.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.154</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>74</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.078</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>R35C32[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.069, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/presente_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/presente_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/presente_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/presente_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/presente_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/presente_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counter_WL_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counter_WL_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counter_WL_26_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counter_WL_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counter_WL_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counter_WL_22_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counter_WL_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counter_WL_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counter_WL_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counterDBG_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counterDBG_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counterDBG_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keypad/counter_key_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>keypad/counter_key_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>keypad/counter_key_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/counter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display/counter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display/counter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/counter_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display/counter_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display/counter_26_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keypad/counter_key_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>keypad/counter_key_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>keypad/counter_key_26_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>337</td>
<td>control0[0]</td>
<td>-0.553</td>
<td>2.925</td>
</tr>
<tr>
<td>240</td>
<td>clk_d</td>
<td>-0.937</td>
<td>2.274</td>
</tr>
<tr>
<td>227</td>
<td>fsm_0_2</td>
<td>4.576</td>
<td>3.224</td>
</tr>
<tr>
<td>79</td>
<td>n20_3</td>
<td>47.158</td>
<td>0.983</td>
</tr>
<tr>
<td>74</td>
<td>rst_ao</td>
<td>3.498</td>
<td>1.069</td>
</tr>
<tr>
<td>58</td>
<td>data_out_shift_reg_56_7</td>
<td>45.686</td>
<td>1.668</td>
</tr>
<tr>
<td>58</td>
<td>n815_5</td>
<td>45.744</td>
<td>1.080</td>
</tr>
<tr>
<td>57</td>
<td>n815_11</td>
<td>45.241</td>
<td>1.394</td>
</tr>
<tr>
<td>52</td>
<td>presente_Z[2]</td>
<td>-0.937</td>
<td>1.653</td>
</tr>
<tr>
<td>52</td>
<td>data_to_word_counter_15_10</td>
<td>43.260</td>
<td>1.301</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C38</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R32C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R32C37</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
