$date
	Sun Oct 23 07:52:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#804250
b11 &
b11 %
1$
b11 !
1"
#804251
0"
#804254
b1010 &
b1010 %
#804258
b101 &
b101 %
#804262
b10000 &
b10000 %
#804266
b1000 &
b1000 %
#804270
b100 &
b100 %
#804274
b10 &
b10 %
#804278
b1 &
1#
b1 %
#804282
b0 &
b0 %
0#
0$
#1749948
b10 !
1"
#1749950
b10 &
b10 %
1$
#1749951
0"
#1749954
b1 &
b1 %
1#
#1749958
b0 &
0#
b0 %
0$
#2826161
b1010 !
1"
#2826162
b1010 &
b1010 %
1$
#2826163
0"
#2826166
b101 &
b101 %
#2826170
b10000 &
b10000 %
#2826174
b1000 &
b1000 %
#2826178
b100 &
b100 %
#2826182
b10 &
b10 %
#2826186
b1 &
b1 %
1#
#2826190
b0 &
0#
b0 %
0$
#4500012
