#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Dec 11 18:49:31 2025
# Process ID         : 5440
# Current directory  : C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent18532 C:\Users\javie\OneDrive\Escritorio\UNI 25-26\1ER CUATRI\SED\Trabajo VHDL\VHDL\project_1\project_1.xpr
# Log file           : C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1/vivado.log
# Journal file       : C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1\vivado.jou
# Running On         : Javi_SM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8269 MB
# Swap memory        : 15032 MB
# Total Virtual      : 23302 MB
# Available Virtual  : 10382 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1/project_1.xpr}
update_compile_order -fileset sources_1
add_files -norecurse C:/practicas_examen/practica2_examen/practica2_examen.srcs/sources_1/new/decoder.vhd
update_compile_order -fileset sources_1
close [ open {C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Control_Leds.vhd} w ]
add_files {{C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Control_Leds.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd} w ]
add_files {{C:/Users/javie/OneDrive/Escritorio/UNI 25-26/1ER CUATRI/SED/Trabajo VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd}}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
