Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Cursos/IntroFpga/TrabajoFinal/Test1Suma/Test1Suma/Test1Suma_test_isim_beh.exe -prj C:/Cursos/IntroFpga/TrabajoFinal/Test1Suma/Test1Suma/Test1Suma_test_beh.prj work.Test1Suma_test 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Cursos/IntroFpga/TrabajoFinal/Test1Suma/Test1Suma/floatPointConst.vhd" into library work
Parsing VHDL file "C:/Cursos/IntroFpga/TrabajoFinal/Test1Suma/Test1Suma/Test1Suma.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106640 KB
Fuse CPU Usage: 811 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package floatpointconst
Compiling architecture behavioral of entity Test1Suma [test1suma_default]
Compiling architecture test1suma_test_arq of entity test1suma_test
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Cursos/IntroFpga/TrabajoFinal/Test1Suma/Test1Suma/Test1Suma_test_isim_beh.exe
Fuse Memory Usage: 123328 KB
Fuse CPU Usage: 1169 ms
