Classic Timing Analyzer report for COADEXP3
Mon Nov 06 19:38:50 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.001 ns                         ; A1             ; 74273:inst2|14 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.817 ns                        ; 74273:inst2|19 ; O4             ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 15.447 ns                        ; A1             ; O4             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.459 ns                        ; sig            ; 74273:inst2|18 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 296.65 MHz ( period = 3.371 ns ) ; 74273:inst2|19 ; 74273:inst2|14 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 296.65 MHz ( period = 3.371 ns )               ; 74273:inst2|19 ; 74273:inst2|14 ; CLK        ; CLK      ; None                        ; None                      ; 3.107 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; 74273:inst2|19 ; 74273:inst2|13 ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; 74273:inst2|19 ; 74273:inst2|15 ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A   ; 304.51 MHz ( period = 3.284 ns )               ; 74273:inst2|18 ; 74273:inst2|14 ; CLK        ; CLK      ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 304.69 MHz ( period = 3.282 ns )               ; 74273:inst2|18 ; 74273:inst2|13 ; CLK        ; CLK      ; None                        ; None                      ; 3.018 ns                ;
; N/A   ; 304.69 MHz ( period = 3.282 ns )               ; 74273:inst2|18 ; 74273:inst2|15 ; CLK        ; CLK      ; None                        ; None                      ; 3.018 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|19 ; 74273:inst2|16 ; CLK        ; CLK      ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|19 ; 74273:inst2|17 ; CLK        ; CLK      ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|18 ; 74273:inst2|16 ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|18 ; 74273:inst2|17 ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|16 ; 74273:inst2|14 ; CLK        ; CLK      ; None                        ; None                      ; 2.119 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|16 ; 74273:inst2|13 ; CLK        ; CLK      ; None                        ; None                      ; 2.117 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|16 ; 74273:inst2|15 ; CLK        ; CLK      ; None                        ; None                      ; 2.117 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|17 ; 74273:inst2|14 ; CLK        ; CLK      ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|17 ; 74273:inst2|13 ; CLK        ; CLK      ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|17 ; 74273:inst2|15 ; CLK        ; CLK      ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|15 ; 74273:inst2|14 ; CLK        ; CLK      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|19 ; 74273:inst2|18 ; CLK        ; CLK      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|15 ; 74273:inst2|13 ; CLK        ; CLK      ; None                        ; None                      ; 1.587 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|17 ; 74273:inst2|16 ; CLK        ; CLK      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|17 ; 74273:inst2|17 ; CLK        ; CLK      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|14 ; 74273:inst2|13 ; CLK        ; CLK      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|19 ; 74273:inst2|19 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|18 ; 74273:inst2|18 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|16 ; 74273:inst2|16 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|14 ; 74273:inst2|14 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74273:inst2|15 ; 74273:inst2|15 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 8.001 ns   ; A1   ; 74273:inst2|14 ; CLK      ;
; N/A   ; None         ; 7.999 ns   ; A1   ; 74273:inst2|13 ; CLK      ;
; N/A   ; None         ; 7.999 ns   ; A1   ; 74273:inst2|15 ; CLK      ;
; N/A   ; None         ; 7.512 ns   ; sig  ; 74273:inst2|14 ; CLK      ;
; N/A   ; None         ; 7.510 ns   ; sig  ; 74273:inst2|13 ; CLK      ;
; N/A   ; None         ; 7.510 ns   ; sig  ; 74273:inst2|15 ; CLK      ;
; N/A   ; None         ; 7.401 ns   ; A1   ; 74273:inst2|16 ; CLK      ;
; N/A   ; None         ; 7.374 ns   ; A1   ; 74273:inst2|17 ; CLK      ;
; N/A   ; None         ; 6.912 ns   ; sig  ; 74273:inst2|16 ; CLK      ;
; N/A   ; None         ; 6.885 ns   ; sig  ; 74273:inst2|17 ; CLK      ;
; N/A   ; None         ; 6.687 ns   ; A1   ; 74273:inst2|18 ; CLK      ;
; N/A   ; None         ; 6.664 ns   ; A2   ; 74273:inst2|14 ; CLK      ;
; N/A   ; None         ; 6.662 ns   ; A2   ; 74273:inst2|13 ; CLK      ;
; N/A   ; None         ; 6.662 ns   ; A2   ; 74273:inst2|15 ; CLK      ;
; N/A   ; None         ; 6.361 ns   ; A3   ; 74273:inst2|14 ; CLK      ;
; N/A   ; None         ; 6.359 ns   ; A3   ; 74273:inst2|13 ; CLK      ;
; N/A   ; None         ; 6.359 ns   ; A3   ; 74273:inst2|15 ; CLK      ;
; N/A   ; None         ; 6.198 ns   ; sig  ; 74273:inst2|18 ; CLK      ;
; N/A   ; None         ; 6.064 ns   ; A2   ; 74273:inst2|16 ; CLK      ;
; N/A   ; None         ; 6.037 ns   ; A2   ; 74273:inst2|17 ; CLK      ;
; N/A   ; None         ; 5.761 ns   ; A3   ; 74273:inst2|16 ; CLK      ;
; N/A   ; None         ; 5.734 ns   ; A3   ; 74273:inst2|17 ; CLK      ;
; N/A   ; None         ; 5.441 ns   ; A4   ; 74273:inst2|14 ; CLK      ;
; N/A   ; None         ; 5.439 ns   ; A4   ; 74273:inst2|13 ; CLK      ;
; N/A   ; None         ; 5.439 ns   ; A4   ; 74273:inst2|15 ; CLK      ;
; N/A   ; None         ; 5.193 ns   ; A1   ; 74273:inst2|19 ; CLK      ;
; N/A   ; None         ; 5.155 ns   ; A4   ; 74273:inst2|16 ; CLK      ;
; N/A   ; None         ; 5.115 ns   ; A2   ; 74273:inst2|18 ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+----------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To       ; From Clock ;
+-------+--------------+------------+----------------+----------+------------+
; N/A   ; None         ; 10.817 ns  ; 74273:inst2|19 ; O4       ; CLK        ;
; N/A   ; None         ; 10.730 ns  ; 74273:inst2|18 ; O4       ; CLK        ;
; N/A   ; None         ; 10.266 ns  ; 74273:inst2|19 ; O3       ; CLK        ;
; N/A   ; None         ; 10.179 ns  ; 74273:inst2|18 ; O3       ; CLK        ;
; N/A   ; None         ; 10.104 ns  ; 74273:inst2|19 ; O2       ; CLK        ;
; N/A   ; None         ; 9.824 ns   ; 74273:inst2|17 ; O4       ; CLK        ;
; N/A   ; None         ; 9.274 ns   ; 74273:inst2|17 ; O3       ; CLK        ;
; N/A   ; None         ; 8.812 ns   ; 74273:inst2|18 ; O2       ; CLK        ;
; N/A   ; None         ; 8.811 ns   ; 74273:inst2|16 ; O4       ; CLK        ;
; N/A   ; None         ; 8.546 ns   ; 74273:inst2|13 ; OverFlow ; CLK        ;
; N/A   ; None         ; 8.435 ns   ; 74273:inst2|19 ; O1       ; CLK        ;
+-------+--------------+------------+----------------+----------+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.447 ns       ; A1   ; O4 ;
; N/A   ; None              ; 14.958 ns       ; sig  ; O4 ;
; N/A   ; None              ; 14.896 ns       ; A1   ; O3 ;
; N/A   ; None              ; 14.734 ns       ; A1   ; O2 ;
; N/A   ; None              ; 14.407 ns       ; sig  ; O3 ;
; N/A   ; None              ; 14.245 ns       ; sig  ; O2 ;
; N/A   ; None              ; 14.110 ns       ; A2   ; O4 ;
; N/A   ; None              ; 13.807 ns       ; A3   ; O4 ;
; N/A   ; None              ; 13.559 ns       ; A2   ; O3 ;
; N/A   ; None              ; 13.256 ns       ; A3   ; O3 ;
; N/A   ; None              ; 13.201 ns       ; A4   ; O4 ;
; N/A   ; None              ; 13.162 ns       ; A2   ; O2 ;
; N/A   ; None              ; 12.863 ns       ; A1   ; O1 ;
+-------+-------------------+-----------------+------+----+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -4.459 ns ; sig  ; 74273:inst2|18 ; CLK      ;
; N/A           ; None        ; -4.849 ns ; A2   ; 74273:inst2|18 ; CLK      ;
; N/A           ; None        ; -4.880 ns ; sig  ; 74273:inst2|15 ; CLK      ;
; N/A           ; None        ; -4.881 ns ; sig  ; 74273:inst2|16 ; CLK      ;
; N/A           ; None        ; -4.883 ns ; sig  ; 74273:inst2|13 ; CLK      ;
; N/A           ; None        ; -4.888 ns ; sig  ; 74273:inst2|14 ; CLK      ;
; N/A           ; None        ; -4.889 ns ; A4   ; 74273:inst2|16 ; CLK      ;
; N/A           ; None        ; -4.927 ns ; A1   ; 74273:inst2|19 ; CLK      ;
; N/A           ; None        ; -5.173 ns ; A4   ; 74273:inst2|13 ; CLK      ;
; N/A           ; None        ; -5.173 ns ; A4   ; 74273:inst2|15 ; CLK      ;
; N/A           ; None        ; -5.175 ns ; A4   ; 74273:inst2|14 ; CLK      ;
; N/A           ; None        ; -5.456 ns ; sig  ; 74273:inst2|17 ; CLK      ;
; N/A           ; None        ; -5.468 ns ; A3   ; 74273:inst2|17 ; CLK      ;
; N/A           ; None        ; -5.495 ns ; A3   ; 74273:inst2|16 ; CLK      ;
; N/A           ; None        ; -5.771 ns ; A2   ; 74273:inst2|17 ; CLK      ;
; N/A           ; None        ; -5.798 ns ; A2   ; 74273:inst2|16 ; CLK      ;
; N/A           ; None        ; -6.093 ns ; A3   ; 74273:inst2|13 ; CLK      ;
; N/A           ; None        ; -6.093 ns ; A3   ; 74273:inst2|15 ; CLK      ;
; N/A           ; None        ; -6.095 ns ; A3   ; 74273:inst2|14 ; CLK      ;
; N/A           ; None        ; -6.396 ns ; A2   ; 74273:inst2|13 ; CLK      ;
; N/A           ; None        ; -6.396 ns ; A2   ; 74273:inst2|15 ; CLK      ;
; N/A           ; None        ; -6.398 ns ; A2   ; 74273:inst2|14 ; CLK      ;
; N/A           ; None        ; -6.421 ns ; A1   ; 74273:inst2|18 ; CLK      ;
; N/A           ; None        ; -7.108 ns ; A1   ; 74273:inst2|17 ; CLK      ;
; N/A           ; None        ; -7.135 ns ; A1   ; 74273:inst2|16 ; CLK      ;
; N/A           ; None        ; -7.733 ns ; A1   ; 74273:inst2|13 ; CLK      ;
; N/A           ; None        ; -7.733 ns ; A1   ; 74273:inst2|15 ; CLK      ;
; N/A           ; None        ; -7.735 ns ; A1   ; 74273:inst2|14 ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Nov 06 19:38:50 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP3 -c COADEXP3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 296.65 MHz between source register "74273:inst2|19" and destination register "74273:inst2|14" (period= 3.371 ns)
    Info: + Longest register to register delay is 3.107 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2|19'
        Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|104~8'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|105~130'
        Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 1.804 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|106~231'
        Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 2.398 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 3; COMB Node = '74283:inst6|f74283:sub|107~54'
        Info: 6: + IC(0.395 ns) + CELL(0.206 ns) = 2.999 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 1; COMB Node = '74283:inst|f74283:sub|78~155'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 3.107 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2|14'
        Info: Total cell delay = 1.138 ns ( 36.63 % )
        Info: Total interconnect delay = 1.969 ns ( 63.37 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2|14'
            Info: Total cell delay = 1.816 ns ( 63.79 % )
            Info: Total interconnect delay = 1.031 ns ( 36.21 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2|19'
            Info: Total cell delay = 1.816 ns ( 63.79 % )
            Info: Total interconnect delay = 1.031 ns ( 36.21 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74273:inst2|14" (data pin = "A1", clock pin = "CLK") is 8.001 ns
    Info: + Longest pin to register delay is 10.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; PIN Node = 'A1'
        Info: 2: + IC(6.823 ns) + CELL(0.615 ns) = 8.412 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|104~8'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 8.990 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|105~130'
        Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 9.585 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|106~231'
        Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 10.179 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 3; COMB Node = '74283:inst6|f74283:sub|107~54'
        Info: 6: + IC(0.395 ns) + CELL(0.206 ns) = 10.780 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 1; COMB Node = '74283:inst|f74283:sub|78~155'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 10.888 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2|14'
        Info: Total cell delay = 2.521 ns ( 23.15 % )
        Info: Total interconnect delay = 8.367 ns ( 76.85 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2|14'
        Info: Total cell delay = 1.816 ns ( 63.79 % )
        Info: Total interconnect delay = 1.031 ns ( 36.21 % )
Info: tco from clock "CLK" to destination pin "O4" through register "74273:inst2|19" is 10.817 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2|19'
        Info: Total cell delay = 1.816 ns ( 63.79 % )
        Info: Total interconnect delay = 1.031 ns ( 36.21 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2|19'
        Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|104~8'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|105~130'
        Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 1.804 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|106~231'
        Info: 5: + IC(0.389 ns) + CELL(0.206 ns) = 2.399 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|82'
        Info: 6: + IC(2.161 ns) + CELL(3.106 ns) = 7.666 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'O4'
        Info: Total cell delay = 3.930 ns ( 51.27 % )
        Info: Total interconnect delay = 3.736 ns ( 48.73 % )
Info: Longest tpd from source pin "A1" to destination pin "O4" is 15.447 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; PIN Node = 'A1'
    Info: 2: + IC(6.823 ns) + CELL(0.615 ns) = 8.412 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|104~8'
    Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 8.990 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|105~130'
    Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 9.585 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|106~231'
    Info: 5: + IC(0.389 ns) + CELL(0.206 ns) = 10.180 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|82'
    Info: 6: + IC(2.161 ns) + CELL(3.106 ns) = 15.447 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'O4'
    Info: Total cell delay = 5.313 ns ( 34.40 % )
    Info: Total interconnect delay = 10.134 ns ( 65.60 % )
Info: th for register "74273:inst2|18" (data pin = "sig", clock pin = "CLK") is -4.459 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 2; REG Node = '74273:inst2|18'
        Info: Total cell delay = 1.816 ns ( 63.79 % )
        Info: Total interconnect delay = 1.031 ns ( 36.21 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 10; PIN Node = 'sig'
        Info: 2: + IC(6.334 ns) + CELL(0.206 ns) = 7.504 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 2; COMB Node = '74283:inst6|f74283:sub|78'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.612 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 2; REG Node = '74273:inst2|18'
        Info: Total cell delay = 1.278 ns ( 16.79 % )
        Info: Total interconnect delay = 6.334 ns ( 83.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Mon Nov 06 19:38:50 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


