#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 15 18:41:26 2020
# Process ID: 56388
# Current directory: D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1
# Command line: vivado.exe -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/fpga.vds
# Journal file: D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: synth_design -top fpga -part xcvu37p-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 63780 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_ram with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axi_ram.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_ram with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axi_ram.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_ram with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axi_ram.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_psdpram with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_psdpram.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:116]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axis_cq_demux with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axis_cq_demux.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1816.055 ; gain = 127.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/debounce_switch.v:32]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (1#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/debounce_switch.v:32]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33047]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (2#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33047]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-56388-guowei7lc10/realtime/pcie4_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (3#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-56388-guowei7lc10/realtime/pcie4_uscale_plus_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:185]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:206]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_max_payload' does not match port width (2) of module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:230]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_select' does not match port width (2) of module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:304]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_pending_status_function_num' does not match port width (2) of module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:308]
WARNING: [Synth 8-689] width (9) of port connection 'cfg_interrupt_msi_tph_st_tag' does not match port width (8) of module 'pcie4_uscale_plus_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:314]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 8 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 0 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter TX_FC_ENABLE bound to: 0 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
	Parameter FRAME_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter FRAME_PIPELINE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-56388-guowei7lc10/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-56388-guowei7lc10/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-56388-guowei7lc10/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (5#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-56388-guowei7lc10/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axis_cq_demux' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axis_cq_demux.v:32]
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axis_cq_demux' (6#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axis_cq_demux.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: PRIORITY - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 2 - type: integer 
	Parameter W2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (7#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (8#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/arbiter.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:227]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:228]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:234]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:235]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (9#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:470]
INFO: [Synth 8-155] case statement is not full and has no default [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:499]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_cfg.v:32]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 4 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000001110000 
	Parameter READ_REV_CTRL bound to: 1'b1 
	Parameter DEV_CTRL_OFFSET bound to: 12'b000001111000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (10#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_cfg.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axil_master' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter ENABLE_PARITY bound to: 0 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_HEADER bound to: 3'b001 
	Parameter STATE_READ bound to: 3'b010 
	Parameter STATE_WRITE_1 bound to: 3'b011 
	Parameter STATE_WRITE_2 bound to: 3'b100 
	Parameter STATE_WAIT_END bound to: 3'b101 
	Parameter STATE_CPL_1 bound to: 3'b110 
	Parameter STATE_CPL_2 bound to: 3'b111 
WARNING: [Synth 8-6014] Unused sequential element dword_count_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:830]
WARNING: [Synth 8-6014] Unused sequential element last_be_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:838]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axil_master' (11#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master_rd' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 64 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 6 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 16384 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter AXI_STATE_IDLE bound to: 3'b000 
	Parameter AXI_STATE_HEADER bound to: 3'b001 
	Parameter AXI_STATE_START bound to: 3'b010 
	Parameter AXI_STATE_REQ bound to: 3'b011 
	Parameter AXI_STATE_WAIT_END bound to: 3'b100 
	Parameter TLP_STATE_IDLE bound to: 3'b000 
	Parameter TLP_STATE_HEADER_1 bound to: 3'b001 
	Parameter TLP_STATE_HEADER_2 bound to: 3'b010 
	Parameter TLP_STATE_TRANSFER bound to: 3'b011 
	Parameter TLP_STATE_CPL_1 bound to: 3'b100 
	Parameter TLP_STATE_CPL_2 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:377]
INFO: [Synth 8-155] case statement is not full and has no default [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:678]
WARNING: [Synth 8-6014] Unused sequential element axi_addr_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1086]
WARNING: [Synth 8-6014] Unused sequential element tr_dword_count_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1089]
WARNING: [Synth 8-6014] Unused sequential element last_tlp_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1104]
WARNING: [Synth 8-6014] Unused sequential element tlp_cmd_last_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1124]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master_rd' (12#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master_wr' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 64 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 6 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 16384 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_HEADER bound to: 2'b01 
	Parameter STATE_TRANSFER bound to: 2'b10 
	Parameter STATE_WAIT_END bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element tr_dword_count_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:572]
WARNING: [Synth 8-6014] Unused sequential element type_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:580]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master_wr' (13#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:32]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pulse_merge.v:32]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (14#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pulse_merge.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master' (15#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master.v:32]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axi_ram.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter VALID_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter WORD_WIDTH bound to: 64 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_BURST bound to: 1'b1 
	Parameter WRITE_STATE_IDLE bound to: 2'b00 
	Parameter WRITE_STATE_BURST bound to: 2'b01 
	Parameter WRITE_STATE_RESP bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axi_ram.v:187]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (16#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axi_ram.v:32]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (16) of module 'axi_ram' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:777]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (16) of module 'axi_ram' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:796]
INFO: [Synth 8-6157] synthesizing module 'axis_register' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axis_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 161 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axis_register.v:161]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axis_register.v:162]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axis_register.v:168]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axis_register.v:169]
INFO: [Synth 8-6155] done synthesizing module 'axis_register' (17#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/axis_register.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_dma_c2h_top' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/pcie_dma_c2h_top.v:5]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 0 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter TX_FC_ENABLE bound to: 0 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
	Parameter FRAME_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter FRAME_PIPELINE bound to: 1 - type: integer 
	Parameter PCIE_RAM_NUM bound to: 4 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_us_wr' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:8]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 0 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter TX_FC_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter WORD_LEN_WIDTH bound to: 12 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter SEQ_NUM_MASK bound to: 5'b11111 
	Parameter SEQ_NUM_FLAG bound to: 6'b100000 
	Parameter MASK_FIFO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 5 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter REQ_STATE_IDLE bound to: 1'b0 
	Parameter REQ_STATE_START bound to: 1'b1 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter TLP_STATE_IDLE bound to: 3'b000 
	Parameter TLP_STATE_HEADER_1 bound to: 3'b001 
	Parameter TLP_STATE_HEADER_2 bound to: 3'b010 
	Parameter TLP_STATE_TRANSFER bound to: 3'b011 
	Parameter TLP_STATE_PASSTHROUGH bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:806]
WARNING: [Synth 8-6014] Unused sequential element tr_count_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1046]
WARNING: [Synth 8-6014] Unused sequential element read_pcie_addr_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1049]
WARNING: [Synth 8-6014] Unused sequential element ram_wrap_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1056]
WARNING: [Synth 8-6014] Unused sequential element start_offset_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1060]
WARNING: [Synth 8-6014] Unused sequential element end_offset_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1061]
WARNING: [Synth 8-6014] Unused sequential element have_credit_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1101]
WARNING: [Synth 8-6014] Unused sequential element active_tx_count_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1103]
WARNING: [Synth 8-6014] Unused sequential element active_tx_count_av_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1106]
WARNING: [Synth 8-6014] Unused sequential element mask_fifo_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element op_table_tx_done_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_us_wr' (18#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:8]
INFO: [Synth 8-6157] synthesizing module 'dma_client_port' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_client_port.v:8]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter FRAME_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter FRAME_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_BYTE_WIDTH bound to: 128 - type: integer 
	Parameter FRAME_DATA_BE_WIDTH bound to: 7 - type: integer 
	Parameter PART_COUNT bound to: 1 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter PSDPRAM_BE_WIDTH bound to: 7 - type: integer 
	Parameter OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter OFFSET_MASK bound to: 7'b1111111 
	Parameter ADDR_MASK bound to: 11'b11110000000 
	Parameter CYCLE_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter STATE_IDLE0 bound to: 2'b00 
	Parameter STATE_ARBIT bound to: 2'b01 
	Parameter STATE_READ bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/arbiter.v:32]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 4 - type: integer 
	Parameter W2 bound to: 2 - type: integer 
WARNING: [Synth 8-7023] instance 'priority_encoder_inst1' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:71]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:81]
WARNING: [Synth 8-7023] instance 'priority_encoder_inst2' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (18#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (18#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/arbiter.v:32]
WARNING: [Synth 8-6014] Unused sequential element arbit_frame_tag_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_client_port.v:229]
INFO: [Synth 8-6155] done synthesizing module 'dma_client_port' (19#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_client_port.v:8]
INFO: [Synth 8-6157] synthesizing module 'dma_psdpram' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_psdpram.v:32]
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_psdpram' (20#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_psdpram.v:32]
WARNING: [Synth 8-6014] Unused sequential element axis_write_desc_cnt_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/pcie_dma_c2h_top.v:140]
WARNING: [Synth 8-6014] Unused sequential element axis_send_desc_cnt_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/pcie_dma_c2h_top.v:143]
INFO: [Synth 8-6155] done synthesizing module 'pcie_dma_c2h_top' (21#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/pcie_dma_c2h_top.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rq_seq_num_0' does not match port width (6) of module 'pcie_dma_c2h_top' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1103]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1103]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rq_seq_num_1' does not match port width (6) of module 'pcie_dma_c2h_top' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1104]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1104]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rq_seq_num_valid_0' does not match port width (1) of module 'pcie_dma_c2h_top' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1105]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1105]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rq_seq_num_valid_1' does not match port width (1) of module 'pcie_dma_c2h_top' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1106]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:1106]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge__parameterized0' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pulse_merge.v:32]
	Parameter INPUT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge__parameterized0' (21#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pulse_merge.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_msi' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_msi.v:32]
	Parameter MSI_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized1' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/arbiter.v:32]
	Parameter PORTS bound to: 32 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized1' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 32 - type: integer 
	Parameter W2 bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized2' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 16 - type: integer 
	Parameter W2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized3' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 8 - type: integer 
	Parameter W2 bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'priority_encoder_inst1' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:71]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:81]
WARNING: [Synth 8-7023] instance 'priority_encoder_inst2' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized3' (21#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
WARNING: [Synth 8-7023] instance 'priority_encoder_inst1' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:71]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:81]
WARNING: [Synth 8-7023] instance 'priority_encoder_inst2' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized2' (21#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
WARNING: [Synth 8-7023] instance 'priority_encoder_inst1' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:71]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:81]
WARNING: [Synth 8-7023] instance 'priority_encoder_inst2' of module 'priority_encoder' has 4 connections declared, but only 3 given [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized1' (21#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized1' (21#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/arbiter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_msi' (22#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_msi.v:32]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_read_desc_valid_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:525]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_read_desc_status_ready_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:425]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_write_desc_valid_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:527]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_write_desc_status_ready_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:431]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_read_desc_pcie_addr_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:569]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_read_desc_axi_addr_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:570]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_read_desc_len_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:571]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_read_desc_tag_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:572]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_write_desc_pcie_addr_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:573]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_write_desc_axi_addr_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:574]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_write_desc_len_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:575]
WARNING: [Synth 8-6014] Unused sequential element pcie_dma_write_desc_tag_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:576]
INFO: [Synth 8-4471] merging register 'axil_ctrl_wready_reg_reg' into 'axil_ctrl_awready_reg_reg' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:412]
WARNING: [Synth 8-6014] Unused sequential element axil_ctrl_wready_reg_reg was removed.  [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:412]
WARNING: [Synth 8-3848] Net axis_rc_tready_r in module/entity fpga_core does not have driver. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:816]
WARNING: [Synth 8-3848] Net pcie_dma_read_desc_status_valid in module/entity fpga_core does not have driver. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:354]
WARNING: [Synth 8-3848] Net pcie_dma_write_desc_status_valid in module/entity fpga_core does not have driver. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:365]
WARNING: [Synth 8-3848] Net pcie_dma_read_desc_status_tag in module/entity fpga_core does not have driver. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:353]
WARNING: [Synth 8-3848] Net pcie_dma_write_desc_status_tag in module/entity fpga_core does not have driver. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:364]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (23#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (24#1) [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga.v:32]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[7]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[6]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[5]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[4]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[3]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[2]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[1]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_vf_enable[0]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[11]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[10]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[9]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[8]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[7]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[6]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[5]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[4]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mmenable[3]
WARNING: [Synth 8-3331] design pcie_us_msi has unconnected port cfg_interrupt_msi_mask_update
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rst_wr
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[31]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[27]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[23]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[19]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[15]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[11]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[7]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port wr_cmd_addr[3]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rst_rd
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[31]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[27]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[23]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[19]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[15]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[11]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[7]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_cmd_addr[3]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[7]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[6]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[5]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[4]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[3]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[2]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[1]
WARNING: [Synth 8-3331] design dma_psdpram has unconnected port rd_resp_ready[0]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port s_axis_rq_tuser[66]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[7]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[6]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[5]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[4]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[3]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[2]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[1]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_ph_av[0]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[11]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[10]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[9]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[8]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[7]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[6]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[5]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[4]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[3]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[2]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[1]
WARNING: [Synth 8-3331] design dma_if_pcie_us_wr has unconnected port pcie_tx_fc_pd_av[0]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_register has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awlock
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arlock
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_ram has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design pcie_us_axi_master_wr has unconnected port s_axis_cq_tkeep[15]
WARNING: [Synth 8-3331] design pcie_us_axi_master_wr has unconnected port s_axis_cq_tkeep[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2051.949 ; gain = 363.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2069.867 ; gain = 381.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2069.867 ; gain = 381.129
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[0].fifo_generator_0_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[0].fifo_generator_0_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[1].fifo_generator_0_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[1].fifo_generator_0_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[2].fifo_generator_0_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[2].fifo_generator_0_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[3].fifo_generator_0_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'core_inst/genblk1[3].fifo_generator_0_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[0].fifo_generator_1_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[0].fifo_generator_1_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[1].fifo_generator_1_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[1].fifo_generator_1_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[2].fifo_generator_1_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[2].fifo_generator_1_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[3].fifo_generator_1_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'core_inst/genblk1[3].fifo_generator_1_inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Parsing XDC File [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga.xdc]
Finished Parsing XDC File [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2368.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 2368.293 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[0].fifo_generator_0_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[0].fifo_generator_1_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[1].fifo_generator_0_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[1].fifo_generator_1_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[2].fifo_generator_0_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[2].fifo_generator_1_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[3].fifo_generator_0_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'core_inst/genblk1[3].fifo_generator_1_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2379.883 ; gain = 691.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2379.883 ; gain = 691.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[10]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[11]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[12]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[13]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[14]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[15]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[8]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[9]. (constraint file  d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 129).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[0].fifo_generator_0_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[1].fifo_generator_0_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[2].fifo_generator_0_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[3].fifo_generator_0_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[0].fifo_generator_1_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[1].fifo_generator_1_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[2].fifo_generator_1_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for core_inst/\genblk1[3].fifo_generator_1_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie4_uscale_plus_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2379.883 ; gain = 691.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_us_axil_master'
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_addr_reg_reg' and it is trimmed from '64' to '7' bits. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1095]
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_cmd_addr_reg_reg' and it is trimmed from '64' to '7' bits. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:266]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:266]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:266]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pulse_merge.v:58]
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg_reg' in module 'axi_ram'
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_len_reg_reg' and it is trimmed from '12' to '2' bits. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1064]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_cmd_pcie_addr_reg_reg' and it is trimmed from '64' to '2' bits. [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1080]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pulse_merge.v:58]
INFO: [Synth 8-4471] merging register 'axil_ctrl_rresp_reg_reg[1:0]' into 'axil_ctrl_bresp_reg_reg[1:0]' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/rtl/fpga_core.v:417]
INFO: [Synth 8-5546] ROM "pcie_dma_enable_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
              STATE_READ |                            00010 |                              010
          STATE_WAIT_END |                            00100 |                              101
             STATE_CPL_1 |                            01000 |                              110
           STATE_WRITE_2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'pcie_us_axil_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WRITE_STATE_IDLE |                               00 |                               00
       WRITE_STATE_BURST |                               01 |                               01
        WRITE_STATE_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg_reg' using encoding 'sequential' in module 'axi_ram'
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_cycle_count_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_pcie_addr_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_dword_len_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_offset_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_len_reg" of size (depth=32 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_last_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_tag_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[0].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[1].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[2].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[3].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[4].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[5].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[6].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram:/genblk1[7].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2379.883 ; gain = 691.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |pcie_us_axi_master__GB0          |           1|     24301|
|2     |pcie_us_axi_master__GB1          |           1|     19932|
|3     |axi_ram__GB0                     |           1|     32272|
|4     |axi_ram__GB1                     |           1|     16747|
|5     |dma_if_pcie_us_wr                |           1|     27560|
|6     |dma_client_port                  |           1|     14814|
|7     |dma_psdpram                      |           1|     23168|
|8     |logic__1978_pcie_dma_c2h_top__GD |           1|         3|
|9     |fpga_core__GC0                   |           1|     22076|
|10    |fpga__GC0                        |           1|      4503|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   5 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 20    
	              183 Bit    Registers := 4     
	              161 Bit    Registers := 2     
	              137 Bit    Registers := 2     
	              128 Bit    Registers := 17    
	               81 Bit    Registers := 6     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 39    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 145   
+---Multipliers : 
	                16x64  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 8     
	              384 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              224 Bit         RAMs := 2     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 140   
	   6 Input    512 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 1     
	   2 Input    416 Bit        Muxes := 2     
	   2 Input    384 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 2     
	   2 Input    161 Bit        Muxes := 1     
	   6 Input    137 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 249   
	   2 Input     81 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 9     
	   6 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 6     
	   6 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 11    
	   4 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 7     
	   6 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 28    
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 45    
	   6 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 26    
	   6 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 52    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 257   
	   6 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 14    
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_merge 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pcie_us_axi_master_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 34    
Module pcie_us_axi_master_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   4 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 3     
	               81 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input    416 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 2     
	   6 Input     13 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   7 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 35    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module pcie_us_axis_cq_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              183 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 126   
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 8     
Module dma_if_pcie_us_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              137 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---RAMs : 
	               2K Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              224 Bit         RAMs := 2     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   6 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    384 Bit        Muxes := 1     
	   6 Input    137 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 44    
	   6 Input      1 Bit        Muxes := 13    
Module priority_encoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module arbiter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module dma_client_port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 17    
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 18    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Multipliers : 
	                16x64  Multipliers := 1     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 41    
Module dma_psdpram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---RAMs : 
	             1024 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 240   
	   2 Input      8 Bit        Muxes := 8     
Module pcie_us_axis_cq_demux 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              183 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axis_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module pcie_us_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_us_axil_master 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 14    
Module axis_register 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              161 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module pulse_merge__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulse_merge__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module priority_encoder__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module priority_encoder__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module priority_encoder__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module priority_encoder__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module priority_encoder__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module priority_encoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module priority_encoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module arbiter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
Module pcie_us_msi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module fpga_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design fpga has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port led[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_0/debounce_switch_inst/cnt_reg_reg[18]' (FDC) to 'i_0/debounce_switch_inst/cnt_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/debounce_switch_inst/cnt_reg_reg[19]' (FDC) to 'i_0/debounce_switch_inst/cnt_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/debounce_switch_inst/cnt_reg_reg[20]' (FDC) to 'i_0/debounce_switch_inst/cnt_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/debounce_switch_inst/cnt_reg_reg[21]' (FDC) to 'i_0/debounce_switch_inst/cnt_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/debounce_switch_inst/cnt_reg_reg[22]' (FDC) to 'i_0/debounce_switch_inst/cnt_reg_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\debounce_switch_inst/cnt_reg_reg[23] )
INFO: [Synth 8-4471] merging register 'last_cycle_offset_reg_reg[3:0]' into 'last_cycle_offset_reg_reg[3:0]' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:585]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/axi_addr_reg_reg[0]' (FDE) to 'pcie_us_axi_master_wr_inst/m_axi_awaddr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/first_cycle_offset_reg_reg[1]' (FDE) to 'pcie_us_axi_master_wr_inst/offset_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/first_cycle_offset_reg_reg[0]' (FDE) to 'pcie_us_axi_master_wr_inst/offset_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[8]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[9]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[4]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[5]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[6]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[7]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[2]' (FDE) to 'pcie_us_axi_master_wr_inst/op_dword_count_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/tlp_cmd_input_cycle_len_reg_reg[8]' (FDE) to 'pcie_us_axi_master_rd_inst/tlp_cmd_input_cycle_len_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/tlp_cmd_addr_reg_reg[4]' (FDE) to 'pcie_us_axi_master_rd_inst/tlp_cmd_offset_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cq_demux_inst/drop_reg_reg )
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[0]' (FDSE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[1]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[2]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[3]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[4]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[5]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[6]' (FDSE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[7]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[8]' (FDSE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[10]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[11]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[12]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[13]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[14]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[15]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[16]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[17]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[18]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[19]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[20]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[21]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[22]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[23]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[24]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[25]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[26]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[27]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[28]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[29]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[30]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[31]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[32]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[33]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[34]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[35]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[35]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[36]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[37]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[38]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[39]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[40]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[40]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[41]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[42]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[42]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[43]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[43]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[44]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[44]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[45]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[45]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[46]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[46]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[47]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[47]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[48]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[48]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[49]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[50]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[50]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[51]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[51]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[52]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[53]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[54]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[54]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[55]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[55]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[56]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[56]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[57]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[58]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[58]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[59]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[60]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[60]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[61]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[61]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[62]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[63]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[64]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[64]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[65]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[65]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[66]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[67]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[68]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[69]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[70]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[71]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[72]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[73]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[74]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[75]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[76]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[77]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[78]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[79]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[79]' (FDRE) to 'pcie_us_axi_master_rd_inst/temp_m_axis_cc_tuser_reg_reg[80]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_rd_inst/\temp_m_axis_cc_tuser_reg_reg[80] )
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/tlp_addr_reg_reg[4]' (FDE) to 'pcie_us_axi_master_rd_inst/offset_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/m_axis_cc_tuser_reg_reg[0]' (FDSE) to 'pcie_us_axi_master_rd_inst/m_axis_cc_tuser_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/m_axis_cc_tuser_reg_reg[1]' (FDRE) to 'pcie_us_axi_master_rd_inst/m_axis_cc_tuser_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_axi_master_rd_inst/m_axis_cc_tuser_reg_reg[2]' (FDRE) to 'pcie_us_axi_master_rd_inst/m_axis_cc_tuser_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'offset_reg_reg[6:0]' into 'offset_reg_reg[6:0]' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1066]
INFO: [Synth 8-4471] merging register 'offset_reg_reg[6:0]' into 'offset_reg_reg[6:0]' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_if_pcie_us_wr.v:1066]
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_cycle_count_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_pcie_addr_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_dword_len_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_offset_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_len_reg" of size (depth=32 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_last_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_tag_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design dma_if_pcie_us_wr has port m_axis_rq_seq_num_0[5] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_wr has port m_axis_rq_seq_num_1[5] driven by constant 0
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_cycle_count_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_pcie_addr_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_dword_len_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_offset_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_len_reg" of size (depth=32 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_last_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr/op_table_tag_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[4] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/c2h_dma/dma_client_port.v:243]
DSP Report: Generating DSP pcie_ram_addr2, operation Mode is: A*B.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: Generating DSP pcie_ram_addr2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: Generating DSP pcie_ram_addr2, operation Mode is: A*B.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: Generating DSP pcie_ram_addr2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
DSP Report: operator pcie_ram_addr2 is absorbed into DSP pcie_ram_addr2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axis_write_desc_ram_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter_inst/\mask_reg_reg[0] )
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[0].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[1].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[2].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[3].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[4].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[5].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[6].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_psdpram/genblk1[7].mem_reg_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[7] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[6] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[5] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[4] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[3] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[2] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[1] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[0] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[7] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[6] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[5] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[4] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[3] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[2] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[1] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port rd_resp_valid[0] driven by constant 1
INFO: [Synth 8-4471] merging register 'func_cnt_reg_reg[7:0]' into 'func_cnt_reg_reg[7:0]' [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/lib/pcie/rtl/pcie_us_cfg.v:151]
INFO: [Synth 8-5546] ROM "pcie_dma_enable_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\status_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\temp_m_axis_cc_tdata_reg_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_msi_inst/\msi_irq_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_cfg_inst/\cfg_mgmt_addr_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_msi_inst/\arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\temp_m_axis_cc_tdata_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\m_axis_cc_tdata_reg_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\m_axis_cc_tdata_reg_reg[44] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:29 . Memory (MB): peak = 2379.883 ; gain = 691.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi_ram:    | mem_reg    | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+--------------------------+-----------+----------------------+------------------+
|Module Name       | RTL Object               | Inference | Size (Depth x Width) | Primitives       | 
+------------------+--------------------------+-----------+----------------------+------------------+
|dma_if_pcie_us_wr | op_table_cycle_count_reg | Implied   | 32 x 7               | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_pcie_addr_reg   | Implied   | 32 x 64              | RAM32M16 x 5     | 
|dma_if_pcie_us_wr | op_table_dword_len_reg   | Implied   | 32 x 10              | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_offset_reg      | Implied   | 32 x 7               | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_len_reg         | Implied   | 32 x 12              | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_last_reg        | Implied   | 32 x 1               | RAM32X1D x 1     | 
|dma_if_pcie_us_wr | op_table_tag_reg         | Implied   | 32 x 8               | RAM32M16 x 1     | 
|dma_psdpram       | genblk1[0].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[1].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[2].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[3].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[4].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[5].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[6].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[7].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
+------------------+--------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dma_client_port | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_client_port | (PCIN>>17)+A*B | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_client_port | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_client_port | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |pcie_us_axi_master__GB0 |           1|     12493|
|2     |pcie_us_axi_master__GB1 |           1|     11817|
|3     |axi_ram__GB0            |           1|       528|
|4     |axi_ram__GB1            |           1|       400|
|5     |dma_if_pcie_us_wr       |           1|     18563|
|6     |dma_client_port         |           1|     14204|
|7     |dma_psdpram             |           1|      1160|
|8     |fpga_core__GC0          |           1|     12767|
|9     |fpga__GC0               |           1|      4278|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie4_uscale_plus_inst/user_clk' to pin 'pcie4_uscale_plus_inst/bbstub_user_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:47 . Memory (MB): peak = 2637.305 ; gain = 948.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\max_payload_size_dw_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\max_payload_size_dw_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\max_payload_size_dw_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\max_payload_size_dw_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\max_payload_size_dw_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\temp_m_axis_rq_tuser_reg_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst /\m_axis_rq_tuser_reg_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ram_insti_4/\read_burst_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ram_insti_4/\write_burst_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ram_insti_4/\FSM_sequential_write_state_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_insti_2/pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axi_master_insti_2/pcie_us_axi_master_rd_inst/\max_payload_size_dw_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/pcie_dma_c2h_top_inst/dma_client_port_inst /\genblk2[0].temp_ram_wr_cmd_data_reg_reg[64] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:03:03 . Memory (MB): peak = 2686.555 ; gain = 997.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi_ram:    | mem_reg    | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+------------------+--------------------------+-----------+----------------------+------------------+
|Module Name       | RTL Object               | Inference | Size (Depth x Width) | Primitives       | 
+------------------+--------------------------+-----------+----------------------+------------------+
|dma_if_pcie_us_wr | op_table_cycle_count_reg | Implied   | 32 x 7               | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_pcie_addr_reg   | Implied   | 32 x 64              | RAM32M16 x 5     | 
|dma_if_pcie_us_wr | op_table_dword_len_reg   | Implied   | 32 x 10              | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_offset_reg      | Implied   | 32 x 7               | RAM32M16 x 1     | 
|dma_if_pcie_us_wr | op_table_len_reg         | Implied   | 32 x 12              | RAM32M16 x 1     | 
|dma_psdpram       | genblk1[0].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[1].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[2].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[3].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[4].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[5].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[6].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
|dma_psdpram       | genblk1[7].mem_reg_reg   | Implied   | 8 x 128              | RAM16X1D x 128   | 
+------------------+--------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |pcie_us_axi_master__GB0 |           1|     12433|
|2     |pcie_us_axi_master__GB1 |           1|     11073|
|3     |axi_ram__GB0            |           1|       528|
|4     |axi_ram__GB1            |           1|       263|
|5     |dma_if_pcie_us_wr       |           1|     16221|
|6     |dma_client_port         |           1|     11003|
|7     |dma_psdpram             |           1|      1160|
|8     |fpga_core__GC0          |           1|     11720|
|9     |fpga__GC0               |           1|      4278|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:03:43 . Memory (MB): peak = 2691.676 ; gain = 1002.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |pcie_us_axi_master__GB0 |           1|     10093|
|2     |pcie_us_axi_master__GB1 |           1|      6420|
|3     |axi_ram__GB0            |           1|        16|
|4     |axi_ram__GB1            |           1|       159|
|5     |dma_if_pcie_us_wr       |           1|      9360|
|6     |dma_client_port         |           1|      3093|
|7     |dma_psdpram             |           1|      1160|
|8     |fpga_core__GC0          |           1|      9452|
|9     |fpga__GC0               |           1|      4278|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst/read_len_reg_reg[15] is being inverted and renamed to core_inst/pcie_dma_c2h_top_inst/dma_if_pcie_us_wr_inst/read_len_reg_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:53 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:53 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:04:00 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:04:00 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:07 ; elapsed = 00:04:08 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:07 ; elapsed = 00:04:08 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pcie4_uscale_plus_0 |         1|
|2     |fifo_generator_0    |         4|
|3     |fifo_generator_1    |         4|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fifo_generator_0    |     1|
|2     |fifo_generator_0__4 |     1|
|3     |fifo_generator_0__5 |     1|
|4     |fifo_generator_0__6 |     1|
|5     |fifo_generator_1    |     1|
|6     |fifo_generator_1__4 |     1|
|7     |fifo_generator_1__5 |     1|
|8     |fifo_generator_1__6 |     1|
|9     |pcie4_uscale_plus_0 |     1|
|10    |CARRY8              |   229|
|11    |DSP_ALU             |     4|
|12    |DSP_A_B_DATA        |     4|
|13    |DSP_C_DATA          |     4|
|14    |DSP_MULTIPLIER      |     4|
|15    |DSP_M_DATA          |     4|
|16    |DSP_OUTPUT          |     4|
|17    |DSP_PREADD          |     4|
|18    |DSP_PREADD_DATA     |     4|
|19    |IBUFDS_GTE4         |     1|
|20    |LUT1                |    44|
|21    |LUT2                |  2201|
|22    |LUT3                |  3788|
|23    |LUT4                |  3295|
|24    |LUT5                |  3187|
|25    |LUT6                | 10636|
|26    |MUXF7               |    20|
|27    |MUXF8               |     6|
|28    |RAM16X1D            |  1024|
|29    |RAM32M16            |     9|
|30    |RAMB36E2_1          |    16|
|31    |FDRE                | 11365|
|32    |FDSE                |    22|
|33    |IBUF                |     1|
|34    |OBUF                |     3|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------+------+
|      |Instance                         |Module                        |Cells |
+------+---------------------------------+------------------------------+------+
|1     |top                              |                              | 44380|
|2     |  core_inst                      |fpga_core                     | 40098|
|3     |    axi_ram_inst                 |axi_ram                       |   365|
|4     |    cc_mux_inst                  |axis_arb_mux                  |  1628|
|5     |      arb_inst                   |arbiter                       |   559|
|6     |    cq_demux_inst                |pcie_us_axis_cq_demux         |  1613|
|7     |    pcie_dma_c2h_top_inst        |pcie_dma_c2h_top              | 13812|
|8     |      dma_client_port_inst       |dma_client_port               |  3316|
|9     |        pcie_ram_addr2           |pcie_ram_addr2_funnel         |     8|
|10    |        pcie_ram_addr2__0        |pcie_ram_addr2_funnel__1      |     8|
|11    |        pcie_ram_addr2__1        |pcie_ram_addr2_funnel__2      |     8|
|12    |        pcie_ram_addr2__2        |pcie_ram_addr2_funnel__3      |     8|
|13    |        arbiter_inst             |arbiter__parameterized0       |    59|
|14    |      dma_if_pcie_us_wr_inst     |dma_if_pcie_us_wr             |  9456|
|15    |      dma_psdpram_inst           |dma_psdpram                   |  1040|
|16    |    pcie_us_axi_master_inst      |pcie_us_axi_master            | 16538|
|17    |      cq_demux_inst              |pcie_us_axis_cq_demux_1       |  2220|
|18    |      pcie_us_axi_master_rd_inst |pcie_us_axi_master_rd         |  4659|
|19    |      pcie_us_axi_master_wr_inst |pcie_us_axi_master_wr         |  9652|
|20    |      status_error_uncor_pm_inst |pulse_merge                   |     7|
|21    |    pcie_us_axil_master_inst     |pcie_us_axil_master           |   506|
|22    |    pcie_us_cfg_inst             |pcie_us_cfg                   |    42|
|23    |    rc_reg                       |axis_register                 |     7|
|24    |    status_error_cor_pm_inst     |pulse_merge__parameterized0   |    10|
|25    |    status_error_uncor_pm_inst   |pulse_merge__parameterized0_0 |    13|
+------+---------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:07 ; elapsed = 00:04:08 . Memory (MB): peak = 2700.469 ; gain = 1011.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 225 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:53 . Memory (MB): peak = 2700.469 ; gain = 701.715
Synthesis Optimization Complete : Time (s): cpu = 00:03:07 ; elapsed = 00:04:11 . Memory (MB): peak = 2700.469 ; gain = 1011.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2816.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1038 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1024 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
346 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:30 ; elapsed = 00:04:36 . Memory (MB): peak = 2816.656 ; gain = 2405.586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2816.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/synth_1/fpga.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.656 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 18:46:20 2020...
