{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617896941792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617896941793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 12:49:01 2021 " "Processing started: Thu Apr 08 12:49:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617896941793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617896941793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ulaControl -c ulaControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off ulaControl -c ulaControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617896941793 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617896942341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ulacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaControl " "Found entity 1: ulaControl" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617896942411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617896942411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ulacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ulacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ulaControl " "Found entity 1: test_ulaControl" {  } { { "test_ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/test_ulaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617896942417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617896942417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ulaControl " "Elaborating entity \"ulaControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617896942457 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando CONTROLE ULA... ulaControl.v(9) " "Verilog HDL Display System Task info at ulaControl.v(9): Testando CONTROLE ULA..." {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 9 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617896942457 "|ulaControl"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ulaControl.v(10) " "Verilog HDL warning at ulaControl.v(10): ignoring unsupported system task" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 10 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617896942458 "|ulaControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtl ulaControl.v(17) " "Verilog HDL Always Construct warning at ulaControl.v(17): inferring latch(es) for variable \"ALUCtl\", which holds its previous value in one or more paths through the always construct" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617896942458 "|ulaControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[0\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[0\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617896942459 "|ulaControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[1\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[1\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617896942459 "|ulaControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[2\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[2\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617896942459 "|ulaControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[3\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[3\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617896942459 "|ulaControl"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1617896943185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617896943463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617896943463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617896943584 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617896943584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617896943584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617896943584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617896943604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 12:49:03 2021 " "Processing ended: Thu Apr 08 12:49:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617896943604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617896943604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617896943604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617896943604 ""}
