
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003748  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080038d8  080038d8  000138d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a00  08003a00  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003a00  08003a00  00013a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a08  08003a08  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a08  08003a08  00013a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a0c  08003a0c  00013a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000070  08003a80  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08003a80  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2bd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f55  00000000  00000000  0002d35d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  0002f2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000800  00000000  00000000  0002fb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e8b  00000000  00000000  00030380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afaf  00000000  00000000  0005220b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c727a  00000000  00000000  0005d1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00124434  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a78  00000000  00000000  00124488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080038c0 	.word	0x080038c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080038c0 	.word	0x080038c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <initUartDemo>:
#define CHARCOUNT 10
#define DEBUG_UART huart1

int assembleReply();

void initUartDemo(){
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	flagD = 0;
 800056c:	4b0c      	ldr	r3, [pc, #48]	; (80005a0 <initUartDemo+0x38>)
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
	flagR = 0;
 8000572:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <initUartDemo+0x3c>)
 8000574:	2200      	movs	r2, #0
 8000576:	701a      	strb	r2, [r3, #0]
	flagT = 1;
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <initUartDemo+0x40>)
 800057a:	2201      	movs	r2, #1
 800057c:	701a      	strb	r2, [r3, #0]
	inBuffer = malloc(CHARCOUNT);
 800057e:	200a      	movs	r0, #10
 8000580:	f002 fa2a 	bl	80029d8 <malloc>
 8000584:	4603      	mov	r3, r0
 8000586:	461a      	mov	r2, r3
 8000588:	4b08      	ldr	r3, [pc, #32]	; (80005ac <initUartDemo+0x44>)
 800058a:	601a      	str	r2, [r3, #0]
	outBuffer = malloc(100);
 800058c:	2064      	movs	r0, #100	; 0x64
 800058e:	f002 fa23 	bl	80029d8 <malloc>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <initUartDemo+0x48>)
 8000598:	601a      	str	r2, [r3, #0]
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200000a8 	.word	0x200000a8
 80005a4:	2000009d 	.word	0x2000009d
 80005a8:	2000009c 	.word	0x2000009c
 80005ac:	200000a4 	.word	0x200000a4
 80005b0:	200000a0 	.word	0x200000a0

080005b4 <uartDemoBlocking>:

void uartDemoBlocking(){
 80005b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005b6:	b093      	sub	sp, #76	; 0x4c
 80005b8:	af10      	add	r7, sp, #64	; 0x40

	printf("Uart demo blocking entering.");
 80005ba:	4824      	ldr	r0, [pc, #144]	; (800064c <uartDemoBlocking+0x98>)
 80005bc:	f002 fad4 	bl	8002b68 <iprintf>
	int retVal = uartReceiveBuffer(DEBUG_UART, inBuffer, CHARCOUNT, &flagD);
 80005c0:	4b23      	ldr	r3, [pc, #140]	; (8000650 <uartDemoBlocking+0x9c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4e23      	ldr	r6, [pc, #140]	; (8000654 <uartDemoBlocking+0xa0>)
 80005c6:	4a24      	ldr	r2, [pc, #144]	; (8000658 <uartDemoBlocking+0xa4>)
 80005c8:	920f      	str	r2, [sp, #60]	; 0x3c
 80005ca:	220a      	movs	r2, #10
 80005cc:	920e      	str	r2, [sp, #56]	; 0x38
 80005ce:	930d      	str	r3, [sp, #52]	; 0x34
 80005d0:	466d      	mov	r5, sp
 80005d2:	f106 0410 	add.w	r4, r6, #16
 80005d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005e2:	6823      	ldr	r3, [r4, #0]
 80005e4:	602b      	str	r3, [r5, #0]
 80005e6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80005ea:	f000 fd0f 	bl	800100c <uartReceiveBuffer>
 80005ee:	6078      	str	r0, [r7, #4]
	while(flagD == 0){
 80005f0:	bf00      	nop
 80005f2:	4b19      	ldr	r3, [pc, #100]	; (8000658 <uartDemoBlocking+0xa4>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0fb      	beq.n	80005f2 <uartDemoBlocking+0x3e>

	}
	int i = assembleReply();
 80005fa:	f000 f835 	bl	8000668 <assembleReply>
 80005fe:	6038      	str	r0, [r7, #0]
	retVal = uartTransmitBuffer(DEBUG_UART, outBuffer, i, &flagT);
 8000600:	4b16      	ldr	r3, [pc, #88]	; (800065c <uartDemoBlocking+0xa8>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	683a      	ldr	r2, [r7, #0]
 8000606:	b292      	uxth	r2, r2
 8000608:	4e12      	ldr	r6, [pc, #72]	; (8000654 <uartDemoBlocking+0xa0>)
 800060a:	4915      	ldr	r1, [pc, #84]	; (8000660 <uartDemoBlocking+0xac>)
 800060c:	910f      	str	r1, [sp, #60]	; 0x3c
 800060e:	920e      	str	r2, [sp, #56]	; 0x38
 8000610:	930d      	str	r3, [sp, #52]	; 0x34
 8000612:	466d      	mov	r5, sp
 8000614:	f106 0410 	add.w	r4, r6, #16
 8000618:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800061a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800061c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800061e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000620:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000622:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000624:	6823      	ldr	r3, [r4, #0]
 8000626:	602b      	str	r3, [r5, #0]
 8000628:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800062c:	f000 fcae 	bl	8000f8c <uartTransmitBuffer>
 8000630:	6078      	str	r0, [r7, #4]
	while(flagT == 0){
 8000632:	bf00      	nop
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <uartDemoBlocking+0xac>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d0fb      	beq.n	8000634 <uartDemoBlocking+0x80>

	}
	printf("Uart demo blocking done.");
 800063c:	4809      	ldr	r0, [pc, #36]	; (8000664 <uartDemoBlocking+0xb0>)
 800063e:	f002 fa93 	bl	8002b68 <iprintf>
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064a:	bf00      	nop
 800064c:	080038d8 	.word	0x080038d8
 8000650:	200000a4 	.word	0x200000a4
 8000654:	200000fc 	.word	0x200000fc
 8000658:	200000a8 	.word	0x200000a8
 800065c:	200000a0 	.word	0x200000a0
 8000660:	2000009c 	.word	0x2000009c
 8000664:	080038f8 	.word	0x080038f8

08000668 <assembleReply>:
		flagD = 0;
	}
}


int assembleReply(){
 8000668:	b5b0      	push	{r4, r5, r7, lr}
 800066a:	b08a      	sub	sp, #40	; 0x28
 800066c:	af00      	add	r7, sp, #0
	char replyStart[29] = "I received following chars: {";
 800066e:	4b22      	ldr	r3, [pc, #136]	; (80006f8 <assembleReply+0x90>)
 8000670:	1d3c      	adds	r4, r7, #4
 8000672:	461d      	mov	r5, r3
 8000674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000678:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800067c:	c407      	stmia	r4!, {r0, r1, r2}
 800067e:	7023      	strb	r3, [r4, #0]
	char replyEnd[3] = "}\n\r";
 8000680:	4a1e      	ldr	r2, [pc, #120]	; (80006fc <assembleReply+0x94>)
 8000682:	463b      	mov	r3, r7
 8000684:	6812      	ldr	r2, [r2, #0]
 8000686:	4611      	mov	r1, r2
 8000688:	8019      	strh	r1, [r3, #0]
 800068a:	3302      	adds	r3, #2
 800068c:	0c12      	lsrs	r2, r2, #16
 800068e:	701a      	strb	r2, [r3, #0]
	int i = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	627b      	str	r3, [r7, #36]	; 0x24

	memcpy(outBuffer, replyStart, 29);
 8000694:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <assembleReply+0x98>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	461d      	mov	r5, r3
 800069a:	1d3c      	adds	r4, r7, #4
 800069c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800069e:	6028      	str	r0, [r5, #0]
 80006a0:	6069      	str	r1, [r5, #4]
 80006a2:	60aa      	str	r2, [r5, #8]
 80006a4:	60eb      	str	r3, [r5, #12]
 80006a6:	cc07      	ldmia	r4!, {r0, r1, r2}
 80006a8:	6128      	str	r0, [r5, #16]
 80006aa:	6169      	str	r1, [r5, #20]
 80006ac:	61aa      	str	r2, [r5, #24]
 80006ae:	7823      	ldrb	r3, [r4, #0]
 80006b0:	772b      	strb	r3, [r5, #28]
	i = i + 29;
 80006b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b4:	331d      	adds	r3, #29
 80006b6:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(outBuffer + i, inBuffer, 10);
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <assembleReply+0x98>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006be:	4413      	add	r3, r2
 80006c0:	4a10      	ldr	r2, [pc, #64]	; (8000704 <assembleReply+0x9c>)
 80006c2:	6811      	ldr	r1, [r2, #0]
 80006c4:	220a      	movs	r2, #10
 80006c6:	4618      	mov	r0, r3
 80006c8:	f002 f98e 	bl	80029e8 <memcpy>
	i = i + 10;
 80006cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ce:	330a      	adds	r3, #10
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(outBuffer + i, replyEnd, 3);
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <assembleReply+0x98>)
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d8:	4413      	add	r3, r2
 80006da:	461a      	mov	r2, r3
 80006dc:	463b      	mov	r3, r7
 80006de:	8819      	ldrh	r1, [r3, #0]
 80006e0:	789b      	ldrb	r3, [r3, #2]
 80006e2:	8011      	strh	r1, [r2, #0]
 80006e4:	7093      	strb	r3, [r2, #2]
	i = i + 3;
 80006e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e8:	3303      	adds	r3, #3
 80006ea:	627b      	str	r3, [r7, #36]	; 0x24
	return i;
 80006ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3728      	adds	r7, #40	; 0x28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bdb0      	pop	{r4, r5, r7, pc}
 80006f6:	bf00      	nop
 80006f8:	08003914 	.word	0x08003914
 80006fc:	08003934 	.word	0x08003934
 8000700:	200000a0 	.word	0x200000a0
 8000704:	200000a4 	.word	0x200000a4

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070c:	f000 fce8 	bl	80010e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000710:	f000 f82e 	bl	8000770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000714:	f000 f90a 	bl	800092c <MX_GPIO_Init>
  MX_FSMC_Init();
 8000718:	f000 f998 	bl	8000a4c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800071c:	f000 f8b2 	bl	8000884 <MX_USART1_UART_Init>
  MX_UART4_Init();
 8000720:	f000 f886 	bl	8000830 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8000724:	f000 f8d8 	bl	80008d8 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  initUartDemo();
 8000728:	f7ff ff1e 	bl	8000568 <initUartDemo>

  uartDemoBlocking();
 800072c:	f7ff ff42 	bl	80005b4 <uartDemoBlocking>

  while (1)
  {

	HAL_Delay(2000);
 8000730:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000734:	f000 fd46 	bl	80011c4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	2108      	movs	r1, #8
 800073c:	4809      	ldr	r0, [pc, #36]	; (8000764 <main+0x5c>)
 800073e:	f000 ffe7 	bl	8001710 <HAL_GPIO_WritePin>
	printf("LED off\n\r");
 8000742:	4809      	ldr	r0, [pc, #36]	; (8000768 <main+0x60>)
 8000744:	f002 fa10 	bl	8002b68 <iprintf>
	HAL_Delay(2000);
 8000748:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800074c:	f000 fd3a 	bl	80011c4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000750:	2201      	movs	r2, #1
 8000752:	2108      	movs	r1, #8
 8000754:	4803      	ldr	r0, [pc, #12]	; (8000764 <main+0x5c>)
 8000756:	f000 ffdb 	bl	8001710 <HAL_GPIO_WritePin>
	printf("LED on\n\r");
 800075a:	4804      	ldr	r0, [pc, #16]	; (800076c <main+0x64>)
 800075c:	f002 fa04 	bl	8002b68 <iprintf>
	HAL_Delay(2000);
 8000760:	e7e6      	b.n	8000730 <main+0x28>
 8000762:	bf00      	nop
 8000764:	40020400 	.word	0x40020400
 8000768:	08003938 	.word	0x08003938
 800076c:	08003944 	.word	0x08003944

08000770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b094      	sub	sp, #80	; 0x50
 8000774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	2230      	movs	r2, #48	; 0x30
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f002 f940 	bl	8002a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000794:	2300      	movs	r3, #0
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	4b23      	ldr	r3, [pc, #140]	; (8000828 <SystemClock_Config+0xb8>)
 800079a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079c:	4a22      	ldr	r2, [pc, #136]	; (8000828 <SystemClock_Config+0xb8>)
 800079e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a2:	6413      	str	r3, [r2, #64]	; 0x40
 80007a4:	4b20      	ldr	r3, [pc, #128]	; (8000828 <SystemClock_Config+0xb8>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b0:	2300      	movs	r3, #0
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	4b1d      	ldr	r3, [pc, #116]	; (800082c <SystemClock_Config+0xbc>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a1c      	ldr	r2, [pc, #112]	; (800082c <SystemClock_Config+0xbc>)
 80007ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007be:	6013      	str	r3, [r2, #0]
 80007c0:	4b1a      	ldr	r3, [pc, #104]	; (800082c <SystemClock_Config+0xbc>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007cc:	2302      	movs	r3, #2
 80007ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	2301      	movs	r3, #1
 80007d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d4:	2310      	movs	r3, #16
 80007d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007d8:	2300      	movs	r3, #0
 80007da:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007dc:	f107 0320 	add.w	r3, r7, #32
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 ffaf 	bl	8001744 <HAL_RCC_OscConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80007ec:	f000 f9a8 	bl	8000b40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f0:	230f      	movs	r3, #15
 80007f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007f4:	2300      	movs	r3, #0
 80007f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000800:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000802:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000806:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f001 fa10 	bl	8001c34 <HAL_RCC_ClockConfig>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800081a:	f000 f991 	bl	8000b40 <Error_Handler>
  }
}
 800081e:	bf00      	nop
 8000820:	3750      	adds	r7, #80	; 0x50
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800
 800082c:	40007000 	.word	0x40007000

08000830 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000834:	4b11      	ldr	r3, [pc, #68]	; (800087c <MX_UART4_Init+0x4c>)
 8000836:	4a12      	ldr	r2, [pc, #72]	; (8000880 <MX_UART4_Init+0x50>)
 8000838:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800083a:	4b10      	ldr	r3, [pc, #64]	; (800087c <MX_UART4_Init+0x4c>)
 800083c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000840:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_UART4_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_UART4_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MX_UART4_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_UART4_Init+0x4c>)
 8000856:	220c      	movs	r2, #12
 8000858:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085a:	4b08      	ldr	r3, [pc, #32]	; (800087c <MX_UART4_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_UART4_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_UART4_Init+0x4c>)
 8000868:	f001 fbf8 	bl	800205c <HAL_UART_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000872:	f000 f965 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000140 	.word	0x20000140
 8000880:	40004c00 	.word	0x40004c00

08000884 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <MX_USART1_UART_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 8000890:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000894:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_USART1_UART_Init+0x4c>)
 80008bc:	f001 fbce 	bl	800205c <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008c6:	f000 f93b 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	200000fc 	.word	0x200000fc
 80008d4:	40011000 	.word	0x40011000

080008d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008de:	4a12      	ldr	r2, [pc, #72]	; (8000928 <MX_USART2_UART_Init+0x50>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008e2:	4b10      	ldr	r3, [pc, #64]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800090e:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 8000910:	f001 fba4 	bl	800205c <HAL_UART_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800091a:	f000 f911 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000184 	.word	0x20000184
 8000928:	40004400 	.word	0x40004400

0800092c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	; 0x28
 8000930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
 800093e:	60da      	str	r2, [r3, #12]
 8000940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	4b3e      	ldr	r3, [pc, #248]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a3d      	ldr	r2, [pc, #244]	; (8000a40 <MX_GPIO_Init+0x114>)
 800094c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b3b      	ldr	r3, [pc, #236]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800095a:	613b      	str	r3, [r7, #16]
 800095c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	4b37      	ldr	r3, [pc, #220]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a36      	ldr	r2, [pc, #216]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b34      	ldr	r3, [pc, #208]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	4b30      	ldr	r3, [pc, #192]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	4a2f      	ldr	r2, [pc, #188]	; (8000a40 <MX_GPIO_Init+0x114>)
 8000984:	f043 0310 	orr.w	r3, r3, #16
 8000988:	6313      	str	r3, [r2, #48]	; 0x30
 800098a:	4b2d      	ldr	r3, [pc, #180]	; (8000a40 <MX_GPIO_Init+0x114>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	f003 0310 	and.w	r3, r3, #16
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	4b29      	ldr	r3, [pc, #164]	; (8000a40 <MX_GPIO_Init+0x114>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	4a28      	ldr	r2, [pc, #160]	; (8000a40 <MX_GPIO_Init+0x114>)
 80009a0:	f043 0308 	orr.w	r3, r3, #8
 80009a4:	6313      	str	r3, [r2, #48]	; 0x30
 80009a6:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <MX_GPIO_Init+0x114>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	f003 0308 	and.w	r3, r3, #8
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	603b      	str	r3, [r7, #0]
 80009b6:	4b22      	ldr	r3, [pc, #136]	; (8000a40 <MX_GPIO_Init+0x114>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a21      	ldr	r2, [pc, #132]	; (8000a40 <MX_GPIO_Init+0x114>)
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <MX_GPIO_Init+0x114>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RES_GPIO_Port, LCD_RES_Pin, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d4:	481b      	ldr	r0, [pc, #108]	; (8000a44 <MX_GPIO_Init+0x118>)
 80009d6:	f000 fe9b 	bl	8001710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2108      	movs	r1, #8
 80009de:	481a      	ldr	r0, [pc, #104]	; (8000a48 <MX_GPIO_Init+0x11c>)
 80009e0:	f000 fe96 	bl	8001710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	4619      	mov	r1, r3
 80009f8:	4812      	ldr	r0, [pc, #72]	; (8000a44 <MX_GPIO_Init+0x118>)
 80009fa:	f000 fced 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 80009fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a04:	2301      	movs	r3, #1
 8000a06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	480b      	ldr	r0, [pc, #44]	; (8000a44 <MX_GPIO_Init+0x118>)
 8000a18:	f000 fcde 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	2301      	movs	r3, #1
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	4619      	mov	r1, r3
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_GPIO_Init+0x11c>)
 8000a34:	f000 fcd0 	bl	80013d8 <HAL_GPIO_Init>

}
 8000a38:	bf00      	nop
 8000a3a:	3728      	adds	r7, #40	; 0x28
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40020000 	.word	0x40020000
 8000a48:	40020400 	.word	0x40020400

08000a4c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08e      	sub	sp, #56	; 0x38
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	60da      	str	r2, [r3, #12]
 8000a60:	611a      	str	r2, [r3, #16]
 8000a62:	615a      	str	r2, [r3, #20]
 8000a64:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000a66:	463b      	mov	r3, r7
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
 8000a74:	615a      	str	r2, [r3, #20]
 8000a76:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000a78:	4b2f      	ldr	r3, [pc, #188]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000a7a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000a7e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000a80:	4b2d      	ldr	r3, [pc, #180]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000a82:	4a2e      	ldr	r2, [pc, #184]	; (8000b3c <MX_FSMC_Init+0xf0>)
 8000a84:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000a86:	4b2c      	ldr	r3, [pc, #176]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000a92:	4b29      	ldr	r3, [pc, #164]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000a98:	4b27      	ldr	r3, [pc, #156]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000a9a:	2210      	movs	r2, #16
 8000a9c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000a9e:	4b26      	ldr	r3, [pc, #152]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000aa4:	4b24      	ldr	r3, [pc, #144]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000aaa:	4b23      	ldr	r3, [pc, #140]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000ab0:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000ab6:	4b20      	ldr	r3, [pc, #128]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ab8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000abc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000abe:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000ac4:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ac6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aca:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000acc:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000ad2:	4b19      	ldr	r3, [pc, #100]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000ad8:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000ae2:	230f      	movs	r3, #15
 8000ae4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 4;
 8000ae6:	2304      	movs	r3, #4
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000aee:	2310      	movs	r3, #16
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8000af2:	2311      	movs	r3, #17
 8000af4:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000af6:	2300      	movs	r3, #0
 8000af8:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 15;
 8000afa:	230f      	movs	r3, #15
 8000afc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000afe:	230f      	movs	r3, #15
 8000b00:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 255;
 8000b02:	23ff      	movs	r3, #255	; 0xff
 8000b04:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8000b06:	230f      	movs	r3, #15
 8000b08:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000b0a:	2310      	movs	r3, #16
 8000b0c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000b0e:	2311      	movs	r3, #17
 8000b10:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000b16:	463a      	mov	r2, r7
 8000b18:	f107 031c 	add.w	r3, r7, #28
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4806      	ldr	r0, [pc, #24]	; (8000b38 <MX_FSMC_Init+0xec>)
 8000b20:	f001 fa58 	bl	8001fd4 <HAL_SRAM_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000b2a:	f000 f809 	bl	8000b40 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000b2e:	bf00      	nop
 8000b30:	3738      	adds	r7, #56	; 0x38
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200000ac 	.word	0x200000ac
 8000b3c:	a0000104 	.word	0xa0000104

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <Error_Handler+0x8>
	...

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5a:	4a0f      	ldr	r2, [pc, #60]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b60:	6453      	str	r3, [r2, #68]	; 0x44
 8000b62:	4b0d      	ldr	r3, [pc, #52]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	603b      	str	r3, [r7, #0]
 8000b72:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b76:	4a08      	ldr	r2, [pc, #32]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b86:	603b      	str	r3, [r7, #0]
 8000b88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800

08000b9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08e      	sub	sp, #56	; 0x38
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a4b      	ldr	r2, [pc, #300]	; (8000ce8 <HAL_UART_MspInit+0x14c>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d12c      	bne.n	8000c18 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	623b      	str	r3, [r7, #32]
 8000bc2:	4b4a      	ldr	r3, [pc, #296]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc6:	4a49      	ldr	r2, [pc, #292]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000bc8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bce:	4b47      	ldr	r3, [pc, #284]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000bd6:	623b      	str	r3, [r7, #32]
 8000bd8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
 8000bde:	4b43      	ldr	r3, [pc, #268]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a42      	ldr	r2, [pc, #264]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b40      	ldr	r3, [pc, #256]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	61fb      	str	r3, [r7, #28]
 8000bf4:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c02:	2303      	movs	r3, #3
 8000c04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c06:	2308      	movs	r3, #8
 8000c08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4837      	ldr	r0, [pc, #220]	; (8000cf0 <HAL_UART_MspInit+0x154>)
 8000c12:	f000 fbe1 	bl	80013d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c16:	e063      	b.n	8000ce0 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART1)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a35      	ldr	r2, [pc, #212]	; (8000cf4 <HAL_UART_MspInit+0x158>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d12d      	bne.n	8000c7e <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
 8000c26:	4b31      	ldr	r3, [pc, #196]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2a:	4a30      	ldr	r2, [pc, #192]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c2c:	f043 0310 	orr.w	r3, r3, #16
 8000c30:	6453      	str	r3, [r2, #68]	; 0x44
 8000c32:	4b2e      	ldr	r3, [pc, #184]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	f003 0310 	and.w	r3, r3, #16
 8000c3a:	61bb      	str	r3, [r7, #24]
 8000c3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	4b2a      	ldr	r3, [pc, #168]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	4a29      	ldr	r2, [pc, #164]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4e:	4b27      	ldr	r3, [pc, #156]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c60:	2302      	movs	r3, #2
 8000c62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c6c:	2307      	movs	r3, #7
 8000c6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c74:	4619      	mov	r1, r3
 8000c76:	481e      	ldr	r0, [pc, #120]	; (8000cf0 <HAL_UART_MspInit+0x154>)
 8000c78:	f000 fbae 	bl	80013d8 <HAL_GPIO_Init>
}
 8000c7c:	e030      	b.n	8000ce0 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART2)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a1d      	ldr	r2, [pc, #116]	; (8000cf8 <HAL_UART_MspInit+0x15c>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d12b      	bne.n	8000ce0 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	4b17      	ldr	r3, [pc, #92]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c90:	4a16      	ldr	r2, [pc, #88]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c96:	6413      	str	r3, [r2, #64]	; 0x40
 8000c98:	4b14      	ldr	r3, [pc, #80]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca0:	613b      	str	r3, [r7, #16]
 8000ca2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	4b10      	ldr	r3, [pc, #64]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cac:	4a0f      	ldr	r2, [pc, #60]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000cae:	f043 0301 	orr.w	r3, r3, #1
 8000cb2:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb4:	4b0d      	ldr	r3, [pc, #52]	; (8000cec <HAL_UART_MspInit+0x150>)
 8000cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb8:	f003 0301 	and.w	r3, r3, #1
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cc0:	230c      	movs	r3, #12
 8000cc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cd0:	2307      	movs	r3, #7
 8000cd2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4805      	ldr	r0, [pc, #20]	; (8000cf0 <HAL_UART_MspInit+0x154>)
 8000cdc:	f000 fb7c 	bl	80013d8 <HAL_GPIO_Init>
}
 8000ce0:	bf00      	nop
 8000ce2:	3738      	adds	r7, #56	; 0x38
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40004c00 	.word	0x40004c00
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020000 	.word	0x40020000
 8000cf4:	40011000 	.word	0x40011000
 8000cf8:	40004400 	.word	0x40004400

08000cfc <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000d10:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <HAL_FSMC_MspInit+0x88>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d131      	bne.n	8000d7c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <HAL_FSMC_MspInit+0x88>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	603b      	str	r3, [r7, #0]
 8000d22:	4b19      	ldr	r3, [pc, #100]	; (8000d88 <HAL_FSMC_MspInit+0x8c>)
 8000d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d26:	4a18      	ldr	r2, [pc, #96]	; (8000d88 <HAL_FSMC_MspInit+0x8c>)
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	6393      	str	r3, [r2, #56]	; 0x38
 8000d2e:	4b16      	ldr	r3, [pc, #88]	; (8000d88 <HAL_FSMC_MspInit+0x8c>)
 8000d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000d3a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000d3e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d4c:	230c      	movs	r3, #12
 8000d4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	4619      	mov	r1, r3
 8000d54:	480d      	ldr	r0, [pc, #52]	; (8000d8c <HAL_FSMC_MspInit+0x90>)
 8000d56:	f000 fb3f 	bl	80013d8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|LCD_DCX_Pin
 8000d5a:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 8000d5e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|LCD_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d60:	2302      	movs	r3, #2
 8000d62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d6c:	230c      	movs	r3, #12
 8000d6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	4619      	mov	r1, r3
 8000d74:	4806      	ldr	r0, [pc, #24]	; (8000d90 <HAL_FSMC_MspInit+0x94>)
 8000d76:	f000 fb2f 	bl	80013d8 <HAL_GPIO_Init>
 8000d7a:	e000      	b.n	8000d7e <HAL_FSMC_MspInit+0x82>
    return;
 8000d7c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	2000008c 	.word	0x2000008c
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	40020c00 	.word	0x40020c00

08000d94 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000d9c:	f7ff ffae 	bl	8000cfc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dac:	e7fe      	b.n	8000dac <NMI_Handler+0x4>

08000dae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dae:	b480      	push	{r7}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db2:	e7fe      	b.n	8000db2 <HardFault_Handler+0x4>

08000db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db8:	e7fe      	b.n	8000db8 <MemManage_Handler+0x4>

08000dba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dbe:	e7fe      	b.n	8000dbe <BusFault_Handler+0x4>

08000dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <UsageFault_Handler+0x4>

08000dc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr

08000de2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000df4:	f000 f9c6 	bl	8001184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]
 8000e0c:	e00a      	b.n	8000e24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e0e:	f3af 8000 	nop.w
 8000e12:	4601      	mov	r1, r0
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	1c5a      	adds	r2, r3, #1
 8000e18:	60ba      	str	r2, [r7, #8]
 8000e1a:	b2ca      	uxtb	r2, r1
 8000e1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	3301      	adds	r3, #1
 8000e22:	617b      	str	r3, [r7, #20]
 8000e24:	697a      	ldr	r2, [r7, #20]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	dbf0      	blt.n	8000e0e <_read+0x12>
	}

return len;
 8000e2c:	687b      	ldr	r3, [r7, #4]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b086      	sub	sp, #24
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	60f8      	str	r0, [r7, #12]
 8000e3e:	60b9      	str	r1, [r7, #8]
 8000e40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e42:	2300      	movs	r3, #0
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	e009      	b.n	8000e5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	1c5a      	adds	r2, r3, #1
 8000e4c:	60ba      	str	r2, [r7, #8]
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 f889 	bl	8000f68 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	dbf1      	blt.n	8000e48 <_write+0x12>
	}
	return len;
 8000e64:	687b      	ldr	r3, [r7, #4]
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3718      	adds	r7, #24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <_close>:

int _close(int file)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
	return -1;
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e86:	b480      	push	{r7}
 8000e88:	b083      	sub	sp, #12
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
 8000e8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e96:	605a      	str	r2, [r3, #4]
	return 0;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <_isatty>:

int _isatty(int file)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
	return 1;
 8000eae:	2301      	movs	r3, #1
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
	...

08000ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee0:	4a14      	ldr	r2, [pc, #80]	; (8000f34 <_sbrk+0x5c>)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <_sbrk+0x60>)
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eec:	4b13      	ldr	r3, [pc, #76]	; (8000f3c <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <_sbrk+0x64>)
 8000ef6:	4a12      	ldr	r2, [pc, #72]	; (8000f40 <_sbrk+0x68>)
 8000ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efa:	4b10      	ldr	r3, [pc, #64]	; (8000f3c <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d207      	bcs.n	8000f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f08:	f001 fd3c 	bl	8002984 <__errno>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	220c      	movs	r2, #12
 8000f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	e009      	b.n	8000f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f18:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1e:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	4a05      	ldr	r2, [pc, #20]	; (8000f3c <_sbrk+0x64>)
 8000f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20020000 	.word	0x20020000
 8000f38:	00000400 	.word	0x00000400
 8000f3c:	20000090 	.word	0x20000090
 8000f40:	200001f8 	.word	0x200001f8

08000f44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <SystemInit+0x20>)
 8000f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f4e:	4a05      	ldr	r2, [pc, #20]	; (8000f64 <SystemInit+0x20>)
 8000f50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

//redirect printf to uart1.
PUTCHAR_PROTOTYPE{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 8000f70:	1d39      	adds	r1, r7, #4
 8000f72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f76:	2201      	movs	r2, #1
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <__io_putchar+0x20>)
 8000f7a:	f001 f8bc 	bl	80020f6 <HAL_UART_Transmit>
	return ch;
 8000f7e:	687b      	ldr	r3, [r7, #4]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200000fc 	.word	0x200000fc

08000f8c <uartTransmitBuffer>:

/**Nonblocking. Sends @size bytes of data from @buffer over specified uart.
 * doneFlag is set to 0 when called and changes to 1 once transmission is complete.
 * Returns: 0 when ok, nonzero otherwise.
 */
int uartTransmitBuffer(UART_HandleTypeDef huart, uint8_t *buffer, uint16_t size, uint8_t *doneFlag){
 8000f8c:	b084      	sub	sp, #16
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	f107 0c08 	add.w	ip, r7, #8
 8000f96:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(huart.Instance == USART1){
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	4a15      	ldr	r2, [pc, #84]	; (8000ff4 <uartTransmitBuffer+0x68>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d103      	bne.n	8000faa <uartTransmitBuffer+0x1e>
		pHuart1TxDoneFlag = doneFlag;
 8000fa2:	4a15      	ldr	r2, [pc, #84]	; (8000ff8 <uartTransmitBuffer+0x6c>)
 8000fa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	e011      	b.n	8000fce <uartTransmitBuffer+0x42>
	}
	else if(huart.Instance == USART2){
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	4a13      	ldr	r2, [pc, #76]	; (8000ffc <uartTransmitBuffer+0x70>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d103      	bne.n	8000fba <uartTransmitBuffer+0x2e>
		pHuart2TxDoneFlag = doneFlag;
 8000fb2:	4a13      	ldr	r2, [pc, #76]	; (8001000 <uartTransmitBuffer+0x74>)
 8000fb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	e009      	b.n	8000fce <uartTransmitBuffer+0x42>
	}
	else if(huart.Instance == UART4){
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	4a11      	ldr	r2, [pc, #68]	; (8001004 <uartTransmitBuffer+0x78>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d103      	bne.n	8000fca <uartTransmitBuffer+0x3e>
		pHuart4TxDoneFlag = doneFlag;
 8000fc2:	4a11      	ldr	r2, [pc, #68]	; (8001008 <uartTransmitBuffer+0x7c>)
 8000fc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fc6:	6013      	str	r3, [r2, #0]
 8000fc8:	e001      	b.n	8000fce <uartTransmitBuffer+0x42>
	}
	else{ //unhandled uart
		return 100;
 8000fca:	2364      	movs	r3, #100	; 0x64
 8000fcc:	e00b      	b.n	8000fe6 <uartTransmitBuffer+0x5a>
	}

	*doneFlag = 0;
 8000fce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
	return HAL_UART_Transmit_IT(&huart, buffer, size);
 8000fd4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8000fd8:	461a      	mov	r2, r3
 8000fda:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000fdc:	f107 0008 	add.w	r0, r7, #8
 8000fe0:	f001 f91b 	bl	800221a <HAL_UART_Transmit_IT>
 8000fe4:	4603      	mov	r3, r0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fee:	b004      	add	sp, #16
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	40011000 	.word	0x40011000
 8000ff8:	200001dc 	.word	0x200001dc
 8000ffc:	40004400 	.word	0x40004400
 8001000:	200001d4 	.word	0x200001d4
 8001004:	40004c00 	.word	0x40004c00
 8001008:	200001cc 	.word	0x200001cc

0800100c <uartReceiveBuffer>:

/**Nonblocking. Reads @size bytes of data from @buffer over specified uart.
 * doneFlag is set to 0 when called and changes to 1 once reception is complete.
 * Returns: 0 when ok, nonzero otherwise.
 */
int uartReceiveBuffer(UART_HandleTypeDef huart, uint8_t *buffer, uint16_t size, uint8_t *doneFlag){
 800100c:	b084      	sub	sp, #16
 800100e:	b580      	push	{r7, lr}
 8001010:	af00      	add	r7, sp, #0
 8001012:	f107 0c08 	add.w	ip, r7, #8
 8001016:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(huart.Instance == USART1){
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	4a15      	ldr	r2, [pc, #84]	; (8001074 <uartReceiveBuffer+0x68>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d103      	bne.n	800102a <uartReceiveBuffer+0x1e>
			pHuart1RxDoneFlag = doneFlag;
 8001022:	4a15      	ldr	r2, [pc, #84]	; (8001078 <uartReceiveBuffer+0x6c>)
 8001024:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	e011      	b.n	800104e <uartReceiveBuffer+0x42>
		}
		else if(huart.Instance == USART2){
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4a13      	ldr	r2, [pc, #76]	; (800107c <uartReceiveBuffer+0x70>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d103      	bne.n	800103a <uartReceiveBuffer+0x2e>
			pHuart2RxDoneFlag = doneFlag;
 8001032:	4a13      	ldr	r2, [pc, #76]	; (8001080 <uartReceiveBuffer+0x74>)
 8001034:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	e009      	b.n	800104e <uartReceiveBuffer+0x42>
		}
		else if(huart.Instance == UART4){
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	4a11      	ldr	r2, [pc, #68]	; (8001084 <uartReceiveBuffer+0x78>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d103      	bne.n	800104a <uartReceiveBuffer+0x3e>
			pHuart4RxDoneFlag = doneFlag;
 8001042:	4a11      	ldr	r2, [pc, #68]	; (8001088 <uartReceiveBuffer+0x7c>)
 8001044:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001046:	6013      	str	r3, [r2, #0]
 8001048:	e001      	b.n	800104e <uartReceiveBuffer+0x42>
		}
		else{ //unhandled uart
			return 100;
 800104a:	2364      	movs	r3, #100	; 0x64
 800104c:	e00b      	b.n	8001066 <uartReceiveBuffer+0x5a>
		}
	*doneFlag = 0;
 800104e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
	return HAL_UART_Receive_IT(&huart, buffer, size);
 8001054:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001058:	461a      	mov	r2, r3
 800105a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800105c:	f107 0008 	add.w	r0, r7, #8
 8001060:	f001 f920 	bl	80022a4 <HAL_UART_Receive_IT>
 8001064:	4603      	mov	r3, r0
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800106e:	b004      	add	sp, #16
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40011000 	.word	0x40011000
 8001078:	200001d8 	.word	0x200001d8
 800107c:	40004400 	.word	0x40004400
 8001080:	200001d0 	.word	0x200001d0
 8001084:	40004c00 	.word	0x40004c00
 8001088:	200001c8 	.word	0x200001c8

0800108c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800108c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001090:	480d      	ldr	r0, [pc, #52]	; (80010c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001092:	490e      	ldr	r1, [pc, #56]	; (80010cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001094:	4a0e      	ldr	r2, [pc, #56]	; (80010d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001098:	e002      	b.n	80010a0 <LoopCopyDataInit>

0800109a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800109a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800109c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800109e:	3304      	adds	r3, #4

080010a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a4:	d3f9      	bcc.n	800109a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010a6:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010a8:	4c0b      	ldr	r4, [pc, #44]	; (80010d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80010aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010ac:	e001      	b.n	80010b2 <LoopFillZerobss>

080010ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b0:	3204      	adds	r2, #4

080010b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b4:	d3fb      	bcc.n	80010ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010b6:	f7ff ff45 	bl	8000f44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010ba:	f001 fc69 	bl	8002990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010be:	f7ff fb23 	bl	8000708 <main>
  bx  lr    
 80010c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80010c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010cc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80010d0:	08003a10 	.word	0x08003a10
  ldr r2, =_sbss
 80010d4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80010d8:	200001f4 	.word	0x200001f4

080010dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010dc:	e7fe      	b.n	80010dc <ADC_IRQHandler>
	...

080010e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010e4:	4b0e      	ldr	r3, [pc, #56]	; (8001120 <HAL_Init+0x40>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <HAL_Init+0x40>)
 80010ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010f0:	4b0b      	ldr	r3, [pc, #44]	; (8001120 <HAL_Init+0x40>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <HAL_Init+0x40>)
 80010f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010fc:	4b08      	ldr	r3, [pc, #32]	; (8001120 <HAL_Init+0x40>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a07      	ldr	r2, [pc, #28]	; (8001120 <HAL_Init+0x40>)
 8001102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001106:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001108:	2003      	movs	r0, #3
 800110a:	f000 f931 	bl	8001370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800110e:	2000      	movs	r0, #0
 8001110:	f000 f808 	bl	8001124 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001114:	f7ff fd1a 	bl	8000b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40023c00 	.word	0x40023c00

08001124 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <HAL_InitTick+0x54>)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	4b12      	ldr	r3, [pc, #72]	; (800117c <HAL_InitTick+0x58>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4619      	mov	r1, r3
 8001136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800113a:	fbb3 f3f1 	udiv	r3, r3, r1
 800113e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f93b 	bl	80013be <HAL_SYSTICK_Config>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e00e      	b.n	8001170 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b0f      	cmp	r3, #15
 8001156:	d80a      	bhi.n	800116e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001158:	2200      	movs	r2, #0
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	f04f 30ff 	mov.w	r0, #4294967295
 8001160:	f000 f911 	bl	8001386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001164:	4a06      	ldr	r2, [pc, #24]	; (8001180 <HAL_InitTick+0x5c>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	e000      	b.n	8001170 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000000 	.word	0x20000000
 800117c:	20000008 	.word	0x20000008
 8001180:	20000004 	.word	0x20000004

08001184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <HAL_IncTick+0x20>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <HAL_IncTick+0x24>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4413      	add	r3, r2
 8001194:	4a04      	ldr	r2, [pc, #16]	; (80011a8 <HAL_IncTick+0x24>)
 8001196:	6013      	str	r3, [r2, #0]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000008 	.word	0x20000008
 80011a8:	200001e0 	.word	0x200001e0

080011ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return uwTick;
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <HAL_GetTick+0x14>)
 80011b2:	681b      	ldr	r3, [r3, #0]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	200001e0 	.word	0x200001e0

080011c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011cc:	f7ff ffee 	bl	80011ac <HAL_GetTick>
 80011d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011dc:	d005      	beq.n	80011ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_Delay+0x44>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4413      	add	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011ea:	bf00      	nop
 80011ec:	f7ff ffde 	bl	80011ac <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	68fa      	ldr	r2, [r7, #12]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d8f7      	bhi.n	80011ec <HAL_Delay+0x28>
  {
  }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000008 	.word	0x20000008

0800120c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <__NVIC_SetPriorityGrouping+0x44>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001228:	4013      	ands	r3, r2
 800122a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800123c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800123e:	4a04      	ldr	r2, [pc, #16]	; (8001250 <__NVIC_SetPriorityGrouping+0x44>)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	60d3      	str	r3, [r2, #12]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <__NVIC_GetPriorityGrouping+0x18>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	0a1b      	lsrs	r3, r3, #8
 800125e:	f003 0307 	and.w	r3, r3, #7
}
 8001262:	4618      	mov	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	6039      	str	r1, [r7, #0]
 800127a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800127c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001280:	2b00      	cmp	r3, #0
 8001282:	db0a      	blt.n	800129a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	b2da      	uxtb	r2, r3
 8001288:	490c      	ldr	r1, [pc, #48]	; (80012bc <__NVIC_SetPriority+0x4c>)
 800128a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128e:	0112      	lsls	r2, r2, #4
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	440b      	add	r3, r1
 8001294:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001298:	e00a      	b.n	80012b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4908      	ldr	r1, [pc, #32]	; (80012c0 <__NVIC_SetPriority+0x50>)
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	f003 030f 	and.w	r3, r3, #15
 80012a6:	3b04      	subs	r3, #4
 80012a8:	0112      	lsls	r2, r2, #4
 80012aa:	b2d2      	uxtb	r2, r2
 80012ac:	440b      	add	r3, r1
 80012ae:	761a      	strb	r2, [r3, #24]
}
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000e100 	.word	0xe000e100
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b089      	sub	sp, #36	; 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f003 0307 	and.w	r3, r3, #7
 80012d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	f1c3 0307 	rsb	r3, r3, #7
 80012de:	2b04      	cmp	r3, #4
 80012e0:	bf28      	it	cs
 80012e2:	2304      	movcs	r3, #4
 80012e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	3304      	adds	r3, #4
 80012ea:	2b06      	cmp	r3, #6
 80012ec:	d902      	bls.n	80012f4 <NVIC_EncodePriority+0x30>
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	3b03      	subs	r3, #3
 80012f2:	e000      	b.n	80012f6 <NVIC_EncodePriority+0x32>
 80012f4:	2300      	movs	r3, #0
 80012f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f8:	f04f 32ff 	mov.w	r2, #4294967295
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43da      	mvns	r2, r3
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	401a      	ands	r2, r3
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800130c:	f04f 31ff 	mov.w	r1, #4294967295
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	fa01 f303 	lsl.w	r3, r1, r3
 8001316:	43d9      	mvns	r1, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	4313      	orrs	r3, r2
         );
}
 800131e:	4618      	mov	r0, r3
 8001320:	3724      	adds	r7, #36	; 0x24
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3b01      	subs	r3, #1
 8001338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800133c:	d301      	bcc.n	8001342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800133e:	2301      	movs	r3, #1
 8001340:	e00f      	b.n	8001362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001342:	4a0a      	ldr	r2, [pc, #40]	; (800136c <SysTick_Config+0x40>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3b01      	subs	r3, #1
 8001348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800134a:	210f      	movs	r1, #15
 800134c:	f04f 30ff 	mov.w	r0, #4294967295
 8001350:	f7ff ff8e 	bl	8001270 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001354:	4b05      	ldr	r3, [pc, #20]	; (800136c <SysTick_Config+0x40>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800135a:	4b04      	ldr	r3, [pc, #16]	; (800136c <SysTick_Config+0x40>)
 800135c:	2207      	movs	r2, #7
 800135e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	e000e010 	.word	0xe000e010

08001370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff ff47 	bl	800120c <__NVIC_SetPriorityGrouping>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001386:	b580      	push	{r7, lr}
 8001388:	b086      	sub	sp, #24
 800138a:	af00      	add	r7, sp, #0
 800138c:	4603      	mov	r3, r0
 800138e:	60b9      	str	r1, [r7, #8]
 8001390:	607a      	str	r2, [r7, #4]
 8001392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001394:	2300      	movs	r3, #0
 8001396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001398:	f7ff ff5c 	bl	8001254 <__NVIC_GetPriorityGrouping>
 800139c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	68b9      	ldr	r1, [r7, #8]
 80013a2:	6978      	ldr	r0, [r7, #20]
 80013a4:	f7ff ff8e 	bl	80012c4 <NVIC_EncodePriority>
 80013a8:	4602      	mov	r2, r0
 80013aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ae:	4611      	mov	r1, r2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff5d 	bl	8001270 <__NVIC_SetPriority>
}
 80013b6:	bf00      	nop
 80013b8:	3718      	adds	r7, #24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff ffb0 	bl	800132c <SysTick_Config>
 80013cc:	4603      	mov	r3, r0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	; 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
 80013f2:	e16b      	b.n	80016cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013f4:	2201      	movs	r2, #1
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	429a      	cmp	r2, r3
 800140e:	f040 815a 	bne.w	80016c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b01      	cmp	r3, #1
 800141c:	d005      	beq.n	800142a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001426:	2b02      	cmp	r3, #2
 8001428:	d130      	bne.n	800148c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	2203      	movs	r2, #3
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001460:	2201      	movs	r2, #1
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	091b      	lsrs	r3, r3, #4
 8001476:	f003 0201 	and.w	r2, r3, #1
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4313      	orrs	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	2b03      	cmp	r3, #3
 8001496:	d017      	beq.n	80014c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	2203      	movs	r2, #3
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4013      	ands	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	4313      	orrs	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d123      	bne.n	800151c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	08da      	lsrs	r2, r3, #3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3208      	adds	r2, #8
 80014dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	220f      	movs	r2, #15
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	08da      	lsrs	r2, r3, #3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3208      	adds	r2, #8
 8001516:	69b9      	ldr	r1, [r7, #24]
 8001518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	2203      	movs	r2, #3
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	4013      	ands	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0203 	and.w	r2, r3, #3
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 80b4 	beq.w	80016c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	4b60      	ldr	r3, [pc, #384]	; (80016e4 <HAL_GPIO_Init+0x30c>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001566:	4a5f      	ldr	r2, [pc, #380]	; (80016e4 <HAL_GPIO_Init+0x30c>)
 8001568:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800156c:	6453      	str	r3, [r2, #68]	; 0x44
 800156e:	4b5d      	ldr	r3, [pc, #372]	; (80016e4 <HAL_GPIO_Init+0x30c>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800157a:	4a5b      	ldr	r2, [pc, #364]	; (80016e8 <HAL_GPIO_Init+0x310>)
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	089b      	lsrs	r3, r3, #2
 8001580:	3302      	adds	r3, #2
 8001582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f003 0303 	and.w	r3, r3, #3
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	220f      	movs	r2, #15
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a52      	ldr	r2, [pc, #328]	; (80016ec <HAL_GPIO_Init+0x314>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d02b      	beq.n	80015fe <HAL_GPIO_Init+0x226>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a51      	ldr	r2, [pc, #324]	; (80016f0 <HAL_GPIO_Init+0x318>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d025      	beq.n	80015fa <HAL_GPIO_Init+0x222>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a50      	ldr	r2, [pc, #320]	; (80016f4 <HAL_GPIO_Init+0x31c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d01f      	beq.n	80015f6 <HAL_GPIO_Init+0x21e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4f      	ldr	r2, [pc, #316]	; (80016f8 <HAL_GPIO_Init+0x320>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d019      	beq.n	80015f2 <HAL_GPIO_Init+0x21a>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a4e      	ldr	r2, [pc, #312]	; (80016fc <HAL_GPIO_Init+0x324>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d013      	beq.n	80015ee <HAL_GPIO_Init+0x216>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4d      	ldr	r2, [pc, #308]	; (8001700 <HAL_GPIO_Init+0x328>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00d      	beq.n	80015ea <HAL_GPIO_Init+0x212>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4c      	ldr	r2, [pc, #304]	; (8001704 <HAL_GPIO_Init+0x32c>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d007      	beq.n	80015e6 <HAL_GPIO_Init+0x20e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4b      	ldr	r2, [pc, #300]	; (8001708 <HAL_GPIO_Init+0x330>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d101      	bne.n	80015e2 <HAL_GPIO_Init+0x20a>
 80015de:	2307      	movs	r3, #7
 80015e0:	e00e      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015e2:	2308      	movs	r3, #8
 80015e4:	e00c      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015e6:	2306      	movs	r3, #6
 80015e8:	e00a      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015ea:	2305      	movs	r3, #5
 80015ec:	e008      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015ee:	2304      	movs	r3, #4
 80015f0:	e006      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015f2:	2303      	movs	r3, #3
 80015f4:	e004      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e002      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015fe:	2300      	movs	r3, #0
 8001600:	69fa      	ldr	r2, [r7, #28]
 8001602:	f002 0203 	and.w	r2, r2, #3
 8001606:	0092      	lsls	r2, r2, #2
 8001608:	4093      	lsls	r3, r2
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001610:	4935      	ldr	r1, [pc, #212]	; (80016e8 <HAL_GPIO_Init+0x310>)
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	089b      	lsrs	r3, r3, #2
 8001616:	3302      	adds	r3, #2
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800161e:	4b3b      	ldr	r3, [pc, #236]	; (800170c <HAL_GPIO_Init+0x334>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	43db      	mvns	r3, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4013      	ands	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001642:	4a32      	ldr	r2, [pc, #200]	; (800170c <HAL_GPIO_Init+0x334>)
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001648:	4b30      	ldr	r3, [pc, #192]	; (800170c <HAL_GPIO_Init+0x334>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800166c:	4a27      	ldr	r2, [pc, #156]	; (800170c <HAL_GPIO_Init+0x334>)
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001672:	4b26      	ldr	r3, [pc, #152]	; (800170c <HAL_GPIO_Init+0x334>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001696:	4a1d      	ldr	r2, [pc, #116]	; (800170c <HAL_GPIO_Init+0x334>)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800169c:	4b1b      	ldr	r3, [pc, #108]	; (800170c <HAL_GPIO_Init+0x334>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016c0:	4a12      	ldr	r2, [pc, #72]	; (800170c <HAL_GPIO_Init+0x334>)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3301      	adds	r3, #1
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	2b0f      	cmp	r3, #15
 80016d0:	f67f ae90 	bls.w	80013f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	3724      	adds	r7, #36	; 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40013800 	.word	0x40013800
 80016ec:	40020000 	.word	0x40020000
 80016f0:	40020400 	.word	0x40020400
 80016f4:	40020800 	.word	0x40020800
 80016f8:	40020c00 	.word	0x40020c00
 80016fc:	40021000 	.word	0x40021000
 8001700:	40021400 	.word	0x40021400
 8001704:	40021800 	.word	0x40021800
 8001708:	40021c00 	.word	0x40021c00
 800170c:	40013c00 	.word	0x40013c00

08001710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	807b      	strh	r3, [r7, #2]
 800171c:	4613      	mov	r3, r2
 800171e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001720:	787b      	ldrb	r3, [r7, #1]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001726:	887a      	ldrh	r2, [r7, #2]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800172c:	e003      	b.n	8001736 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800172e:	887b      	ldrh	r3, [r7, #2]
 8001730:	041a      	lsls	r2, r3, #16
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	619a      	str	r2, [r3, #24]
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
	...

08001744 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e264      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b00      	cmp	r3, #0
 8001760:	d075      	beq.n	800184e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001762:	4ba3      	ldr	r3, [pc, #652]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b04      	cmp	r3, #4
 800176c:	d00c      	beq.n	8001788 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800176e:	4ba0      	ldr	r3, [pc, #640]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001776:	2b08      	cmp	r3, #8
 8001778:	d112      	bne.n	80017a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800177a:	4b9d      	ldr	r3, [pc, #628]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001782:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001786:	d10b      	bne.n	80017a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001788:	4b99      	ldr	r3, [pc, #612]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d05b      	beq.n	800184c <HAL_RCC_OscConfig+0x108>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d157      	bne.n	800184c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e23f      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a8:	d106      	bne.n	80017b8 <HAL_RCC_OscConfig+0x74>
 80017aa:	4b91      	ldr	r3, [pc, #580]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a90      	ldr	r2, [pc, #576]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e01d      	b.n	80017f4 <HAL_RCC_OscConfig+0xb0>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017c0:	d10c      	bne.n	80017dc <HAL_RCC_OscConfig+0x98>
 80017c2:	4b8b      	ldr	r3, [pc, #556]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a8a      	ldr	r2, [pc, #552]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b88      	ldr	r3, [pc, #544]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a87      	ldr	r2, [pc, #540]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e00b      	b.n	80017f4 <HAL_RCC_OscConfig+0xb0>
 80017dc:	4b84      	ldr	r3, [pc, #528]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a83      	ldr	r2, [pc, #524]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b81      	ldr	r3, [pc, #516]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a80      	ldr	r2, [pc, #512]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80017ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d013      	beq.n	8001824 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fcd6 	bl	80011ac <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001804:	f7ff fcd2 	bl	80011ac <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b64      	cmp	r3, #100	; 0x64
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e204      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001816:	4b76      	ldr	r3, [pc, #472]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0f0      	beq.n	8001804 <HAL_RCC_OscConfig+0xc0>
 8001822:	e014      	b.n	800184e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fcc2 	bl	80011ac <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fcbe 	bl	80011ac <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	; 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e1f0      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800183e:	4b6c      	ldr	r3, [pc, #432]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0xe8>
 800184a:	e000      	b.n	800184e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d063      	beq.n	8001922 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800185a:	4b65      	ldr	r3, [pc, #404]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00b      	beq.n	800187e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001866:	4b62      	ldr	r3, [pc, #392]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800186e:	2b08      	cmp	r3, #8
 8001870:	d11c      	bne.n	80018ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001872:	4b5f      	ldr	r3, [pc, #380]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d116      	bne.n	80018ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187e:	4b5c      	ldr	r3, [pc, #368]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d005      	beq.n	8001896 <HAL_RCC_OscConfig+0x152>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d001      	beq.n	8001896 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e1c4      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001896:	4b56      	ldr	r3, [pc, #344]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691b      	ldr	r3, [r3, #16]
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	4952      	ldr	r1, [pc, #328]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018aa:	e03a      	b.n	8001922 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d020      	beq.n	80018f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b4:	4b4f      	ldr	r3, [pc, #316]	; (80019f4 <HAL_RCC_OscConfig+0x2b0>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ba:	f7ff fc77 	bl	80011ac <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fc73 	bl	80011ac <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e1a5      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d4:	4b46      	ldr	r3, [pc, #280]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e0:	4b43      	ldr	r3, [pc, #268]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4940      	ldr	r1, [pc, #256]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e015      	b.n	8001922 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018f6:	4b3f      	ldr	r3, [pc, #252]	; (80019f4 <HAL_RCC_OscConfig+0x2b0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff fc56 	bl	80011ac <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001904:	f7ff fc52 	bl	80011ac <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e184      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001916:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d030      	beq.n	8001990 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d016      	beq.n	8001964 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001936:	4b30      	ldr	r3, [pc, #192]	; (80019f8 <HAL_RCC_OscConfig+0x2b4>)
 8001938:	2201      	movs	r2, #1
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193c:	f7ff fc36 	bl	80011ac <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fc32 	bl	80011ac <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e164      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001956:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0x200>
 8001962:	e015      	b.n	8001990 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001964:	4b24      	ldr	r3, [pc, #144]	; (80019f8 <HAL_RCC_OscConfig+0x2b4>)
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196a:	f7ff fc1f 	bl	80011ac <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001972:	f7ff fc1b 	bl	80011ac <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e14d      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001984:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 8001986:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1f0      	bne.n	8001972 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 80a0 	beq.w	8001ade <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d10f      	bne.n	80019ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	4a0e      	ldr	r2, [pc, #56]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019bc:	6413      	str	r3, [r2, #64]	; 0x40
 80019be:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <HAL_RCC_OscConfig+0x2ac>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ca:	2301      	movs	r3, #1
 80019cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_RCC_OscConfig+0x2b8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d121      	bne.n	8001a1e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <HAL_RCC_OscConfig+0x2b8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a07      	ldr	r2, [pc, #28]	; (80019fc <HAL_RCC_OscConfig+0x2b8>)
 80019e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019e6:	f7ff fbe1 	bl	80011ac <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ec:	e011      	b.n	8001a12 <HAL_RCC_OscConfig+0x2ce>
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	42470000 	.word	0x42470000
 80019f8:	42470e80 	.word	0x42470e80
 80019fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a00:	f7ff fbd4 	bl	80011ac <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e106      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a12:	4b85      	ldr	r3, [pc, #532]	; (8001c28 <HAL_RCC_OscConfig+0x4e4>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d106      	bne.n	8001a34 <HAL_RCC_OscConfig+0x2f0>
 8001a26:	4b81      	ldr	r3, [pc, #516]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a2a:	4a80      	ldr	r2, [pc, #512]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6713      	str	r3, [r2, #112]	; 0x70
 8001a32:	e01c      	b.n	8001a6e <HAL_RCC_OscConfig+0x32a>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b05      	cmp	r3, #5
 8001a3a:	d10c      	bne.n	8001a56 <HAL_RCC_OscConfig+0x312>
 8001a3c:	4b7b      	ldr	r3, [pc, #492]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a40:	4a7a      	ldr	r2, [pc, #488]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a42:	f043 0304 	orr.w	r3, r3, #4
 8001a46:	6713      	str	r3, [r2, #112]	; 0x70
 8001a48:	4b78      	ldr	r3, [pc, #480]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a4c:	4a77      	ldr	r2, [pc, #476]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	6713      	str	r3, [r2, #112]	; 0x70
 8001a54:	e00b      	b.n	8001a6e <HAL_RCC_OscConfig+0x32a>
 8001a56:	4b75      	ldr	r3, [pc, #468]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5a:	4a74      	ldr	r2, [pc, #464]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a5c:	f023 0301 	bic.w	r3, r3, #1
 8001a60:	6713      	str	r3, [r2, #112]	; 0x70
 8001a62:	4b72      	ldr	r3, [pc, #456]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a66:	4a71      	ldr	r2, [pc, #452]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a68:	f023 0304 	bic.w	r3, r3, #4
 8001a6c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d015      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a76:	f7ff fb99 	bl	80011ac <HAL_GetTick>
 8001a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7c:	e00a      	b.n	8001a94 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a7e:	f7ff fb95 	bl	80011ac <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e0c5      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a94:	4b65      	ldr	r3, [pc, #404]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0ee      	beq.n	8001a7e <HAL_RCC_OscConfig+0x33a>
 8001aa0:	e014      	b.n	8001acc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fb83 	bl	80011ac <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa8:	e00a      	b.n	8001ac0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aaa:	f7ff fb7f 	bl	80011ac <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e0af      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac0:	4b5a      	ldr	r3, [pc, #360]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1ee      	bne.n	8001aaa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001acc:	7dfb      	ldrb	r3, [r7, #23]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d105      	bne.n	8001ade <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad2:	4b56      	ldr	r3, [pc, #344]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	4a55      	ldr	r2, [pc, #340]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001ad8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001adc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f000 809b 	beq.w	8001c1e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ae8:	4b50      	ldr	r3, [pc, #320]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 030c 	and.w	r3, r3, #12
 8001af0:	2b08      	cmp	r3, #8
 8001af2:	d05c      	beq.n	8001bae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d141      	bne.n	8001b80 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afc:	4b4c      	ldr	r3, [pc, #304]	; (8001c30 <HAL_RCC_OscConfig+0x4ec>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b02:	f7ff fb53 	bl	80011ac <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b08:	e008      	b.n	8001b1c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b0a:	f7ff fb4f 	bl	80011ac <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e081      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1c:	4b43      	ldr	r3, [pc, #268]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1f0      	bne.n	8001b0a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	69da      	ldr	r2, [r3, #28]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b36:	019b      	lsls	r3, r3, #6
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	085b      	lsrs	r3, r3, #1
 8001b40:	3b01      	subs	r3, #1
 8001b42:	041b      	lsls	r3, r3, #16
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4a:	061b      	lsls	r3, r3, #24
 8001b4c:	4937      	ldr	r1, [pc, #220]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b52:	4b37      	ldr	r3, [pc, #220]	; (8001c30 <HAL_RCC_OscConfig+0x4ec>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b58:	f7ff fb28 	bl	80011ac <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b60:	f7ff fb24 	bl	80011ac <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e056      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b72:	4b2e      	ldr	r3, [pc, #184]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0x41c>
 8001b7e:	e04e      	b.n	8001c1e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b80:	4b2b      	ldr	r3, [pc, #172]	; (8001c30 <HAL_RCC_OscConfig+0x4ec>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b86:	f7ff fb11 	bl	80011ac <HAL_GetTick>
 8001b8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8c:	e008      	b.n	8001ba0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b8e:	f7ff fb0d 	bl	80011ac <HAL_GetTick>
 8001b92:	4602      	mov	r2, r0
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d901      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e03f      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba0:	4b22      	ldr	r3, [pc, #136]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1f0      	bne.n	8001b8e <HAL_RCC_OscConfig+0x44a>
 8001bac:	e037      	b.n	8001c1e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d101      	bne.n	8001bba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e032      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bba:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <HAL_RCC_OscConfig+0x4e8>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d028      	beq.n	8001c1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d121      	bne.n	8001c1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d11a      	bne.n	8001c1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001bea:	4013      	ands	r3, r2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bf0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d111      	bne.n	8001c1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c00:	085b      	lsrs	r3, r3, #1
 8001c02:	3b01      	subs	r3, #1
 8001c04:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d107      	bne.n	8001c1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c14:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d001      	beq.n	8001c1e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e000      	b.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40007000 	.word	0x40007000
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	42470060 	.word	0x42470060

08001c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e0cc      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c48:	4b68      	ldr	r3, [pc, #416]	; (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0307 	and.w	r3, r3, #7
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d90c      	bls.n	8001c70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c56:	4b65      	ldr	r3, [pc, #404]	; (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	b2d2      	uxtb	r2, r2
 8001c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5e:	4b63      	ldr	r3, [pc, #396]	; (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d001      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0b8      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d020      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d005      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c88:	4b59      	ldr	r3, [pc, #356]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	4a58      	ldr	r2, [pc, #352]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0308 	and.w	r3, r3, #8
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d005      	beq.n	8001cac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca0:	4b53      	ldr	r3, [pc, #332]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	4a52      	ldr	r2, [pc, #328]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001caa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cac:	4b50      	ldr	r3, [pc, #320]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	494d      	ldr	r1, [pc, #308]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d044      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d107      	bne.n	8001ce2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd2:	4b47      	ldr	r3, [pc, #284]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d119      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e07f      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d003      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cee:	2b03      	cmp	r3, #3
 8001cf0:	d107      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf2:	4b3f      	ldr	r3, [pc, #252]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d109      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e06f      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d02:	4b3b      	ldr	r3, [pc, #236]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e067      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d12:	4b37      	ldr	r3, [pc, #220]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f023 0203 	bic.w	r2, r3, #3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	4934      	ldr	r1, [pc, #208]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d24:	f7ff fa42 	bl	80011ac <HAL_GetTick>
 8001d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2a:	e00a      	b.n	8001d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2c:	f7ff fa3e 	bl	80011ac <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e04f      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d42:	4b2b      	ldr	r3, [pc, #172]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 020c 	and.w	r2, r3, #12
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d1eb      	bne.n	8001d2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d54:	4b25      	ldr	r3, [pc, #148]	; (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0307 	and.w	r3, r3, #7
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d20c      	bcs.n	8001d7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b22      	ldr	r3, [pc, #136]	; (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6a:	4b20      	ldr	r3, [pc, #128]	; (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d001      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e032      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d008      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	4916      	ldr	r1, [pc, #88]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d009      	beq.n	8001dba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001da6:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	490e      	ldr	r1, [pc, #56]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dba:	f000 f821 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	; (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	091b      	lsrs	r3, r3, #4
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	490a      	ldr	r1, [pc, #40]	; (8001df4 <HAL_RCC_ClockConfig+0x1c0>)
 8001dcc:	5ccb      	ldrb	r3, [r1, r3]
 8001dce:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd2:	4a09      	ldr	r2, [pc, #36]	; (8001df8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001dd6:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <HAL_RCC_ClockConfig+0x1c8>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff f9a2 	bl	8001124 <HAL_InitTick>

  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40023c00 	.word	0x40023c00
 8001df0:	40023800 	.word	0x40023800
 8001df4:	08003950 	.word	0x08003950
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	20000004 	.word	0x20000004

08001e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e00:	b5b0      	push	{r4, r5, r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001e06:	2100      	movs	r1, #0
 8001e08:	6079      	str	r1, [r7, #4]
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	60f9      	str	r1, [r7, #12]
 8001e0e:	2100      	movs	r1, #0
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001e12:	2100      	movs	r1, #0
 8001e14:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e16:	4952      	ldr	r1, [pc, #328]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e18:	6889      	ldr	r1, [r1, #8]
 8001e1a:	f001 010c 	and.w	r1, r1, #12
 8001e1e:	2908      	cmp	r1, #8
 8001e20:	d00d      	beq.n	8001e3e <HAL_RCC_GetSysClockFreq+0x3e>
 8001e22:	2908      	cmp	r1, #8
 8001e24:	f200 8094 	bhi.w	8001f50 <HAL_RCC_GetSysClockFreq+0x150>
 8001e28:	2900      	cmp	r1, #0
 8001e2a:	d002      	beq.n	8001e32 <HAL_RCC_GetSysClockFreq+0x32>
 8001e2c:	2904      	cmp	r1, #4
 8001e2e:	d003      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0x38>
 8001e30:	e08e      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e32:	4b4c      	ldr	r3, [pc, #304]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x164>)
 8001e34:	60bb      	str	r3, [r7, #8]
       break;
 8001e36:	e08e      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e38:	4b4b      	ldr	r3, [pc, #300]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e3a:	60bb      	str	r3, [r7, #8]
      break;
 8001e3c:	e08b      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e3e:	4948      	ldr	r1, [pc, #288]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e40:	6849      	ldr	r1, [r1, #4]
 8001e42:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001e46:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e48:	4945      	ldr	r1, [pc, #276]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e4a:	6849      	ldr	r1, [r1, #4]
 8001e4c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001e50:	2900      	cmp	r1, #0
 8001e52:	d024      	beq.n	8001e9e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e54:	4942      	ldr	r1, [pc, #264]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e56:	6849      	ldr	r1, [r1, #4]
 8001e58:	0989      	lsrs	r1, r1, #6
 8001e5a:	4608      	mov	r0, r1
 8001e5c:	f04f 0100 	mov.w	r1, #0
 8001e60:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001e64:	f04f 0500 	mov.w	r5, #0
 8001e68:	ea00 0204 	and.w	r2, r0, r4
 8001e6c:	ea01 0305 	and.w	r3, r1, r5
 8001e70:	493d      	ldr	r1, [pc, #244]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e72:	fb01 f003 	mul.w	r0, r1, r3
 8001e76:	2100      	movs	r1, #0
 8001e78:	fb01 f102 	mul.w	r1, r1, r2
 8001e7c:	1844      	adds	r4, r0, r1
 8001e7e:	493a      	ldr	r1, [pc, #232]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e80:	fba2 0101 	umull	r0, r1, r2, r1
 8001e84:	1863      	adds	r3, r4, r1
 8001e86:	4619      	mov	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	f7fe f9ee 	bl	8000270 <__aeabi_uldivmod>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4613      	mov	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	e04a      	b.n	8001f34 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e9e:	4b30      	ldr	r3, [pc, #192]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	099b      	lsrs	r3, r3, #6
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	f04f 0300 	mov.w	r3, #0
 8001eaa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001eae:	f04f 0100 	mov.w	r1, #0
 8001eb2:	ea02 0400 	and.w	r4, r2, r0
 8001eb6:	ea03 0501 	and.w	r5, r3, r1
 8001eba:	4620      	mov	r0, r4
 8001ebc:	4629      	mov	r1, r5
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	014b      	lsls	r3, r1, #5
 8001ec8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001ecc:	0142      	lsls	r2, r0, #5
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	1b00      	subs	r0, r0, r4
 8001ed4:	eb61 0105 	sbc.w	r1, r1, r5
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	018b      	lsls	r3, r1, #6
 8001ee2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ee6:	0182      	lsls	r2, r0, #6
 8001ee8:	1a12      	subs	r2, r2, r0
 8001eea:	eb63 0301 	sbc.w	r3, r3, r1
 8001eee:	f04f 0000 	mov.w	r0, #0
 8001ef2:	f04f 0100 	mov.w	r1, #0
 8001ef6:	00d9      	lsls	r1, r3, #3
 8001ef8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001efc:	00d0      	lsls	r0, r2, #3
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	1912      	adds	r2, r2, r4
 8001f04:	eb45 0303 	adc.w	r3, r5, r3
 8001f08:	f04f 0000 	mov.w	r0, #0
 8001f0c:	f04f 0100 	mov.w	r1, #0
 8001f10:	0299      	lsls	r1, r3, #10
 8001f12:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001f16:	0290      	lsls	r0, r2, #10
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	461a      	mov	r2, r3
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	f7fe f9a2 	bl	8000270 <__aeabi_uldivmod>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	4613      	mov	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	0c1b      	lsrs	r3, r3, #16
 8001f3a:	f003 0303 	and.w	r3, r3, #3
 8001f3e:	3301      	adds	r3, #1
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4c:	60bb      	str	r3, [r7, #8]
      break;
 8001f4e:	e002      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f50:	4b04      	ldr	r3, [pc, #16]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x164>)
 8001f52:	60bb      	str	r3, [r7, #8]
      break;
 8001f54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f56:	68bb      	ldr	r3, [r7, #8]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f60:	40023800 	.word	0x40023800
 8001f64:	00f42400 	.word	0x00f42400
 8001f68:	017d7840 	.word	0x017d7840

08001f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f70:	4b03      	ldr	r3, [pc, #12]	; (8001f80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000000 	.word	0x20000000

08001f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f88:	f7ff fff0 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	0a9b      	lsrs	r3, r3, #10
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	4903      	ldr	r1, [pc, #12]	; (8001fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f9a:	5ccb      	ldrb	r3, [r1, r3]
 8001f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	08003960 	.word	0x08003960

08001fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fb0:	f7ff ffdc 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	4b05      	ldr	r3, [pc, #20]	; (8001fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	0b5b      	lsrs	r3, r3, #13
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	4903      	ldr	r1, [pc, #12]	; (8001fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fc2:	5ccb      	ldrb	r3, [r1, r3]
 8001fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	08003960 	.word	0x08003960

08001fd4 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e034      	b.n	8002054 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d106      	bne.n	8002004 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8001ffe:	68f8      	ldr	r0, [r7, #12]
 8002000:	f7fe fec8 	bl	8000d94 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	3308      	adds	r3, #8
 800200c:	4619      	mov	r1, r3
 800200e:	4610      	mov	r0, r2
 8002010:	f000 fbe8 	bl	80027e4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	461a      	mov	r2, r3
 800201e:	68b9      	ldr	r1, [r7, #8]
 8002020:	f000 fc32 	bl	8002888 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6858      	ldr	r0, [r3, #4]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	f000 fc67 	bl	8002904 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	6892      	ldr	r2, [r2, #8]
 800203e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	6892      	ldr	r2, [r2, #8]
 800204a:	f041 0101 	orr.w	r1, r1, #1
 800204e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e03f      	b.n	80020ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d106      	bne.n	8002088 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7fe fd8a 	bl	8000b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2224      	movs	r2, #36	; 0x24
 800208c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68da      	ldr	r2, [r3, #12]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800209e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f000 f9d7 	bl	8002454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	691a      	ldr	r2, [r3, #16]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	695a      	ldr	r2, [r3, #20]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2220      	movs	r2, #32
 80020e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2220      	movs	r2, #32
 80020e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b08a      	sub	sp, #40	; 0x28
 80020fa:	af02      	add	r7, sp, #8
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	603b      	str	r3, [r7, #0]
 8002102:	4613      	mov	r3, r2
 8002104:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b20      	cmp	r3, #32
 8002114:	d17c      	bne.n	8002210 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d002      	beq.n	8002122 <HAL_UART_Transmit+0x2c>
 800211c:	88fb      	ldrh	r3, [r7, #6]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e075      	b.n	8002212 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <HAL_UART_Transmit+0x3e>
 8002130:	2302      	movs	r3, #2
 8002132:	e06e      	b.n	8002212 <HAL_UART_Transmit+0x11c>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2200      	movs	r2, #0
 8002140:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2221      	movs	r2, #33	; 0x21
 8002146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800214a:	f7ff f82f 	bl	80011ac <HAL_GetTick>
 800214e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	88fa      	ldrh	r2, [r7, #6]
 8002154:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	88fa      	ldrh	r2, [r7, #6]
 800215a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002164:	d108      	bne.n	8002178 <HAL_UART_Transmit+0x82>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d104      	bne.n	8002178 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	61bb      	str	r3, [r7, #24]
 8002176:	e003      	b.n	8002180 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002188:	e02a      	b.n	80021e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	2200      	movs	r2, #0
 8002192:	2180      	movs	r1, #128	; 0x80
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f000 f8b5 	bl	8002304 <UART_WaitOnFlagUntilTimeout>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e036      	b.n	8002212 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10b      	bne.n	80021c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	461a      	mov	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	3302      	adds	r3, #2
 80021be:	61bb      	str	r3, [r7, #24]
 80021c0:	e007      	b.n	80021d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	781a      	ldrb	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	3301      	adds	r3, #1
 80021d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	3b01      	subs	r3, #1
 80021da:	b29a      	uxth	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1cf      	bne.n	800218a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	2200      	movs	r2, #0
 80021f2:	2140      	movs	r1, #64	; 0x40
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f885 	bl	8002304 <UART_WaitOnFlagUntilTimeout>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e006      	b.n	8002212 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2220      	movs	r2, #32
 8002208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	e000      	b.n	8002212 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002210:	2302      	movs	r3, #2
  }
}
 8002212:	4618      	mov	r0, r3
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800221a:	b480      	push	{r7}
 800221c:	b085      	sub	sp, #20
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	4613      	mov	r3, r2
 8002226:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b20      	cmp	r3, #32
 8002232:	d130      	bne.n	8002296 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d002      	beq.n	8002240 <HAL_UART_Transmit_IT+0x26>
 800223a:	88fb      	ldrh	r3, [r7, #6]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e029      	b.n	8002298 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800224a:	2b01      	cmp	r3, #1
 800224c:	d101      	bne.n	8002252 <HAL_UART_Transmit_IT+0x38>
 800224e:	2302      	movs	r3, #2
 8002250:	e022      	b.n	8002298 <HAL_UART_Transmit_IT+0x7e>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	88fa      	ldrh	r2, [r7, #6]
 8002264:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	88fa      	ldrh	r2, [r7, #6]
 800226a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2221      	movs	r2, #33	; 0x21
 8002276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002290:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002292:	2300      	movs	r3, #0
 8002294:	e000      	b.n	8002298 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002296:	2302      	movs	r3, #2
  }
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	4613      	mov	r3, r2
 80022b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b20      	cmp	r3, #32
 80022bc:	d11d      	bne.n	80022fa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d002      	beq.n	80022ca <HAL_UART_Receive_IT+0x26>
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e016      	b.n	80022fc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_UART_Receive_IT+0x38>
 80022d8:	2302      	movs	r3, #2
 80022da:	e00f      	b.n	80022fc <HAL_UART_Receive_IT+0x58>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	461a      	mov	r2, r3
 80022ee:	68b9      	ldr	r1, [r7, #8]
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f000 f875 	bl	80023e0 <UART_Start_Receive_IT>
 80022f6:	4603      	mov	r3, r0
 80022f8:	e000      	b.n	80022fc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80022fa:	2302      	movs	r3, #2
  }
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b090      	sub	sp, #64	; 0x40
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	603b      	str	r3, [r7, #0]
 8002310:	4613      	mov	r3, r2
 8002312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002314:	e050      	b.n	80023b8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002316:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231c:	d04c      	beq.n	80023b8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800231e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002320:	2b00      	cmp	r3, #0
 8002322:	d007      	beq.n	8002334 <UART_WaitOnFlagUntilTimeout+0x30>
 8002324:	f7fe ff42 	bl	80011ac <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002330:	429a      	cmp	r2, r3
 8002332:	d241      	bcs.n	80023b8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	330c      	adds	r3, #12
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800233c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800233e:	e853 3f00 	ldrex	r3, [r3]
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002346:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800234a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	330c      	adds	r3, #12
 8002352:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002354:	637a      	str	r2, [r7, #52]	; 0x34
 8002356:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002358:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800235a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800235c:	e841 2300 	strex	r3, r2, [r1]
 8002360:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1e5      	bne.n	8002334 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	3314      	adds	r3, #20
 800236e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	e853 3f00 	ldrex	r3, [r3]
 8002376:	613b      	str	r3, [r7, #16]
   return(result);
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	f023 0301 	bic.w	r3, r3, #1
 800237e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	3314      	adds	r3, #20
 8002386:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002388:	623a      	str	r2, [r7, #32]
 800238a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800238c:	69f9      	ldr	r1, [r7, #28]
 800238e:	6a3a      	ldr	r2, [r7, #32]
 8002390:	e841 2300 	strex	r3, r2, [r1]
 8002394:	61bb      	str	r3, [r7, #24]
   return(result);
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1e5      	bne.n	8002368 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2220      	movs	r2, #32
 80023a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2220      	movs	r2, #32
 80023a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e00f      	b.n	80023d8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	4013      	ands	r3, r2
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	461a      	mov	r2, r3
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d09f      	beq.n	8002316 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3740      	adds	r7, #64	; 0x40
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	4613      	mov	r3, r2
 80023ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	68ba      	ldr	r2, [r7, #8]
 80023f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	88fa      	ldrh	r2, [r7, #6]
 80023f8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	88fa      	ldrh	r2, [r7, #6]
 80023fe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2222      	movs	r2, #34	; 0x22
 800240a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68da      	ldr	r2, [r3, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002424:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	695a      	ldr	r2, [r3, #20]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f042 0201 	orr.w	r2, r2, #1
 8002434:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0220 	orr.w	r2, r2, #32
 8002444:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002458:	b09f      	sub	sp, #124	; 0x7c
 800245a:	af00      	add	r7, sp, #0
 800245c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800245e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800246a:	68d9      	ldr	r1, [r3, #12]
 800246c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	ea40 0301 	orr.w	r3, r0, r1
 8002474:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	431a      	orrs	r2, r3
 8002480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	431a      	orrs	r2, r3
 8002486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	4313      	orrs	r3, r2
 800248c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800248e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002498:	f021 010c 	bic.w	r1, r1, #12
 800249c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80024a2:	430b      	orrs	r3, r1
 80024a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80024b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024b2:	6999      	ldr	r1, [r3, #24]
 80024b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	ea40 0301 	orr.w	r3, r0, r1
 80024bc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	4bc5      	ldr	r3, [pc, #788]	; (80027d8 <UART_SetConfig+0x384>)
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d004      	beq.n	80024d2 <UART_SetConfig+0x7e>
 80024c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4bc3      	ldr	r3, [pc, #780]	; (80027dc <UART_SetConfig+0x388>)
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d103      	bne.n	80024da <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80024d2:	f7ff fd6b 	bl	8001fac <HAL_RCC_GetPCLK2Freq>
 80024d6:	6778      	str	r0, [r7, #116]	; 0x74
 80024d8:	e002      	b.n	80024e0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024da:	f7ff fd53 	bl	8001f84 <HAL_RCC_GetPCLK1Freq>
 80024de:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024e8:	f040 80b6 	bne.w	8002658 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024ee:	461c      	mov	r4, r3
 80024f0:	f04f 0500 	mov.w	r5, #0
 80024f4:	4622      	mov	r2, r4
 80024f6:	462b      	mov	r3, r5
 80024f8:	1891      	adds	r1, r2, r2
 80024fa:	6439      	str	r1, [r7, #64]	; 0x40
 80024fc:	415b      	adcs	r3, r3
 80024fe:	647b      	str	r3, [r7, #68]	; 0x44
 8002500:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002504:	1912      	adds	r2, r2, r4
 8002506:	eb45 0303 	adc.w	r3, r5, r3
 800250a:	f04f 0000 	mov.w	r0, #0
 800250e:	f04f 0100 	mov.w	r1, #0
 8002512:	00d9      	lsls	r1, r3, #3
 8002514:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002518:	00d0      	lsls	r0, r2, #3
 800251a:	4602      	mov	r2, r0
 800251c:	460b      	mov	r3, r1
 800251e:	1911      	adds	r1, r2, r4
 8002520:	6639      	str	r1, [r7, #96]	; 0x60
 8002522:	416b      	adcs	r3, r5
 8002524:	667b      	str	r3, [r7, #100]	; 0x64
 8002526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	461a      	mov	r2, r3
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	1891      	adds	r1, r2, r2
 8002532:	63b9      	str	r1, [r7, #56]	; 0x38
 8002534:	415b      	adcs	r3, r3
 8002536:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002538:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800253c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002540:	f7fd fe96 	bl	8000270 <__aeabi_uldivmod>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4ba5      	ldr	r3, [pc, #660]	; (80027e0 <UART_SetConfig+0x38c>)
 800254a:	fba3 2302 	umull	r2, r3, r3, r2
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	011e      	lsls	r6, r3, #4
 8002552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002554:	461c      	mov	r4, r3
 8002556:	f04f 0500 	mov.w	r5, #0
 800255a:	4622      	mov	r2, r4
 800255c:	462b      	mov	r3, r5
 800255e:	1891      	adds	r1, r2, r2
 8002560:	6339      	str	r1, [r7, #48]	; 0x30
 8002562:	415b      	adcs	r3, r3
 8002564:	637b      	str	r3, [r7, #52]	; 0x34
 8002566:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800256a:	1912      	adds	r2, r2, r4
 800256c:	eb45 0303 	adc.w	r3, r5, r3
 8002570:	f04f 0000 	mov.w	r0, #0
 8002574:	f04f 0100 	mov.w	r1, #0
 8002578:	00d9      	lsls	r1, r3, #3
 800257a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800257e:	00d0      	lsls	r0, r2, #3
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	1911      	adds	r1, r2, r4
 8002586:	65b9      	str	r1, [r7, #88]	; 0x58
 8002588:	416b      	adcs	r3, r5
 800258a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800258c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	461a      	mov	r2, r3
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	1891      	adds	r1, r2, r2
 8002598:	62b9      	str	r1, [r7, #40]	; 0x28
 800259a:	415b      	adcs	r3, r3
 800259c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800259e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025a2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80025a6:	f7fd fe63 	bl	8000270 <__aeabi_uldivmod>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4b8c      	ldr	r3, [pc, #560]	; (80027e0 <UART_SetConfig+0x38c>)
 80025b0:	fba3 1302 	umull	r1, r3, r3, r2
 80025b4:	095b      	lsrs	r3, r3, #5
 80025b6:	2164      	movs	r1, #100	; 0x64
 80025b8:	fb01 f303 	mul.w	r3, r1, r3
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	3332      	adds	r3, #50	; 0x32
 80025c2:	4a87      	ldr	r2, [pc, #540]	; (80027e0 <UART_SetConfig+0x38c>)
 80025c4:	fba2 2303 	umull	r2, r3, r2, r3
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025d0:	441e      	add	r6, r3
 80025d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025d4:	4618      	mov	r0, r3
 80025d6:	f04f 0100 	mov.w	r1, #0
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	1894      	adds	r4, r2, r2
 80025e0:	623c      	str	r4, [r7, #32]
 80025e2:	415b      	adcs	r3, r3
 80025e4:	627b      	str	r3, [r7, #36]	; 0x24
 80025e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025ea:	1812      	adds	r2, r2, r0
 80025ec:	eb41 0303 	adc.w	r3, r1, r3
 80025f0:	f04f 0400 	mov.w	r4, #0
 80025f4:	f04f 0500 	mov.w	r5, #0
 80025f8:	00dd      	lsls	r5, r3, #3
 80025fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80025fe:	00d4      	lsls	r4, r2, #3
 8002600:	4622      	mov	r2, r4
 8002602:	462b      	mov	r3, r5
 8002604:	1814      	adds	r4, r2, r0
 8002606:	653c      	str	r4, [r7, #80]	; 0x50
 8002608:	414b      	adcs	r3, r1
 800260a:	657b      	str	r3, [r7, #84]	; 0x54
 800260c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	461a      	mov	r2, r3
 8002612:	f04f 0300 	mov.w	r3, #0
 8002616:	1891      	adds	r1, r2, r2
 8002618:	61b9      	str	r1, [r7, #24]
 800261a:	415b      	adcs	r3, r3
 800261c:	61fb      	str	r3, [r7, #28]
 800261e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002622:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002626:	f7fd fe23 	bl	8000270 <__aeabi_uldivmod>
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	4b6c      	ldr	r3, [pc, #432]	; (80027e0 <UART_SetConfig+0x38c>)
 8002630:	fba3 1302 	umull	r1, r3, r3, r2
 8002634:	095b      	lsrs	r3, r3, #5
 8002636:	2164      	movs	r1, #100	; 0x64
 8002638:	fb01 f303 	mul.w	r3, r1, r3
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	00db      	lsls	r3, r3, #3
 8002640:	3332      	adds	r3, #50	; 0x32
 8002642:	4a67      	ldr	r2, [pc, #412]	; (80027e0 <UART_SetConfig+0x38c>)
 8002644:	fba2 2303 	umull	r2, r3, r2, r3
 8002648:	095b      	lsrs	r3, r3, #5
 800264a:	f003 0207 	and.w	r2, r3, #7
 800264e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4432      	add	r2, r6
 8002654:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002656:	e0b9      	b.n	80027cc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002658:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800265a:	461c      	mov	r4, r3
 800265c:	f04f 0500 	mov.w	r5, #0
 8002660:	4622      	mov	r2, r4
 8002662:	462b      	mov	r3, r5
 8002664:	1891      	adds	r1, r2, r2
 8002666:	6139      	str	r1, [r7, #16]
 8002668:	415b      	adcs	r3, r3
 800266a:	617b      	str	r3, [r7, #20]
 800266c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002670:	1912      	adds	r2, r2, r4
 8002672:	eb45 0303 	adc.w	r3, r5, r3
 8002676:	f04f 0000 	mov.w	r0, #0
 800267a:	f04f 0100 	mov.w	r1, #0
 800267e:	00d9      	lsls	r1, r3, #3
 8002680:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002684:	00d0      	lsls	r0, r2, #3
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	eb12 0804 	adds.w	r8, r2, r4
 800268e:	eb43 0905 	adc.w	r9, r3, r5
 8002692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	4618      	mov	r0, r3
 8002698:	f04f 0100 	mov.w	r1, #0
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	008b      	lsls	r3, r1, #2
 80026a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80026aa:	0082      	lsls	r2, r0, #2
 80026ac:	4640      	mov	r0, r8
 80026ae:	4649      	mov	r1, r9
 80026b0:	f7fd fdde 	bl	8000270 <__aeabi_uldivmod>
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	4b49      	ldr	r3, [pc, #292]	; (80027e0 <UART_SetConfig+0x38c>)
 80026ba:	fba3 2302 	umull	r2, r3, r3, r2
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	011e      	lsls	r6, r3, #4
 80026c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026c4:	4618      	mov	r0, r3
 80026c6:	f04f 0100 	mov.w	r1, #0
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	1894      	adds	r4, r2, r2
 80026d0:	60bc      	str	r4, [r7, #8]
 80026d2:	415b      	adcs	r3, r3
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026da:	1812      	adds	r2, r2, r0
 80026dc:	eb41 0303 	adc.w	r3, r1, r3
 80026e0:	f04f 0400 	mov.w	r4, #0
 80026e4:	f04f 0500 	mov.w	r5, #0
 80026e8:	00dd      	lsls	r5, r3, #3
 80026ea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80026ee:	00d4      	lsls	r4, r2, #3
 80026f0:	4622      	mov	r2, r4
 80026f2:	462b      	mov	r3, r5
 80026f4:	1814      	adds	r4, r2, r0
 80026f6:	64bc      	str	r4, [r7, #72]	; 0x48
 80026f8:	414b      	adcs	r3, r1
 80026fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	4618      	mov	r0, r3
 8002702:	f04f 0100 	mov.w	r1, #0
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	f04f 0300 	mov.w	r3, #0
 800270e:	008b      	lsls	r3, r1, #2
 8002710:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002714:	0082      	lsls	r2, r0, #2
 8002716:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800271a:	f7fd fda9 	bl	8000270 <__aeabi_uldivmod>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4b2f      	ldr	r3, [pc, #188]	; (80027e0 <UART_SetConfig+0x38c>)
 8002724:	fba3 1302 	umull	r1, r3, r3, r2
 8002728:	095b      	lsrs	r3, r3, #5
 800272a:	2164      	movs	r1, #100	; 0x64
 800272c:	fb01 f303 	mul.w	r3, r1, r3
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	011b      	lsls	r3, r3, #4
 8002734:	3332      	adds	r3, #50	; 0x32
 8002736:	4a2a      	ldr	r2, [pc, #168]	; (80027e0 <UART_SetConfig+0x38c>)
 8002738:	fba2 2303 	umull	r2, r3, r2, r3
 800273c:	095b      	lsrs	r3, r3, #5
 800273e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002742:	441e      	add	r6, r3
 8002744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002746:	4618      	mov	r0, r3
 8002748:	f04f 0100 	mov.w	r1, #0
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	1894      	adds	r4, r2, r2
 8002752:	603c      	str	r4, [r7, #0]
 8002754:	415b      	adcs	r3, r3
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800275c:	1812      	adds	r2, r2, r0
 800275e:	eb41 0303 	adc.w	r3, r1, r3
 8002762:	f04f 0400 	mov.w	r4, #0
 8002766:	f04f 0500 	mov.w	r5, #0
 800276a:	00dd      	lsls	r5, r3, #3
 800276c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002770:	00d4      	lsls	r4, r2, #3
 8002772:	4622      	mov	r2, r4
 8002774:	462b      	mov	r3, r5
 8002776:	eb12 0a00 	adds.w	sl, r2, r0
 800277a:	eb43 0b01 	adc.w	fp, r3, r1
 800277e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	4618      	mov	r0, r3
 8002784:	f04f 0100 	mov.w	r1, #0
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	008b      	lsls	r3, r1, #2
 8002792:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002796:	0082      	lsls	r2, r0, #2
 8002798:	4650      	mov	r0, sl
 800279a:	4659      	mov	r1, fp
 800279c:	f7fd fd68 	bl	8000270 <__aeabi_uldivmod>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <UART_SetConfig+0x38c>)
 80027a6:	fba3 1302 	umull	r1, r3, r3, r2
 80027aa:	095b      	lsrs	r3, r3, #5
 80027ac:	2164      	movs	r1, #100	; 0x64
 80027ae:	fb01 f303 	mul.w	r3, r1, r3
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	011b      	lsls	r3, r3, #4
 80027b6:	3332      	adds	r3, #50	; 0x32
 80027b8:	4a09      	ldr	r2, [pc, #36]	; (80027e0 <UART_SetConfig+0x38c>)
 80027ba:	fba2 2303 	umull	r2, r3, r2, r3
 80027be:	095b      	lsrs	r3, r3, #5
 80027c0:	f003 020f 	and.w	r2, r3, #15
 80027c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4432      	add	r2, r6
 80027ca:	609a      	str	r2, [r3, #8]
}
 80027cc:	bf00      	nop
 80027ce:	377c      	adds	r7, #124	; 0x7c
 80027d0:	46bd      	mov	sp, r7
 80027d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027d6:	bf00      	nop
 80027d8:	40011000 	.word	0x40011000
 80027dc:	40011400 	.word	0x40011400
 80027e0:	51eb851f 	.word	0x51eb851f

080027e4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027fc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4b20      	ldr	r3, [pc, #128]	; (8002884 <FSMC_NORSRAM_Init+0xa0>)
 8002802:	4013      	ands	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800280e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8002814:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800281a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8002820:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8002826:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800282c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8002832:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8002838:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800283e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8002844:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800284a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8002850:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	4313      	orrs	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d103      	bne.n	8002868 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002866:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68f9      	ldr	r1, [r7, #12]
 8002870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	fff00080 	.word	0xfff00080

08002888 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002888:	b480      	push	{r7}
 800288a:	b087      	sub	sp, #28
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028a2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80028aa:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80028b6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80028be:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80028c6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80028d0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	3b02      	subs	r3, #2
 80028d8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80028da:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80028e0:	4313      	orrs	r3, r2
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6979      	ldr	r1, [r7, #20]
 80028f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	371c      	adds	r7, #28
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
 8002910:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800291c:	d122      	bne.n	8002964 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002926:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	4b15      	ldr	r3, [pc, #84]	; (8002980 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800292c:	4013      	ands	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800293a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8002942:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800294a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8002950:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	4313      	orrs	r3, r2
 8002956:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6979      	ldr	r1, [r7, #20]
 800295e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002962:	e005      	b.n	8002970 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800296c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	371c      	adds	r7, #28
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	cff00000 	.word	0xcff00000

08002984 <__errno>:
 8002984:	4b01      	ldr	r3, [pc, #4]	; (800298c <__errno+0x8>)
 8002986:	6818      	ldr	r0, [r3, #0]
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	2000000c 	.word	0x2000000c

08002990 <__libc_init_array>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	4d0d      	ldr	r5, [pc, #52]	; (80029c8 <__libc_init_array+0x38>)
 8002994:	4c0d      	ldr	r4, [pc, #52]	; (80029cc <__libc_init_array+0x3c>)
 8002996:	1b64      	subs	r4, r4, r5
 8002998:	10a4      	asrs	r4, r4, #2
 800299a:	2600      	movs	r6, #0
 800299c:	42a6      	cmp	r6, r4
 800299e:	d109      	bne.n	80029b4 <__libc_init_array+0x24>
 80029a0:	4d0b      	ldr	r5, [pc, #44]	; (80029d0 <__libc_init_array+0x40>)
 80029a2:	4c0c      	ldr	r4, [pc, #48]	; (80029d4 <__libc_init_array+0x44>)
 80029a4:	f000 ff8c 	bl	80038c0 <_init>
 80029a8:	1b64      	subs	r4, r4, r5
 80029aa:	10a4      	asrs	r4, r4, #2
 80029ac:	2600      	movs	r6, #0
 80029ae:	42a6      	cmp	r6, r4
 80029b0:	d105      	bne.n	80029be <__libc_init_array+0x2e>
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
 80029b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b8:	4798      	blx	r3
 80029ba:	3601      	adds	r6, #1
 80029bc:	e7ee      	b.n	800299c <__libc_init_array+0xc>
 80029be:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c2:	4798      	blx	r3
 80029c4:	3601      	adds	r6, #1
 80029c6:	e7f2      	b.n	80029ae <__libc_init_array+0x1e>
 80029c8:	08003a08 	.word	0x08003a08
 80029cc:	08003a08 	.word	0x08003a08
 80029d0:	08003a08 	.word	0x08003a08
 80029d4:	08003a0c 	.word	0x08003a0c

080029d8 <malloc>:
 80029d8:	4b02      	ldr	r3, [pc, #8]	; (80029e4 <malloc+0xc>)
 80029da:	4601      	mov	r1, r0
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	f000 b869 	b.w	8002ab4 <_malloc_r>
 80029e2:	bf00      	nop
 80029e4:	2000000c 	.word	0x2000000c

080029e8 <memcpy>:
 80029e8:	440a      	add	r2, r1
 80029ea:	4291      	cmp	r1, r2
 80029ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80029f0:	d100      	bne.n	80029f4 <memcpy+0xc>
 80029f2:	4770      	bx	lr
 80029f4:	b510      	push	{r4, lr}
 80029f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029fe:	4291      	cmp	r1, r2
 8002a00:	d1f9      	bne.n	80029f6 <memcpy+0xe>
 8002a02:	bd10      	pop	{r4, pc}

08002a04 <memset>:
 8002a04:	4402      	add	r2, r0
 8002a06:	4603      	mov	r3, r0
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d100      	bne.n	8002a0e <memset+0xa>
 8002a0c:	4770      	bx	lr
 8002a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8002a12:	e7f9      	b.n	8002a08 <memset+0x4>

08002a14 <_free_r>:
 8002a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a16:	2900      	cmp	r1, #0
 8002a18:	d048      	beq.n	8002aac <_free_r+0x98>
 8002a1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a1e:	9001      	str	r0, [sp, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f1a1 0404 	sub.w	r4, r1, #4
 8002a26:	bfb8      	it	lt
 8002a28:	18e4      	addlt	r4, r4, r3
 8002a2a:	f000 f9bd 	bl	8002da8 <__malloc_lock>
 8002a2e:	4a20      	ldr	r2, [pc, #128]	; (8002ab0 <_free_r+0x9c>)
 8002a30:	9801      	ldr	r0, [sp, #4]
 8002a32:	6813      	ldr	r3, [r2, #0]
 8002a34:	4615      	mov	r5, r2
 8002a36:	b933      	cbnz	r3, 8002a46 <_free_r+0x32>
 8002a38:	6063      	str	r3, [r4, #4]
 8002a3a:	6014      	str	r4, [r2, #0]
 8002a3c:	b003      	add	sp, #12
 8002a3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002a42:	f000 b9b7 	b.w	8002db4 <__malloc_unlock>
 8002a46:	42a3      	cmp	r3, r4
 8002a48:	d90b      	bls.n	8002a62 <_free_r+0x4e>
 8002a4a:	6821      	ldr	r1, [r4, #0]
 8002a4c:	1862      	adds	r2, r4, r1
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	bf04      	itt	eq
 8002a52:	681a      	ldreq	r2, [r3, #0]
 8002a54:	685b      	ldreq	r3, [r3, #4]
 8002a56:	6063      	str	r3, [r4, #4]
 8002a58:	bf04      	itt	eq
 8002a5a:	1852      	addeq	r2, r2, r1
 8002a5c:	6022      	streq	r2, [r4, #0]
 8002a5e:	602c      	str	r4, [r5, #0]
 8002a60:	e7ec      	b.n	8002a3c <_free_r+0x28>
 8002a62:	461a      	mov	r2, r3
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	b10b      	cbz	r3, 8002a6c <_free_r+0x58>
 8002a68:	42a3      	cmp	r3, r4
 8002a6a:	d9fa      	bls.n	8002a62 <_free_r+0x4e>
 8002a6c:	6811      	ldr	r1, [r2, #0]
 8002a6e:	1855      	adds	r5, r2, r1
 8002a70:	42a5      	cmp	r5, r4
 8002a72:	d10b      	bne.n	8002a8c <_free_r+0x78>
 8002a74:	6824      	ldr	r4, [r4, #0]
 8002a76:	4421      	add	r1, r4
 8002a78:	1854      	adds	r4, r2, r1
 8002a7a:	42a3      	cmp	r3, r4
 8002a7c:	6011      	str	r1, [r2, #0]
 8002a7e:	d1dd      	bne.n	8002a3c <_free_r+0x28>
 8002a80:	681c      	ldr	r4, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	6053      	str	r3, [r2, #4]
 8002a86:	4421      	add	r1, r4
 8002a88:	6011      	str	r1, [r2, #0]
 8002a8a:	e7d7      	b.n	8002a3c <_free_r+0x28>
 8002a8c:	d902      	bls.n	8002a94 <_free_r+0x80>
 8002a8e:	230c      	movs	r3, #12
 8002a90:	6003      	str	r3, [r0, #0]
 8002a92:	e7d3      	b.n	8002a3c <_free_r+0x28>
 8002a94:	6825      	ldr	r5, [r4, #0]
 8002a96:	1961      	adds	r1, r4, r5
 8002a98:	428b      	cmp	r3, r1
 8002a9a:	bf04      	itt	eq
 8002a9c:	6819      	ldreq	r1, [r3, #0]
 8002a9e:	685b      	ldreq	r3, [r3, #4]
 8002aa0:	6063      	str	r3, [r4, #4]
 8002aa2:	bf04      	itt	eq
 8002aa4:	1949      	addeq	r1, r1, r5
 8002aa6:	6021      	streq	r1, [r4, #0]
 8002aa8:	6054      	str	r4, [r2, #4]
 8002aaa:	e7c7      	b.n	8002a3c <_free_r+0x28>
 8002aac:	b003      	add	sp, #12
 8002aae:	bd30      	pop	{r4, r5, pc}
 8002ab0:	20000094 	.word	0x20000094

08002ab4 <_malloc_r>:
 8002ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab6:	1ccd      	adds	r5, r1, #3
 8002ab8:	f025 0503 	bic.w	r5, r5, #3
 8002abc:	3508      	adds	r5, #8
 8002abe:	2d0c      	cmp	r5, #12
 8002ac0:	bf38      	it	cc
 8002ac2:	250c      	movcc	r5, #12
 8002ac4:	2d00      	cmp	r5, #0
 8002ac6:	4606      	mov	r6, r0
 8002ac8:	db01      	blt.n	8002ace <_malloc_r+0x1a>
 8002aca:	42a9      	cmp	r1, r5
 8002acc:	d903      	bls.n	8002ad6 <_malloc_r+0x22>
 8002ace:	230c      	movs	r3, #12
 8002ad0:	6033      	str	r3, [r6, #0]
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ad6:	f000 f967 	bl	8002da8 <__malloc_lock>
 8002ada:	4921      	ldr	r1, [pc, #132]	; (8002b60 <_malloc_r+0xac>)
 8002adc:	680a      	ldr	r2, [r1, #0]
 8002ade:	4614      	mov	r4, r2
 8002ae0:	b99c      	cbnz	r4, 8002b0a <_malloc_r+0x56>
 8002ae2:	4f20      	ldr	r7, [pc, #128]	; (8002b64 <_malloc_r+0xb0>)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	b923      	cbnz	r3, 8002af2 <_malloc_r+0x3e>
 8002ae8:	4621      	mov	r1, r4
 8002aea:	4630      	mov	r0, r6
 8002aec:	f000 f854 	bl	8002b98 <_sbrk_r>
 8002af0:	6038      	str	r0, [r7, #0]
 8002af2:	4629      	mov	r1, r5
 8002af4:	4630      	mov	r0, r6
 8002af6:	f000 f84f 	bl	8002b98 <_sbrk_r>
 8002afa:	1c43      	adds	r3, r0, #1
 8002afc:	d123      	bne.n	8002b46 <_malloc_r+0x92>
 8002afe:	230c      	movs	r3, #12
 8002b00:	6033      	str	r3, [r6, #0]
 8002b02:	4630      	mov	r0, r6
 8002b04:	f000 f956 	bl	8002db4 <__malloc_unlock>
 8002b08:	e7e3      	b.n	8002ad2 <_malloc_r+0x1e>
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	1b5b      	subs	r3, r3, r5
 8002b0e:	d417      	bmi.n	8002b40 <_malloc_r+0x8c>
 8002b10:	2b0b      	cmp	r3, #11
 8002b12:	d903      	bls.n	8002b1c <_malloc_r+0x68>
 8002b14:	6023      	str	r3, [r4, #0]
 8002b16:	441c      	add	r4, r3
 8002b18:	6025      	str	r5, [r4, #0]
 8002b1a:	e004      	b.n	8002b26 <_malloc_r+0x72>
 8002b1c:	6863      	ldr	r3, [r4, #4]
 8002b1e:	42a2      	cmp	r2, r4
 8002b20:	bf0c      	ite	eq
 8002b22:	600b      	streq	r3, [r1, #0]
 8002b24:	6053      	strne	r3, [r2, #4]
 8002b26:	4630      	mov	r0, r6
 8002b28:	f000 f944 	bl	8002db4 <__malloc_unlock>
 8002b2c:	f104 000b 	add.w	r0, r4, #11
 8002b30:	1d23      	adds	r3, r4, #4
 8002b32:	f020 0007 	bic.w	r0, r0, #7
 8002b36:	1ac2      	subs	r2, r0, r3
 8002b38:	d0cc      	beq.n	8002ad4 <_malloc_r+0x20>
 8002b3a:	1a1b      	subs	r3, r3, r0
 8002b3c:	50a3      	str	r3, [r4, r2]
 8002b3e:	e7c9      	b.n	8002ad4 <_malloc_r+0x20>
 8002b40:	4622      	mov	r2, r4
 8002b42:	6864      	ldr	r4, [r4, #4]
 8002b44:	e7cc      	b.n	8002ae0 <_malloc_r+0x2c>
 8002b46:	1cc4      	adds	r4, r0, #3
 8002b48:	f024 0403 	bic.w	r4, r4, #3
 8002b4c:	42a0      	cmp	r0, r4
 8002b4e:	d0e3      	beq.n	8002b18 <_malloc_r+0x64>
 8002b50:	1a21      	subs	r1, r4, r0
 8002b52:	4630      	mov	r0, r6
 8002b54:	f000 f820 	bl	8002b98 <_sbrk_r>
 8002b58:	3001      	adds	r0, #1
 8002b5a:	d1dd      	bne.n	8002b18 <_malloc_r+0x64>
 8002b5c:	e7cf      	b.n	8002afe <_malloc_r+0x4a>
 8002b5e:	bf00      	nop
 8002b60:	20000094 	.word	0x20000094
 8002b64:	20000098 	.word	0x20000098

08002b68 <iprintf>:
 8002b68:	b40f      	push	{r0, r1, r2, r3}
 8002b6a:	4b0a      	ldr	r3, [pc, #40]	; (8002b94 <iprintf+0x2c>)
 8002b6c:	b513      	push	{r0, r1, r4, lr}
 8002b6e:	681c      	ldr	r4, [r3, #0]
 8002b70:	b124      	cbz	r4, 8002b7c <iprintf+0x14>
 8002b72:	69a3      	ldr	r3, [r4, #24]
 8002b74:	b913      	cbnz	r3, 8002b7c <iprintf+0x14>
 8002b76:	4620      	mov	r0, r4
 8002b78:	f000 f876 	bl	8002c68 <__sinit>
 8002b7c:	ab05      	add	r3, sp, #20
 8002b7e:	9a04      	ldr	r2, [sp, #16]
 8002b80:	68a1      	ldr	r1, [r4, #8]
 8002b82:	9301      	str	r3, [sp, #4]
 8002b84:	4620      	mov	r0, r4
 8002b86:	f000 f945 	bl	8002e14 <_vfiprintf_r>
 8002b8a:	b002      	add	sp, #8
 8002b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b90:	b004      	add	sp, #16
 8002b92:	4770      	bx	lr
 8002b94:	2000000c 	.word	0x2000000c

08002b98 <_sbrk_r>:
 8002b98:	b538      	push	{r3, r4, r5, lr}
 8002b9a:	4d06      	ldr	r5, [pc, #24]	; (8002bb4 <_sbrk_r+0x1c>)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	602b      	str	r3, [r5, #0]
 8002ba4:	f7fe f998 	bl	8000ed8 <_sbrk>
 8002ba8:	1c43      	adds	r3, r0, #1
 8002baa:	d102      	bne.n	8002bb2 <_sbrk_r+0x1a>
 8002bac:	682b      	ldr	r3, [r5, #0]
 8002bae:	b103      	cbz	r3, 8002bb2 <_sbrk_r+0x1a>
 8002bb0:	6023      	str	r3, [r4, #0]
 8002bb2:	bd38      	pop	{r3, r4, r5, pc}
 8002bb4:	200001f0 	.word	0x200001f0

08002bb8 <std>:
 8002bb8:	2300      	movs	r3, #0
 8002bba:	b510      	push	{r4, lr}
 8002bbc:	4604      	mov	r4, r0
 8002bbe:	e9c0 3300 	strd	r3, r3, [r0]
 8002bc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002bc6:	6083      	str	r3, [r0, #8]
 8002bc8:	8181      	strh	r1, [r0, #12]
 8002bca:	6643      	str	r3, [r0, #100]	; 0x64
 8002bcc:	81c2      	strh	r2, [r0, #14]
 8002bce:	6183      	str	r3, [r0, #24]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	2208      	movs	r2, #8
 8002bd4:	305c      	adds	r0, #92	; 0x5c
 8002bd6:	f7ff ff15 	bl	8002a04 <memset>
 8002bda:	4b05      	ldr	r3, [pc, #20]	; (8002bf0 <std+0x38>)
 8002bdc:	6263      	str	r3, [r4, #36]	; 0x24
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <std+0x3c>)
 8002be0:	62a3      	str	r3, [r4, #40]	; 0x28
 8002be2:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <std+0x40>)
 8002be4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <std+0x44>)
 8002be8:	6224      	str	r4, [r4, #32]
 8002bea:	6323      	str	r3, [r4, #48]	; 0x30
 8002bec:	bd10      	pop	{r4, pc}
 8002bee:	bf00      	nop
 8002bf0:	0800339d 	.word	0x0800339d
 8002bf4:	080033bf 	.word	0x080033bf
 8002bf8:	080033f7 	.word	0x080033f7
 8002bfc:	0800341b 	.word	0x0800341b

08002c00 <_cleanup_r>:
 8002c00:	4901      	ldr	r1, [pc, #4]	; (8002c08 <_cleanup_r+0x8>)
 8002c02:	f000 b8af 	b.w	8002d64 <_fwalk_reent>
 8002c06:	bf00      	nop
 8002c08:	080036f5 	.word	0x080036f5

08002c0c <__sfmoreglue>:
 8002c0c:	b570      	push	{r4, r5, r6, lr}
 8002c0e:	1e4a      	subs	r2, r1, #1
 8002c10:	2568      	movs	r5, #104	; 0x68
 8002c12:	4355      	muls	r5, r2
 8002c14:	460e      	mov	r6, r1
 8002c16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002c1a:	f7ff ff4b 	bl	8002ab4 <_malloc_r>
 8002c1e:	4604      	mov	r4, r0
 8002c20:	b140      	cbz	r0, 8002c34 <__sfmoreglue+0x28>
 8002c22:	2100      	movs	r1, #0
 8002c24:	e9c0 1600 	strd	r1, r6, [r0]
 8002c28:	300c      	adds	r0, #12
 8002c2a:	60a0      	str	r0, [r4, #8]
 8002c2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002c30:	f7ff fee8 	bl	8002a04 <memset>
 8002c34:	4620      	mov	r0, r4
 8002c36:	bd70      	pop	{r4, r5, r6, pc}

08002c38 <__sfp_lock_acquire>:
 8002c38:	4801      	ldr	r0, [pc, #4]	; (8002c40 <__sfp_lock_acquire+0x8>)
 8002c3a:	f000 b8b3 	b.w	8002da4 <__retarget_lock_acquire_recursive>
 8002c3e:	bf00      	nop
 8002c40:	200001ec 	.word	0x200001ec

08002c44 <__sfp_lock_release>:
 8002c44:	4801      	ldr	r0, [pc, #4]	; (8002c4c <__sfp_lock_release+0x8>)
 8002c46:	f000 b8ae 	b.w	8002da6 <__retarget_lock_release_recursive>
 8002c4a:	bf00      	nop
 8002c4c:	200001ec 	.word	0x200001ec

08002c50 <__sinit_lock_acquire>:
 8002c50:	4801      	ldr	r0, [pc, #4]	; (8002c58 <__sinit_lock_acquire+0x8>)
 8002c52:	f000 b8a7 	b.w	8002da4 <__retarget_lock_acquire_recursive>
 8002c56:	bf00      	nop
 8002c58:	200001e7 	.word	0x200001e7

08002c5c <__sinit_lock_release>:
 8002c5c:	4801      	ldr	r0, [pc, #4]	; (8002c64 <__sinit_lock_release+0x8>)
 8002c5e:	f000 b8a2 	b.w	8002da6 <__retarget_lock_release_recursive>
 8002c62:	bf00      	nop
 8002c64:	200001e7 	.word	0x200001e7

08002c68 <__sinit>:
 8002c68:	b510      	push	{r4, lr}
 8002c6a:	4604      	mov	r4, r0
 8002c6c:	f7ff fff0 	bl	8002c50 <__sinit_lock_acquire>
 8002c70:	69a3      	ldr	r3, [r4, #24]
 8002c72:	b11b      	cbz	r3, 8002c7c <__sinit+0x14>
 8002c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c78:	f7ff bff0 	b.w	8002c5c <__sinit_lock_release>
 8002c7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002c80:	6523      	str	r3, [r4, #80]	; 0x50
 8002c82:	4b13      	ldr	r3, [pc, #76]	; (8002cd0 <__sinit+0x68>)
 8002c84:	4a13      	ldr	r2, [pc, #76]	; (8002cd4 <__sinit+0x6c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	62a2      	str	r2, [r4, #40]	; 0x28
 8002c8a:	42a3      	cmp	r3, r4
 8002c8c:	bf04      	itt	eq
 8002c8e:	2301      	moveq	r3, #1
 8002c90:	61a3      	streq	r3, [r4, #24]
 8002c92:	4620      	mov	r0, r4
 8002c94:	f000 f820 	bl	8002cd8 <__sfp>
 8002c98:	6060      	str	r0, [r4, #4]
 8002c9a:	4620      	mov	r0, r4
 8002c9c:	f000 f81c 	bl	8002cd8 <__sfp>
 8002ca0:	60a0      	str	r0, [r4, #8]
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f000 f818 	bl	8002cd8 <__sfp>
 8002ca8:	2200      	movs	r2, #0
 8002caa:	60e0      	str	r0, [r4, #12]
 8002cac:	2104      	movs	r1, #4
 8002cae:	6860      	ldr	r0, [r4, #4]
 8002cb0:	f7ff ff82 	bl	8002bb8 <std>
 8002cb4:	68a0      	ldr	r0, [r4, #8]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	2109      	movs	r1, #9
 8002cba:	f7ff ff7d 	bl	8002bb8 <std>
 8002cbe:	68e0      	ldr	r0, [r4, #12]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	2112      	movs	r1, #18
 8002cc4:	f7ff ff78 	bl	8002bb8 <std>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	61a3      	str	r3, [r4, #24]
 8002ccc:	e7d2      	b.n	8002c74 <__sinit+0xc>
 8002cce:	bf00      	nop
 8002cd0:	08003968 	.word	0x08003968
 8002cd4:	08002c01 	.word	0x08002c01

08002cd8 <__sfp>:
 8002cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cda:	4607      	mov	r7, r0
 8002cdc:	f7ff ffac 	bl	8002c38 <__sfp_lock_acquire>
 8002ce0:	4b1e      	ldr	r3, [pc, #120]	; (8002d5c <__sfp+0x84>)
 8002ce2:	681e      	ldr	r6, [r3, #0]
 8002ce4:	69b3      	ldr	r3, [r6, #24]
 8002ce6:	b913      	cbnz	r3, 8002cee <__sfp+0x16>
 8002ce8:	4630      	mov	r0, r6
 8002cea:	f7ff ffbd 	bl	8002c68 <__sinit>
 8002cee:	3648      	adds	r6, #72	; 0x48
 8002cf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	d503      	bpl.n	8002d00 <__sfp+0x28>
 8002cf8:	6833      	ldr	r3, [r6, #0]
 8002cfa:	b30b      	cbz	r3, 8002d40 <__sfp+0x68>
 8002cfc:	6836      	ldr	r6, [r6, #0]
 8002cfe:	e7f7      	b.n	8002cf0 <__sfp+0x18>
 8002d00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002d04:	b9d5      	cbnz	r5, 8002d3c <__sfp+0x64>
 8002d06:	4b16      	ldr	r3, [pc, #88]	; (8002d60 <__sfp+0x88>)
 8002d08:	60e3      	str	r3, [r4, #12]
 8002d0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002d0e:	6665      	str	r5, [r4, #100]	; 0x64
 8002d10:	f000 f847 	bl	8002da2 <__retarget_lock_init_recursive>
 8002d14:	f7ff ff96 	bl	8002c44 <__sfp_lock_release>
 8002d18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002d1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002d20:	6025      	str	r5, [r4, #0]
 8002d22:	61a5      	str	r5, [r4, #24]
 8002d24:	2208      	movs	r2, #8
 8002d26:	4629      	mov	r1, r5
 8002d28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002d2c:	f7ff fe6a 	bl	8002a04 <memset>
 8002d30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002d34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002d38:	4620      	mov	r0, r4
 8002d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d3c:	3468      	adds	r4, #104	; 0x68
 8002d3e:	e7d9      	b.n	8002cf4 <__sfp+0x1c>
 8002d40:	2104      	movs	r1, #4
 8002d42:	4638      	mov	r0, r7
 8002d44:	f7ff ff62 	bl	8002c0c <__sfmoreglue>
 8002d48:	4604      	mov	r4, r0
 8002d4a:	6030      	str	r0, [r6, #0]
 8002d4c:	2800      	cmp	r0, #0
 8002d4e:	d1d5      	bne.n	8002cfc <__sfp+0x24>
 8002d50:	f7ff ff78 	bl	8002c44 <__sfp_lock_release>
 8002d54:	230c      	movs	r3, #12
 8002d56:	603b      	str	r3, [r7, #0]
 8002d58:	e7ee      	b.n	8002d38 <__sfp+0x60>
 8002d5a:	bf00      	nop
 8002d5c:	08003968 	.word	0x08003968
 8002d60:	ffff0001 	.word	0xffff0001

08002d64 <_fwalk_reent>:
 8002d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d68:	4606      	mov	r6, r0
 8002d6a:	4688      	mov	r8, r1
 8002d6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002d70:	2700      	movs	r7, #0
 8002d72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002d76:	f1b9 0901 	subs.w	r9, r9, #1
 8002d7a:	d505      	bpl.n	8002d88 <_fwalk_reent+0x24>
 8002d7c:	6824      	ldr	r4, [r4, #0]
 8002d7e:	2c00      	cmp	r4, #0
 8002d80:	d1f7      	bne.n	8002d72 <_fwalk_reent+0xe>
 8002d82:	4638      	mov	r0, r7
 8002d84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d88:	89ab      	ldrh	r3, [r5, #12]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d907      	bls.n	8002d9e <_fwalk_reent+0x3a>
 8002d8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d92:	3301      	adds	r3, #1
 8002d94:	d003      	beq.n	8002d9e <_fwalk_reent+0x3a>
 8002d96:	4629      	mov	r1, r5
 8002d98:	4630      	mov	r0, r6
 8002d9a:	47c0      	blx	r8
 8002d9c:	4307      	orrs	r7, r0
 8002d9e:	3568      	adds	r5, #104	; 0x68
 8002da0:	e7e9      	b.n	8002d76 <_fwalk_reent+0x12>

08002da2 <__retarget_lock_init_recursive>:
 8002da2:	4770      	bx	lr

08002da4 <__retarget_lock_acquire_recursive>:
 8002da4:	4770      	bx	lr

08002da6 <__retarget_lock_release_recursive>:
 8002da6:	4770      	bx	lr

08002da8 <__malloc_lock>:
 8002da8:	4801      	ldr	r0, [pc, #4]	; (8002db0 <__malloc_lock+0x8>)
 8002daa:	f7ff bffb 	b.w	8002da4 <__retarget_lock_acquire_recursive>
 8002dae:	bf00      	nop
 8002db0:	200001e8 	.word	0x200001e8

08002db4 <__malloc_unlock>:
 8002db4:	4801      	ldr	r0, [pc, #4]	; (8002dbc <__malloc_unlock+0x8>)
 8002db6:	f7ff bff6 	b.w	8002da6 <__retarget_lock_release_recursive>
 8002dba:	bf00      	nop
 8002dbc:	200001e8 	.word	0x200001e8

08002dc0 <__sfputc_r>:
 8002dc0:	6893      	ldr	r3, [r2, #8]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	b410      	push	{r4}
 8002dc8:	6093      	str	r3, [r2, #8]
 8002dca:	da08      	bge.n	8002dde <__sfputc_r+0x1e>
 8002dcc:	6994      	ldr	r4, [r2, #24]
 8002dce:	42a3      	cmp	r3, r4
 8002dd0:	db01      	blt.n	8002dd6 <__sfputc_r+0x16>
 8002dd2:	290a      	cmp	r1, #10
 8002dd4:	d103      	bne.n	8002dde <__sfputc_r+0x1e>
 8002dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dda:	f000 bb23 	b.w	8003424 <__swbuf_r>
 8002dde:	6813      	ldr	r3, [r2, #0]
 8002de0:	1c58      	adds	r0, r3, #1
 8002de2:	6010      	str	r0, [r2, #0]
 8002de4:	7019      	strb	r1, [r3, #0]
 8002de6:	4608      	mov	r0, r1
 8002de8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <__sfputs_r>:
 8002dee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df0:	4606      	mov	r6, r0
 8002df2:	460f      	mov	r7, r1
 8002df4:	4614      	mov	r4, r2
 8002df6:	18d5      	adds	r5, r2, r3
 8002df8:	42ac      	cmp	r4, r5
 8002dfa:	d101      	bne.n	8002e00 <__sfputs_r+0x12>
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	e007      	b.n	8002e10 <__sfputs_r+0x22>
 8002e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e04:	463a      	mov	r2, r7
 8002e06:	4630      	mov	r0, r6
 8002e08:	f7ff ffda 	bl	8002dc0 <__sfputc_r>
 8002e0c:	1c43      	adds	r3, r0, #1
 8002e0e:	d1f3      	bne.n	8002df8 <__sfputs_r+0xa>
 8002e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e14 <_vfiprintf_r>:
 8002e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e18:	460d      	mov	r5, r1
 8002e1a:	b09d      	sub	sp, #116	; 0x74
 8002e1c:	4614      	mov	r4, r2
 8002e1e:	4698      	mov	r8, r3
 8002e20:	4606      	mov	r6, r0
 8002e22:	b118      	cbz	r0, 8002e2c <_vfiprintf_r+0x18>
 8002e24:	6983      	ldr	r3, [r0, #24]
 8002e26:	b90b      	cbnz	r3, 8002e2c <_vfiprintf_r+0x18>
 8002e28:	f7ff ff1e 	bl	8002c68 <__sinit>
 8002e2c:	4b89      	ldr	r3, [pc, #548]	; (8003054 <_vfiprintf_r+0x240>)
 8002e2e:	429d      	cmp	r5, r3
 8002e30:	d11b      	bne.n	8002e6a <_vfiprintf_r+0x56>
 8002e32:	6875      	ldr	r5, [r6, #4]
 8002e34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e36:	07d9      	lsls	r1, r3, #31
 8002e38:	d405      	bmi.n	8002e46 <_vfiprintf_r+0x32>
 8002e3a:	89ab      	ldrh	r3, [r5, #12]
 8002e3c:	059a      	lsls	r2, r3, #22
 8002e3e:	d402      	bmi.n	8002e46 <_vfiprintf_r+0x32>
 8002e40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e42:	f7ff ffaf 	bl	8002da4 <__retarget_lock_acquire_recursive>
 8002e46:	89ab      	ldrh	r3, [r5, #12]
 8002e48:	071b      	lsls	r3, r3, #28
 8002e4a:	d501      	bpl.n	8002e50 <_vfiprintf_r+0x3c>
 8002e4c:	692b      	ldr	r3, [r5, #16]
 8002e4e:	b9eb      	cbnz	r3, 8002e8c <_vfiprintf_r+0x78>
 8002e50:	4629      	mov	r1, r5
 8002e52:	4630      	mov	r0, r6
 8002e54:	f000 fb4a 	bl	80034ec <__swsetup_r>
 8002e58:	b1c0      	cbz	r0, 8002e8c <_vfiprintf_r+0x78>
 8002e5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e5c:	07dc      	lsls	r4, r3, #31
 8002e5e:	d50e      	bpl.n	8002e7e <_vfiprintf_r+0x6a>
 8002e60:	f04f 30ff 	mov.w	r0, #4294967295
 8002e64:	b01d      	add	sp, #116	; 0x74
 8002e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e6a:	4b7b      	ldr	r3, [pc, #492]	; (8003058 <_vfiprintf_r+0x244>)
 8002e6c:	429d      	cmp	r5, r3
 8002e6e:	d101      	bne.n	8002e74 <_vfiprintf_r+0x60>
 8002e70:	68b5      	ldr	r5, [r6, #8]
 8002e72:	e7df      	b.n	8002e34 <_vfiprintf_r+0x20>
 8002e74:	4b79      	ldr	r3, [pc, #484]	; (800305c <_vfiprintf_r+0x248>)
 8002e76:	429d      	cmp	r5, r3
 8002e78:	bf08      	it	eq
 8002e7a:	68f5      	ldreq	r5, [r6, #12]
 8002e7c:	e7da      	b.n	8002e34 <_vfiprintf_r+0x20>
 8002e7e:	89ab      	ldrh	r3, [r5, #12]
 8002e80:	0598      	lsls	r0, r3, #22
 8002e82:	d4ed      	bmi.n	8002e60 <_vfiprintf_r+0x4c>
 8002e84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e86:	f7ff ff8e 	bl	8002da6 <__retarget_lock_release_recursive>
 8002e8a:	e7e9      	b.n	8002e60 <_vfiprintf_r+0x4c>
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8002e90:	2320      	movs	r3, #32
 8002e92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e96:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e9a:	2330      	movs	r3, #48	; 0x30
 8002e9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003060 <_vfiprintf_r+0x24c>
 8002ea0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ea4:	f04f 0901 	mov.w	r9, #1
 8002ea8:	4623      	mov	r3, r4
 8002eaa:	469a      	mov	sl, r3
 8002eac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002eb0:	b10a      	cbz	r2, 8002eb6 <_vfiprintf_r+0xa2>
 8002eb2:	2a25      	cmp	r2, #37	; 0x25
 8002eb4:	d1f9      	bne.n	8002eaa <_vfiprintf_r+0x96>
 8002eb6:	ebba 0b04 	subs.w	fp, sl, r4
 8002eba:	d00b      	beq.n	8002ed4 <_vfiprintf_r+0xc0>
 8002ebc:	465b      	mov	r3, fp
 8002ebe:	4622      	mov	r2, r4
 8002ec0:	4629      	mov	r1, r5
 8002ec2:	4630      	mov	r0, r6
 8002ec4:	f7ff ff93 	bl	8002dee <__sfputs_r>
 8002ec8:	3001      	adds	r0, #1
 8002eca:	f000 80aa 	beq.w	8003022 <_vfiprintf_r+0x20e>
 8002ece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ed0:	445a      	add	r2, fp
 8002ed2:	9209      	str	r2, [sp, #36]	; 0x24
 8002ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 80a2 	beq.w	8003022 <_vfiprintf_r+0x20e>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ee8:	f10a 0a01 	add.w	sl, sl, #1
 8002eec:	9304      	str	r3, [sp, #16]
 8002eee:	9307      	str	r3, [sp, #28]
 8002ef0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ef4:	931a      	str	r3, [sp, #104]	; 0x68
 8002ef6:	4654      	mov	r4, sl
 8002ef8:	2205      	movs	r2, #5
 8002efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002efe:	4858      	ldr	r0, [pc, #352]	; (8003060 <_vfiprintf_r+0x24c>)
 8002f00:	f7fd f966 	bl	80001d0 <memchr>
 8002f04:	9a04      	ldr	r2, [sp, #16]
 8002f06:	b9d8      	cbnz	r0, 8002f40 <_vfiprintf_r+0x12c>
 8002f08:	06d1      	lsls	r1, r2, #27
 8002f0a:	bf44      	itt	mi
 8002f0c:	2320      	movmi	r3, #32
 8002f0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f12:	0713      	lsls	r3, r2, #28
 8002f14:	bf44      	itt	mi
 8002f16:	232b      	movmi	r3, #43	; 0x2b
 8002f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f1c:	f89a 3000 	ldrb.w	r3, [sl]
 8002f20:	2b2a      	cmp	r3, #42	; 0x2a
 8002f22:	d015      	beq.n	8002f50 <_vfiprintf_r+0x13c>
 8002f24:	9a07      	ldr	r2, [sp, #28]
 8002f26:	4654      	mov	r4, sl
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f04f 0c0a 	mov.w	ip, #10
 8002f2e:	4621      	mov	r1, r4
 8002f30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f34:	3b30      	subs	r3, #48	; 0x30
 8002f36:	2b09      	cmp	r3, #9
 8002f38:	d94e      	bls.n	8002fd8 <_vfiprintf_r+0x1c4>
 8002f3a:	b1b0      	cbz	r0, 8002f6a <_vfiprintf_r+0x156>
 8002f3c:	9207      	str	r2, [sp, #28]
 8002f3e:	e014      	b.n	8002f6a <_vfiprintf_r+0x156>
 8002f40:	eba0 0308 	sub.w	r3, r0, r8
 8002f44:	fa09 f303 	lsl.w	r3, r9, r3
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	9304      	str	r3, [sp, #16]
 8002f4c:	46a2      	mov	sl, r4
 8002f4e:	e7d2      	b.n	8002ef6 <_vfiprintf_r+0xe2>
 8002f50:	9b03      	ldr	r3, [sp, #12]
 8002f52:	1d19      	adds	r1, r3, #4
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	9103      	str	r1, [sp, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bfbb      	ittet	lt
 8002f5c:	425b      	neglt	r3, r3
 8002f5e:	f042 0202 	orrlt.w	r2, r2, #2
 8002f62:	9307      	strge	r3, [sp, #28]
 8002f64:	9307      	strlt	r3, [sp, #28]
 8002f66:	bfb8      	it	lt
 8002f68:	9204      	strlt	r2, [sp, #16]
 8002f6a:	7823      	ldrb	r3, [r4, #0]
 8002f6c:	2b2e      	cmp	r3, #46	; 0x2e
 8002f6e:	d10c      	bne.n	8002f8a <_vfiprintf_r+0x176>
 8002f70:	7863      	ldrb	r3, [r4, #1]
 8002f72:	2b2a      	cmp	r3, #42	; 0x2a
 8002f74:	d135      	bne.n	8002fe2 <_vfiprintf_r+0x1ce>
 8002f76:	9b03      	ldr	r3, [sp, #12]
 8002f78:	1d1a      	adds	r2, r3, #4
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	9203      	str	r2, [sp, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	bfb8      	it	lt
 8002f82:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f86:	3402      	adds	r4, #2
 8002f88:	9305      	str	r3, [sp, #20]
 8002f8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003070 <_vfiprintf_r+0x25c>
 8002f8e:	7821      	ldrb	r1, [r4, #0]
 8002f90:	2203      	movs	r2, #3
 8002f92:	4650      	mov	r0, sl
 8002f94:	f7fd f91c 	bl	80001d0 <memchr>
 8002f98:	b140      	cbz	r0, 8002fac <_vfiprintf_r+0x198>
 8002f9a:	2340      	movs	r3, #64	; 0x40
 8002f9c:	eba0 000a 	sub.w	r0, r0, sl
 8002fa0:	fa03 f000 	lsl.w	r0, r3, r0
 8002fa4:	9b04      	ldr	r3, [sp, #16]
 8002fa6:	4303      	orrs	r3, r0
 8002fa8:	3401      	adds	r4, #1
 8002faa:	9304      	str	r3, [sp, #16]
 8002fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fb0:	482c      	ldr	r0, [pc, #176]	; (8003064 <_vfiprintf_r+0x250>)
 8002fb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fb6:	2206      	movs	r2, #6
 8002fb8:	f7fd f90a 	bl	80001d0 <memchr>
 8002fbc:	2800      	cmp	r0, #0
 8002fbe:	d03f      	beq.n	8003040 <_vfiprintf_r+0x22c>
 8002fc0:	4b29      	ldr	r3, [pc, #164]	; (8003068 <_vfiprintf_r+0x254>)
 8002fc2:	bb1b      	cbnz	r3, 800300c <_vfiprintf_r+0x1f8>
 8002fc4:	9b03      	ldr	r3, [sp, #12]
 8002fc6:	3307      	adds	r3, #7
 8002fc8:	f023 0307 	bic.w	r3, r3, #7
 8002fcc:	3308      	adds	r3, #8
 8002fce:	9303      	str	r3, [sp, #12]
 8002fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fd2:	443b      	add	r3, r7
 8002fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8002fd6:	e767      	b.n	8002ea8 <_vfiprintf_r+0x94>
 8002fd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fdc:	460c      	mov	r4, r1
 8002fde:	2001      	movs	r0, #1
 8002fe0:	e7a5      	b.n	8002f2e <_vfiprintf_r+0x11a>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	3401      	adds	r4, #1
 8002fe6:	9305      	str	r3, [sp, #20]
 8002fe8:	4619      	mov	r1, r3
 8002fea:	f04f 0c0a 	mov.w	ip, #10
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ff4:	3a30      	subs	r2, #48	; 0x30
 8002ff6:	2a09      	cmp	r2, #9
 8002ff8:	d903      	bls.n	8003002 <_vfiprintf_r+0x1ee>
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0c5      	beq.n	8002f8a <_vfiprintf_r+0x176>
 8002ffe:	9105      	str	r1, [sp, #20]
 8003000:	e7c3      	b.n	8002f8a <_vfiprintf_r+0x176>
 8003002:	fb0c 2101 	mla	r1, ip, r1, r2
 8003006:	4604      	mov	r4, r0
 8003008:	2301      	movs	r3, #1
 800300a:	e7f0      	b.n	8002fee <_vfiprintf_r+0x1da>
 800300c:	ab03      	add	r3, sp, #12
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	462a      	mov	r2, r5
 8003012:	4b16      	ldr	r3, [pc, #88]	; (800306c <_vfiprintf_r+0x258>)
 8003014:	a904      	add	r1, sp, #16
 8003016:	4630      	mov	r0, r6
 8003018:	f3af 8000 	nop.w
 800301c:	4607      	mov	r7, r0
 800301e:	1c78      	adds	r0, r7, #1
 8003020:	d1d6      	bne.n	8002fd0 <_vfiprintf_r+0x1bc>
 8003022:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003024:	07d9      	lsls	r1, r3, #31
 8003026:	d405      	bmi.n	8003034 <_vfiprintf_r+0x220>
 8003028:	89ab      	ldrh	r3, [r5, #12]
 800302a:	059a      	lsls	r2, r3, #22
 800302c:	d402      	bmi.n	8003034 <_vfiprintf_r+0x220>
 800302e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003030:	f7ff feb9 	bl	8002da6 <__retarget_lock_release_recursive>
 8003034:	89ab      	ldrh	r3, [r5, #12]
 8003036:	065b      	lsls	r3, r3, #25
 8003038:	f53f af12 	bmi.w	8002e60 <_vfiprintf_r+0x4c>
 800303c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800303e:	e711      	b.n	8002e64 <_vfiprintf_r+0x50>
 8003040:	ab03      	add	r3, sp, #12
 8003042:	9300      	str	r3, [sp, #0]
 8003044:	462a      	mov	r2, r5
 8003046:	4b09      	ldr	r3, [pc, #36]	; (800306c <_vfiprintf_r+0x258>)
 8003048:	a904      	add	r1, sp, #16
 800304a:	4630      	mov	r0, r6
 800304c:	f000 f880 	bl	8003150 <_printf_i>
 8003050:	e7e4      	b.n	800301c <_vfiprintf_r+0x208>
 8003052:	bf00      	nop
 8003054:	0800398c 	.word	0x0800398c
 8003058:	080039ac 	.word	0x080039ac
 800305c:	0800396c 	.word	0x0800396c
 8003060:	080039cc 	.word	0x080039cc
 8003064:	080039d6 	.word	0x080039d6
 8003068:	00000000 	.word	0x00000000
 800306c:	08002def 	.word	0x08002def
 8003070:	080039d2 	.word	0x080039d2

08003074 <_printf_common>:
 8003074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003078:	4616      	mov	r6, r2
 800307a:	4699      	mov	r9, r3
 800307c:	688a      	ldr	r2, [r1, #8]
 800307e:	690b      	ldr	r3, [r1, #16]
 8003080:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003084:	4293      	cmp	r3, r2
 8003086:	bfb8      	it	lt
 8003088:	4613      	movlt	r3, r2
 800308a:	6033      	str	r3, [r6, #0]
 800308c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003090:	4607      	mov	r7, r0
 8003092:	460c      	mov	r4, r1
 8003094:	b10a      	cbz	r2, 800309a <_printf_common+0x26>
 8003096:	3301      	adds	r3, #1
 8003098:	6033      	str	r3, [r6, #0]
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	0699      	lsls	r1, r3, #26
 800309e:	bf42      	ittt	mi
 80030a0:	6833      	ldrmi	r3, [r6, #0]
 80030a2:	3302      	addmi	r3, #2
 80030a4:	6033      	strmi	r3, [r6, #0]
 80030a6:	6825      	ldr	r5, [r4, #0]
 80030a8:	f015 0506 	ands.w	r5, r5, #6
 80030ac:	d106      	bne.n	80030bc <_printf_common+0x48>
 80030ae:	f104 0a19 	add.w	sl, r4, #25
 80030b2:	68e3      	ldr	r3, [r4, #12]
 80030b4:	6832      	ldr	r2, [r6, #0]
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	42ab      	cmp	r3, r5
 80030ba:	dc26      	bgt.n	800310a <_printf_common+0x96>
 80030bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030c0:	1e13      	subs	r3, r2, #0
 80030c2:	6822      	ldr	r2, [r4, #0]
 80030c4:	bf18      	it	ne
 80030c6:	2301      	movne	r3, #1
 80030c8:	0692      	lsls	r2, r2, #26
 80030ca:	d42b      	bmi.n	8003124 <_printf_common+0xb0>
 80030cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030d0:	4649      	mov	r1, r9
 80030d2:	4638      	mov	r0, r7
 80030d4:	47c0      	blx	r8
 80030d6:	3001      	adds	r0, #1
 80030d8:	d01e      	beq.n	8003118 <_printf_common+0xa4>
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	68e5      	ldr	r5, [r4, #12]
 80030de:	6832      	ldr	r2, [r6, #0]
 80030e0:	f003 0306 	and.w	r3, r3, #6
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	bf08      	it	eq
 80030e8:	1aad      	subeq	r5, r5, r2
 80030ea:	68a3      	ldr	r3, [r4, #8]
 80030ec:	6922      	ldr	r2, [r4, #16]
 80030ee:	bf0c      	ite	eq
 80030f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030f4:	2500      	movne	r5, #0
 80030f6:	4293      	cmp	r3, r2
 80030f8:	bfc4      	itt	gt
 80030fa:	1a9b      	subgt	r3, r3, r2
 80030fc:	18ed      	addgt	r5, r5, r3
 80030fe:	2600      	movs	r6, #0
 8003100:	341a      	adds	r4, #26
 8003102:	42b5      	cmp	r5, r6
 8003104:	d11a      	bne.n	800313c <_printf_common+0xc8>
 8003106:	2000      	movs	r0, #0
 8003108:	e008      	b.n	800311c <_printf_common+0xa8>
 800310a:	2301      	movs	r3, #1
 800310c:	4652      	mov	r2, sl
 800310e:	4649      	mov	r1, r9
 8003110:	4638      	mov	r0, r7
 8003112:	47c0      	blx	r8
 8003114:	3001      	adds	r0, #1
 8003116:	d103      	bne.n	8003120 <_printf_common+0xac>
 8003118:	f04f 30ff 	mov.w	r0, #4294967295
 800311c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003120:	3501      	adds	r5, #1
 8003122:	e7c6      	b.n	80030b2 <_printf_common+0x3e>
 8003124:	18e1      	adds	r1, r4, r3
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	2030      	movs	r0, #48	; 0x30
 800312a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800312e:	4422      	add	r2, r4
 8003130:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003134:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003138:	3302      	adds	r3, #2
 800313a:	e7c7      	b.n	80030cc <_printf_common+0x58>
 800313c:	2301      	movs	r3, #1
 800313e:	4622      	mov	r2, r4
 8003140:	4649      	mov	r1, r9
 8003142:	4638      	mov	r0, r7
 8003144:	47c0      	blx	r8
 8003146:	3001      	adds	r0, #1
 8003148:	d0e6      	beq.n	8003118 <_printf_common+0xa4>
 800314a:	3601      	adds	r6, #1
 800314c:	e7d9      	b.n	8003102 <_printf_common+0x8e>
	...

08003150 <_printf_i>:
 8003150:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003154:	460c      	mov	r4, r1
 8003156:	4691      	mov	r9, r2
 8003158:	7e27      	ldrb	r7, [r4, #24]
 800315a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800315c:	2f78      	cmp	r7, #120	; 0x78
 800315e:	4680      	mov	r8, r0
 8003160:	469a      	mov	sl, r3
 8003162:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003166:	d807      	bhi.n	8003178 <_printf_i+0x28>
 8003168:	2f62      	cmp	r7, #98	; 0x62
 800316a:	d80a      	bhi.n	8003182 <_printf_i+0x32>
 800316c:	2f00      	cmp	r7, #0
 800316e:	f000 80d8 	beq.w	8003322 <_printf_i+0x1d2>
 8003172:	2f58      	cmp	r7, #88	; 0x58
 8003174:	f000 80a3 	beq.w	80032be <_printf_i+0x16e>
 8003178:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800317c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003180:	e03a      	b.n	80031f8 <_printf_i+0xa8>
 8003182:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003186:	2b15      	cmp	r3, #21
 8003188:	d8f6      	bhi.n	8003178 <_printf_i+0x28>
 800318a:	a001      	add	r0, pc, #4	; (adr r0, 8003190 <_printf_i+0x40>)
 800318c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003190:	080031e9 	.word	0x080031e9
 8003194:	080031fd 	.word	0x080031fd
 8003198:	08003179 	.word	0x08003179
 800319c:	08003179 	.word	0x08003179
 80031a0:	08003179 	.word	0x08003179
 80031a4:	08003179 	.word	0x08003179
 80031a8:	080031fd 	.word	0x080031fd
 80031ac:	08003179 	.word	0x08003179
 80031b0:	08003179 	.word	0x08003179
 80031b4:	08003179 	.word	0x08003179
 80031b8:	08003179 	.word	0x08003179
 80031bc:	08003309 	.word	0x08003309
 80031c0:	0800322d 	.word	0x0800322d
 80031c4:	080032eb 	.word	0x080032eb
 80031c8:	08003179 	.word	0x08003179
 80031cc:	08003179 	.word	0x08003179
 80031d0:	0800332b 	.word	0x0800332b
 80031d4:	08003179 	.word	0x08003179
 80031d8:	0800322d 	.word	0x0800322d
 80031dc:	08003179 	.word	0x08003179
 80031e0:	08003179 	.word	0x08003179
 80031e4:	080032f3 	.word	0x080032f3
 80031e8:	680b      	ldr	r3, [r1, #0]
 80031ea:	1d1a      	adds	r2, r3, #4
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	600a      	str	r2, [r1, #0]
 80031f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0a3      	b.n	8003344 <_printf_i+0x1f4>
 80031fc:	6825      	ldr	r5, [r4, #0]
 80031fe:	6808      	ldr	r0, [r1, #0]
 8003200:	062e      	lsls	r6, r5, #24
 8003202:	f100 0304 	add.w	r3, r0, #4
 8003206:	d50a      	bpl.n	800321e <_printf_i+0xce>
 8003208:	6805      	ldr	r5, [r0, #0]
 800320a:	600b      	str	r3, [r1, #0]
 800320c:	2d00      	cmp	r5, #0
 800320e:	da03      	bge.n	8003218 <_printf_i+0xc8>
 8003210:	232d      	movs	r3, #45	; 0x2d
 8003212:	426d      	negs	r5, r5
 8003214:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003218:	485e      	ldr	r0, [pc, #376]	; (8003394 <_printf_i+0x244>)
 800321a:	230a      	movs	r3, #10
 800321c:	e019      	b.n	8003252 <_printf_i+0x102>
 800321e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003222:	6805      	ldr	r5, [r0, #0]
 8003224:	600b      	str	r3, [r1, #0]
 8003226:	bf18      	it	ne
 8003228:	b22d      	sxthne	r5, r5
 800322a:	e7ef      	b.n	800320c <_printf_i+0xbc>
 800322c:	680b      	ldr	r3, [r1, #0]
 800322e:	6825      	ldr	r5, [r4, #0]
 8003230:	1d18      	adds	r0, r3, #4
 8003232:	6008      	str	r0, [r1, #0]
 8003234:	0628      	lsls	r0, r5, #24
 8003236:	d501      	bpl.n	800323c <_printf_i+0xec>
 8003238:	681d      	ldr	r5, [r3, #0]
 800323a:	e002      	b.n	8003242 <_printf_i+0xf2>
 800323c:	0669      	lsls	r1, r5, #25
 800323e:	d5fb      	bpl.n	8003238 <_printf_i+0xe8>
 8003240:	881d      	ldrh	r5, [r3, #0]
 8003242:	4854      	ldr	r0, [pc, #336]	; (8003394 <_printf_i+0x244>)
 8003244:	2f6f      	cmp	r7, #111	; 0x6f
 8003246:	bf0c      	ite	eq
 8003248:	2308      	moveq	r3, #8
 800324a:	230a      	movne	r3, #10
 800324c:	2100      	movs	r1, #0
 800324e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003252:	6866      	ldr	r6, [r4, #4]
 8003254:	60a6      	str	r6, [r4, #8]
 8003256:	2e00      	cmp	r6, #0
 8003258:	bfa2      	ittt	ge
 800325a:	6821      	ldrge	r1, [r4, #0]
 800325c:	f021 0104 	bicge.w	r1, r1, #4
 8003260:	6021      	strge	r1, [r4, #0]
 8003262:	b90d      	cbnz	r5, 8003268 <_printf_i+0x118>
 8003264:	2e00      	cmp	r6, #0
 8003266:	d04d      	beq.n	8003304 <_printf_i+0x1b4>
 8003268:	4616      	mov	r6, r2
 800326a:	fbb5 f1f3 	udiv	r1, r5, r3
 800326e:	fb03 5711 	mls	r7, r3, r1, r5
 8003272:	5dc7      	ldrb	r7, [r0, r7]
 8003274:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003278:	462f      	mov	r7, r5
 800327a:	42bb      	cmp	r3, r7
 800327c:	460d      	mov	r5, r1
 800327e:	d9f4      	bls.n	800326a <_printf_i+0x11a>
 8003280:	2b08      	cmp	r3, #8
 8003282:	d10b      	bne.n	800329c <_printf_i+0x14c>
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	07df      	lsls	r7, r3, #31
 8003288:	d508      	bpl.n	800329c <_printf_i+0x14c>
 800328a:	6923      	ldr	r3, [r4, #16]
 800328c:	6861      	ldr	r1, [r4, #4]
 800328e:	4299      	cmp	r1, r3
 8003290:	bfde      	ittt	le
 8003292:	2330      	movle	r3, #48	; 0x30
 8003294:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003298:	f106 36ff 	addle.w	r6, r6, #4294967295
 800329c:	1b92      	subs	r2, r2, r6
 800329e:	6122      	str	r2, [r4, #16]
 80032a0:	f8cd a000 	str.w	sl, [sp]
 80032a4:	464b      	mov	r3, r9
 80032a6:	aa03      	add	r2, sp, #12
 80032a8:	4621      	mov	r1, r4
 80032aa:	4640      	mov	r0, r8
 80032ac:	f7ff fee2 	bl	8003074 <_printf_common>
 80032b0:	3001      	adds	r0, #1
 80032b2:	d14c      	bne.n	800334e <_printf_i+0x1fe>
 80032b4:	f04f 30ff 	mov.w	r0, #4294967295
 80032b8:	b004      	add	sp, #16
 80032ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032be:	4835      	ldr	r0, [pc, #212]	; (8003394 <_printf_i+0x244>)
 80032c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032c4:	6823      	ldr	r3, [r4, #0]
 80032c6:	680e      	ldr	r6, [r1, #0]
 80032c8:	061f      	lsls	r7, r3, #24
 80032ca:	f856 5b04 	ldr.w	r5, [r6], #4
 80032ce:	600e      	str	r6, [r1, #0]
 80032d0:	d514      	bpl.n	80032fc <_printf_i+0x1ac>
 80032d2:	07d9      	lsls	r1, r3, #31
 80032d4:	bf44      	itt	mi
 80032d6:	f043 0320 	orrmi.w	r3, r3, #32
 80032da:	6023      	strmi	r3, [r4, #0]
 80032dc:	b91d      	cbnz	r5, 80032e6 <_printf_i+0x196>
 80032de:	6823      	ldr	r3, [r4, #0]
 80032e0:	f023 0320 	bic.w	r3, r3, #32
 80032e4:	6023      	str	r3, [r4, #0]
 80032e6:	2310      	movs	r3, #16
 80032e8:	e7b0      	b.n	800324c <_printf_i+0xfc>
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	f043 0320 	orr.w	r3, r3, #32
 80032f0:	6023      	str	r3, [r4, #0]
 80032f2:	2378      	movs	r3, #120	; 0x78
 80032f4:	4828      	ldr	r0, [pc, #160]	; (8003398 <_printf_i+0x248>)
 80032f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80032fa:	e7e3      	b.n	80032c4 <_printf_i+0x174>
 80032fc:	065e      	lsls	r6, r3, #25
 80032fe:	bf48      	it	mi
 8003300:	b2ad      	uxthmi	r5, r5
 8003302:	e7e6      	b.n	80032d2 <_printf_i+0x182>
 8003304:	4616      	mov	r6, r2
 8003306:	e7bb      	b.n	8003280 <_printf_i+0x130>
 8003308:	680b      	ldr	r3, [r1, #0]
 800330a:	6826      	ldr	r6, [r4, #0]
 800330c:	6960      	ldr	r0, [r4, #20]
 800330e:	1d1d      	adds	r5, r3, #4
 8003310:	600d      	str	r5, [r1, #0]
 8003312:	0635      	lsls	r5, r6, #24
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	d501      	bpl.n	800331c <_printf_i+0x1cc>
 8003318:	6018      	str	r0, [r3, #0]
 800331a:	e002      	b.n	8003322 <_printf_i+0x1d2>
 800331c:	0671      	lsls	r1, r6, #25
 800331e:	d5fb      	bpl.n	8003318 <_printf_i+0x1c8>
 8003320:	8018      	strh	r0, [r3, #0]
 8003322:	2300      	movs	r3, #0
 8003324:	6123      	str	r3, [r4, #16]
 8003326:	4616      	mov	r6, r2
 8003328:	e7ba      	b.n	80032a0 <_printf_i+0x150>
 800332a:	680b      	ldr	r3, [r1, #0]
 800332c:	1d1a      	adds	r2, r3, #4
 800332e:	600a      	str	r2, [r1, #0]
 8003330:	681e      	ldr	r6, [r3, #0]
 8003332:	6862      	ldr	r2, [r4, #4]
 8003334:	2100      	movs	r1, #0
 8003336:	4630      	mov	r0, r6
 8003338:	f7fc ff4a 	bl	80001d0 <memchr>
 800333c:	b108      	cbz	r0, 8003342 <_printf_i+0x1f2>
 800333e:	1b80      	subs	r0, r0, r6
 8003340:	6060      	str	r0, [r4, #4]
 8003342:	6863      	ldr	r3, [r4, #4]
 8003344:	6123      	str	r3, [r4, #16]
 8003346:	2300      	movs	r3, #0
 8003348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800334c:	e7a8      	b.n	80032a0 <_printf_i+0x150>
 800334e:	6923      	ldr	r3, [r4, #16]
 8003350:	4632      	mov	r2, r6
 8003352:	4649      	mov	r1, r9
 8003354:	4640      	mov	r0, r8
 8003356:	47d0      	blx	sl
 8003358:	3001      	adds	r0, #1
 800335a:	d0ab      	beq.n	80032b4 <_printf_i+0x164>
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	079b      	lsls	r3, r3, #30
 8003360:	d413      	bmi.n	800338a <_printf_i+0x23a>
 8003362:	68e0      	ldr	r0, [r4, #12]
 8003364:	9b03      	ldr	r3, [sp, #12]
 8003366:	4298      	cmp	r0, r3
 8003368:	bfb8      	it	lt
 800336a:	4618      	movlt	r0, r3
 800336c:	e7a4      	b.n	80032b8 <_printf_i+0x168>
 800336e:	2301      	movs	r3, #1
 8003370:	4632      	mov	r2, r6
 8003372:	4649      	mov	r1, r9
 8003374:	4640      	mov	r0, r8
 8003376:	47d0      	blx	sl
 8003378:	3001      	adds	r0, #1
 800337a:	d09b      	beq.n	80032b4 <_printf_i+0x164>
 800337c:	3501      	adds	r5, #1
 800337e:	68e3      	ldr	r3, [r4, #12]
 8003380:	9903      	ldr	r1, [sp, #12]
 8003382:	1a5b      	subs	r3, r3, r1
 8003384:	42ab      	cmp	r3, r5
 8003386:	dcf2      	bgt.n	800336e <_printf_i+0x21e>
 8003388:	e7eb      	b.n	8003362 <_printf_i+0x212>
 800338a:	2500      	movs	r5, #0
 800338c:	f104 0619 	add.w	r6, r4, #25
 8003390:	e7f5      	b.n	800337e <_printf_i+0x22e>
 8003392:	bf00      	nop
 8003394:	080039dd 	.word	0x080039dd
 8003398:	080039ee 	.word	0x080039ee

0800339c <__sread>:
 800339c:	b510      	push	{r4, lr}
 800339e:	460c      	mov	r4, r1
 80033a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033a4:	f000 fa58 	bl	8003858 <_read_r>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	bfab      	itete	ge
 80033ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80033ae:	89a3      	ldrhlt	r3, [r4, #12]
 80033b0:	181b      	addge	r3, r3, r0
 80033b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80033b6:	bfac      	ite	ge
 80033b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80033ba:	81a3      	strhlt	r3, [r4, #12]
 80033bc:	bd10      	pop	{r4, pc}

080033be <__swrite>:
 80033be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033c2:	461f      	mov	r7, r3
 80033c4:	898b      	ldrh	r3, [r1, #12]
 80033c6:	05db      	lsls	r3, r3, #23
 80033c8:	4605      	mov	r5, r0
 80033ca:	460c      	mov	r4, r1
 80033cc:	4616      	mov	r6, r2
 80033ce:	d505      	bpl.n	80033dc <__swrite+0x1e>
 80033d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033d4:	2302      	movs	r3, #2
 80033d6:	2200      	movs	r2, #0
 80033d8:	f000 f9c8 	bl	800376c <_lseek_r>
 80033dc:	89a3      	ldrh	r3, [r4, #12]
 80033de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033e6:	81a3      	strh	r3, [r4, #12]
 80033e8:	4632      	mov	r2, r6
 80033ea:	463b      	mov	r3, r7
 80033ec:	4628      	mov	r0, r5
 80033ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033f2:	f000 b869 	b.w	80034c8 <_write_r>

080033f6 <__sseek>:
 80033f6:	b510      	push	{r4, lr}
 80033f8:	460c      	mov	r4, r1
 80033fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033fe:	f000 f9b5 	bl	800376c <_lseek_r>
 8003402:	1c43      	adds	r3, r0, #1
 8003404:	89a3      	ldrh	r3, [r4, #12]
 8003406:	bf15      	itete	ne
 8003408:	6560      	strne	r0, [r4, #84]	; 0x54
 800340a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800340e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003412:	81a3      	strheq	r3, [r4, #12]
 8003414:	bf18      	it	ne
 8003416:	81a3      	strhne	r3, [r4, #12]
 8003418:	bd10      	pop	{r4, pc}

0800341a <__sclose>:
 800341a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800341e:	f000 b8d3 	b.w	80035c8 <_close_r>
	...

08003424 <__swbuf_r>:
 8003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003426:	460e      	mov	r6, r1
 8003428:	4614      	mov	r4, r2
 800342a:	4605      	mov	r5, r0
 800342c:	b118      	cbz	r0, 8003436 <__swbuf_r+0x12>
 800342e:	6983      	ldr	r3, [r0, #24]
 8003430:	b90b      	cbnz	r3, 8003436 <__swbuf_r+0x12>
 8003432:	f7ff fc19 	bl	8002c68 <__sinit>
 8003436:	4b21      	ldr	r3, [pc, #132]	; (80034bc <__swbuf_r+0x98>)
 8003438:	429c      	cmp	r4, r3
 800343a:	d12b      	bne.n	8003494 <__swbuf_r+0x70>
 800343c:	686c      	ldr	r4, [r5, #4]
 800343e:	69a3      	ldr	r3, [r4, #24]
 8003440:	60a3      	str	r3, [r4, #8]
 8003442:	89a3      	ldrh	r3, [r4, #12]
 8003444:	071a      	lsls	r2, r3, #28
 8003446:	d52f      	bpl.n	80034a8 <__swbuf_r+0x84>
 8003448:	6923      	ldr	r3, [r4, #16]
 800344a:	b36b      	cbz	r3, 80034a8 <__swbuf_r+0x84>
 800344c:	6923      	ldr	r3, [r4, #16]
 800344e:	6820      	ldr	r0, [r4, #0]
 8003450:	1ac0      	subs	r0, r0, r3
 8003452:	6963      	ldr	r3, [r4, #20]
 8003454:	b2f6      	uxtb	r6, r6
 8003456:	4283      	cmp	r3, r0
 8003458:	4637      	mov	r7, r6
 800345a:	dc04      	bgt.n	8003466 <__swbuf_r+0x42>
 800345c:	4621      	mov	r1, r4
 800345e:	4628      	mov	r0, r5
 8003460:	f000 f948 	bl	80036f4 <_fflush_r>
 8003464:	bb30      	cbnz	r0, 80034b4 <__swbuf_r+0x90>
 8003466:	68a3      	ldr	r3, [r4, #8]
 8003468:	3b01      	subs	r3, #1
 800346a:	60a3      	str	r3, [r4, #8]
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	6022      	str	r2, [r4, #0]
 8003472:	701e      	strb	r6, [r3, #0]
 8003474:	6963      	ldr	r3, [r4, #20]
 8003476:	3001      	adds	r0, #1
 8003478:	4283      	cmp	r3, r0
 800347a:	d004      	beq.n	8003486 <__swbuf_r+0x62>
 800347c:	89a3      	ldrh	r3, [r4, #12]
 800347e:	07db      	lsls	r3, r3, #31
 8003480:	d506      	bpl.n	8003490 <__swbuf_r+0x6c>
 8003482:	2e0a      	cmp	r6, #10
 8003484:	d104      	bne.n	8003490 <__swbuf_r+0x6c>
 8003486:	4621      	mov	r1, r4
 8003488:	4628      	mov	r0, r5
 800348a:	f000 f933 	bl	80036f4 <_fflush_r>
 800348e:	b988      	cbnz	r0, 80034b4 <__swbuf_r+0x90>
 8003490:	4638      	mov	r0, r7
 8003492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003494:	4b0a      	ldr	r3, [pc, #40]	; (80034c0 <__swbuf_r+0x9c>)
 8003496:	429c      	cmp	r4, r3
 8003498:	d101      	bne.n	800349e <__swbuf_r+0x7a>
 800349a:	68ac      	ldr	r4, [r5, #8]
 800349c:	e7cf      	b.n	800343e <__swbuf_r+0x1a>
 800349e:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <__swbuf_r+0xa0>)
 80034a0:	429c      	cmp	r4, r3
 80034a2:	bf08      	it	eq
 80034a4:	68ec      	ldreq	r4, [r5, #12]
 80034a6:	e7ca      	b.n	800343e <__swbuf_r+0x1a>
 80034a8:	4621      	mov	r1, r4
 80034aa:	4628      	mov	r0, r5
 80034ac:	f000 f81e 	bl	80034ec <__swsetup_r>
 80034b0:	2800      	cmp	r0, #0
 80034b2:	d0cb      	beq.n	800344c <__swbuf_r+0x28>
 80034b4:	f04f 37ff 	mov.w	r7, #4294967295
 80034b8:	e7ea      	b.n	8003490 <__swbuf_r+0x6c>
 80034ba:	bf00      	nop
 80034bc:	0800398c 	.word	0x0800398c
 80034c0:	080039ac 	.word	0x080039ac
 80034c4:	0800396c 	.word	0x0800396c

080034c8 <_write_r>:
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	4d07      	ldr	r5, [pc, #28]	; (80034e8 <_write_r+0x20>)
 80034cc:	4604      	mov	r4, r0
 80034ce:	4608      	mov	r0, r1
 80034d0:	4611      	mov	r1, r2
 80034d2:	2200      	movs	r2, #0
 80034d4:	602a      	str	r2, [r5, #0]
 80034d6:	461a      	mov	r2, r3
 80034d8:	f7fd fcad 	bl	8000e36 <_write>
 80034dc:	1c43      	adds	r3, r0, #1
 80034de:	d102      	bne.n	80034e6 <_write_r+0x1e>
 80034e0:	682b      	ldr	r3, [r5, #0]
 80034e2:	b103      	cbz	r3, 80034e6 <_write_r+0x1e>
 80034e4:	6023      	str	r3, [r4, #0]
 80034e6:	bd38      	pop	{r3, r4, r5, pc}
 80034e8:	200001f0 	.word	0x200001f0

080034ec <__swsetup_r>:
 80034ec:	4b32      	ldr	r3, [pc, #200]	; (80035b8 <__swsetup_r+0xcc>)
 80034ee:	b570      	push	{r4, r5, r6, lr}
 80034f0:	681d      	ldr	r5, [r3, #0]
 80034f2:	4606      	mov	r6, r0
 80034f4:	460c      	mov	r4, r1
 80034f6:	b125      	cbz	r5, 8003502 <__swsetup_r+0x16>
 80034f8:	69ab      	ldr	r3, [r5, #24]
 80034fa:	b913      	cbnz	r3, 8003502 <__swsetup_r+0x16>
 80034fc:	4628      	mov	r0, r5
 80034fe:	f7ff fbb3 	bl	8002c68 <__sinit>
 8003502:	4b2e      	ldr	r3, [pc, #184]	; (80035bc <__swsetup_r+0xd0>)
 8003504:	429c      	cmp	r4, r3
 8003506:	d10f      	bne.n	8003528 <__swsetup_r+0x3c>
 8003508:	686c      	ldr	r4, [r5, #4]
 800350a:	89a3      	ldrh	r3, [r4, #12]
 800350c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003510:	0719      	lsls	r1, r3, #28
 8003512:	d42c      	bmi.n	800356e <__swsetup_r+0x82>
 8003514:	06dd      	lsls	r5, r3, #27
 8003516:	d411      	bmi.n	800353c <__swsetup_r+0x50>
 8003518:	2309      	movs	r3, #9
 800351a:	6033      	str	r3, [r6, #0]
 800351c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003520:	81a3      	strh	r3, [r4, #12]
 8003522:	f04f 30ff 	mov.w	r0, #4294967295
 8003526:	e03e      	b.n	80035a6 <__swsetup_r+0xba>
 8003528:	4b25      	ldr	r3, [pc, #148]	; (80035c0 <__swsetup_r+0xd4>)
 800352a:	429c      	cmp	r4, r3
 800352c:	d101      	bne.n	8003532 <__swsetup_r+0x46>
 800352e:	68ac      	ldr	r4, [r5, #8]
 8003530:	e7eb      	b.n	800350a <__swsetup_r+0x1e>
 8003532:	4b24      	ldr	r3, [pc, #144]	; (80035c4 <__swsetup_r+0xd8>)
 8003534:	429c      	cmp	r4, r3
 8003536:	bf08      	it	eq
 8003538:	68ec      	ldreq	r4, [r5, #12]
 800353a:	e7e6      	b.n	800350a <__swsetup_r+0x1e>
 800353c:	0758      	lsls	r0, r3, #29
 800353e:	d512      	bpl.n	8003566 <__swsetup_r+0x7a>
 8003540:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003542:	b141      	cbz	r1, 8003556 <__swsetup_r+0x6a>
 8003544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003548:	4299      	cmp	r1, r3
 800354a:	d002      	beq.n	8003552 <__swsetup_r+0x66>
 800354c:	4630      	mov	r0, r6
 800354e:	f7ff fa61 	bl	8002a14 <_free_r>
 8003552:	2300      	movs	r3, #0
 8003554:	6363      	str	r3, [r4, #52]	; 0x34
 8003556:	89a3      	ldrh	r3, [r4, #12]
 8003558:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800355c:	81a3      	strh	r3, [r4, #12]
 800355e:	2300      	movs	r3, #0
 8003560:	6063      	str	r3, [r4, #4]
 8003562:	6923      	ldr	r3, [r4, #16]
 8003564:	6023      	str	r3, [r4, #0]
 8003566:	89a3      	ldrh	r3, [r4, #12]
 8003568:	f043 0308 	orr.w	r3, r3, #8
 800356c:	81a3      	strh	r3, [r4, #12]
 800356e:	6923      	ldr	r3, [r4, #16]
 8003570:	b94b      	cbnz	r3, 8003586 <__swsetup_r+0x9a>
 8003572:	89a3      	ldrh	r3, [r4, #12]
 8003574:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800357c:	d003      	beq.n	8003586 <__swsetup_r+0x9a>
 800357e:	4621      	mov	r1, r4
 8003580:	4630      	mov	r0, r6
 8003582:	f000 f929 	bl	80037d8 <__smakebuf_r>
 8003586:	89a0      	ldrh	r0, [r4, #12]
 8003588:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800358c:	f010 0301 	ands.w	r3, r0, #1
 8003590:	d00a      	beq.n	80035a8 <__swsetup_r+0xbc>
 8003592:	2300      	movs	r3, #0
 8003594:	60a3      	str	r3, [r4, #8]
 8003596:	6963      	ldr	r3, [r4, #20]
 8003598:	425b      	negs	r3, r3
 800359a:	61a3      	str	r3, [r4, #24]
 800359c:	6923      	ldr	r3, [r4, #16]
 800359e:	b943      	cbnz	r3, 80035b2 <__swsetup_r+0xc6>
 80035a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80035a4:	d1ba      	bne.n	800351c <__swsetup_r+0x30>
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
 80035a8:	0781      	lsls	r1, r0, #30
 80035aa:	bf58      	it	pl
 80035ac:	6963      	ldrpl	r3, [r4, #20]
 80035ae:	60a3      	str	r3, [r4, #8]
 80035b0:	e7f4      	b.n	800359c <__swsetup_r+0xb0>
 80035b2:	2000      	movs	r0, #0
 80035b4:	e7f7      	b.n	80035a6 <__swsetup_r+0xba>
 80035b6:	bf00      	nop
 80035b8:	2000000c 	.word	0x2000000c
 80035bc:	0800398c 	.word	0x0800398c
 80035c0:	080039ac 	.word	0x080039ac
 80035c4:	0800396c 	.word	0x0800396c

080035c8 <_close_r>:
 80035c8:	b538      	push	{r3, r4, r5, lr}
 80035ca:	4d06      	ldr	r5, [pc, #24]	; (80035e4 <_close_r+0x1c>)
 80035cc:	2300      	movs	r3, #0
 80035ce:	4604      	mov	r4, r0
 80035d0:	4608      	mov	r0, r1
 80035d2:	602b      	str	r3, [r5, #0]
 80035d4:	f7fd fc4b 	bl	8000e6e <_close>
 80035d8:	1c43      	adds	r3, r0, #1
 80035da:	d102      	bne.n	80035e2 <_close_r+0x1a>
 80035dc:	682b      	ldr	r3, [r5, #0]
 80035de:	b103      	cbz	r3, 80035e2 <_close_r+0x1a>
 80035e0:	6023      	str	r3, [r4, #0]
 80035e2:	bd38      	pop	{r3, r4, r5, pc}
 80035e4:	200001f0 	.word	0x200001f0

080035e8 <__sflush_r>:
 80035e8:	898a      	ldrh	r2, [r1, #12]
 80035ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ee:	4605      	mov	r5, r0
 80035f0:	0710      	lsls	r0, r2, #28
 80035f2:	460c      	mov	r4, r1
 80035f4:	d458      	bmi.n	80036a8 <__sflush_r+0xc0>
 80035f6:	684b      	ldr	r3, [r1, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	dc05      	bgt.n	8003608 <__sflush_r+0x20>
 80035fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035fe:	2b00      	cmp	r3, #0
 8003600:	dc02      	bgt.n	8003608 <__sflush_r+0x20>
 8003602:	2000      	movs	r0, #0
 8003604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800360a:	2e00      	cmp	r6, #0
 800360c:	d0f9      	beq.n	8003602 <__sflush_r+0x1a>
 800360e:	2300      	movs	r3, #0
 8003610:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003614:	682f      	ldr	r7, [r5, #0]
 8003616:	602b      	str	r3, [r5, #0]
 8003618:	d032      	beq.n	8003680 <__sflush_r+0x98>
 800361a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	075a      	lsls	r2, r3, #29
 8003620:	d505      	bpl.n	800362e <__sflush_r+0x46>
 8003622:	6863      	ldr	r3, [r4, #4]
 8003624:	1ac0      	subs	r0, r0, r3
 8003626:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003628:	b10b      	cbz	r3, 800362e <__sflush_r+0x46>
 800362a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800362c:	1ac0      	subs	r0, r0, r3
 800362e:	2300      	movs	r3, #0
 8003630:	4602      	mov	r2, r0
 8003632:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003634:	6a21      	ldr	r1, [r4, #32]
 8003636:	4628      	mov	r0, r5
 8003638:	47b0      	blx	r6
 800363a:	1c43      	adds	r3, r0, #1
 800363c:	89a3      	ldrh	r3, [r4, #12]
 800363e:	d106      	bne.n	800364e <__sflush_r+0x66>
 8003640:	6829      	ldr	r1, [r5, #0]
 8003642:	291d      	cmp	r1, #29
 8003644:	d82c      	bhi.n	80036a0 <__sflush_r+0xb8>
 8003646:	4a2a      	ldr	r2, [pc, #168]	; (80036f0 <__sflush_r+0x108>)
 8003648:	40ca      	lsrs	r2, r1
 800364a:	07d6      	lsls	r6, r2, #31
 800364c:	d528      	bpl.n	80036a0 <__sflush_r+0xb8>
 800364e:	2200      	movs	r2, #0
 8003650:	6062      	str	r2, [r4, #4]
 8003652:	04d9      	lsls	r1, r3, #19
 8003654:	6922      	ldr	r2, [r4, #16]
 8003656:	6022      	str	r2, [r4, #0]
 8003658:	d504      	bpl.n	8003664 <__sflush_r+0x7c>
 800365a:	1c42      	adds	r2, r0, #1
 800365c:	d101      	bne.n	8003662 <__sflush_r+0x7a>
 800365e:	682b      	ldr	r3, [r5, #0]
 8003660:	b903      	cbnz	r3, 8003664 <__sflush_r+0x7c>
 8003662:	6560      	str	r0, [r4, #84]	; 0x54
 8003664:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003666:	602f      	str	r7, [r5, #0]
 8003668:	2900      	cmp	r1, #0
 800366a:	d0ca      	beq.n	8003602 <__sflush_r+0x1a>
 800366c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003670:	4299      	cmp	r1, r3
 8003672:	d002      	beq.n	800367a <__sflush_r+0x92>
 8003674:	4628      	mov	r0, r5
 8003676:	f7ff f9cd 	bl	8002a14 <_free_r>
 800367a:	2000      	movs	r0, #0
 800367c:	6360      	str	r0, [r4, #52]	; 0x34
 800367e:	e7c1      	b.n	8003604 <__sflush_r+0x1c>
 8003680:	6a21      	ldr	r1, [r4, #32]
 8003682:	2301      	movs	r3, #1
 8003684:	4628      	mov	r0, r5
 8003686:	47b0      	blx	r6
 8003688:	1c41      	adds	r1, r0, #1
 800368a:	d1c7      	bne.n	800361c <__sflush_r+0x34>
 800368c:	682b      	ldr	r3, [r5, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0c4      	beq.n	800361c <__sflush_r+0x34>
 8003692:	2b1d      	cmp	r3, #29
 8003694:	d001      	beq.n	800369a <__sflush_r+0xb2>
 8003696:	2b16      	cmp	r3, #22
 8003698:	d101      	bne.n	800369e <__sflush_r+0xb6>
 800369a:	602f      	str	r7, [r5, #0]
 800369c:	e7b1      	b.n	8003602 <__sflush_r+0x1a>
 800369e:	89a3      	ldrh	r3, [r4, #12]
 80036a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036a4:	81a3      	strh	r3, [r4, #12]
 80036a6:	e7ad      	b.n	8003604 <__sflush_r+0x1c>
 80036a8:	690f      	ldr	r7, [r1, #16]
 80036aa:	2f00      	cmp	r7, #0
 80036ac:	d0a9      	beq.n	8003602 <__sflush_r+0x1a>
 80036ae:	0793      	lsls	r3, r2, #30
 80036b0:	680e      	ldr	r6, [r1, #0]
 80036b2:	bf08      	it	eq
 80036b4:	694b      	ldreq	r3, [r1, #20]
 80036b6:	600f      	str	r7, [r1, #0]
 80036b8:	bf18      	it	ne
 80036ba:	2300      	movne	r3, #0
 80036bc:	eba6 0807 	sub.w	r8, r6, r7
 80036c0:	608b      	str	r3, [r1, #8]
 80036c2:	f1b8 0f00 	cmp.w	r8, #0
 80036c6:	dd9c      	ble.n	8003602 <__sflush_r+0x1a>
 80036c8:	6a21      	ldr	r1, [r4, #32]
 80036ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80036cc:	4643      	mov	r3, r8
 80036ce:	463a      	mov	r2, r7
 80036d0:	4628      	mov	r0, r5
 80036d2:	47b0      	blx	r6
 80036d4:	2800      	cmp	r0, #0
 80036d6:	dc06      	bgt.n	80036e6 <__sflush_r+0xfe>
 80036d8:	89a3      	ldrh	r3, [r4, #12]
 80036da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036de:	81a3      	strh	r3, [r4, #12]
 80036e0:	f04f 30ff 	mov.w	r0, #4294967295
 80036e4:	e78e      	b.n	8003604 <__sflush_r+0x1c>
 80036e6:	4407      	add	r7, r0
 80036e8:	eba8 0800 	sub.w	r8, r8, r0
 80036ec:	e7e9      	b.n	80036c2 <__sflush_r+0xda>
 80036ee:	bf00      	nop
 80036f0:	20400001 	.word	0x20400001

080036f4 <_fflush_r>:
 80036f4:	b538      	push	{r3, r4, r5, lr}
 80036f6:	690b      	ldr	r3, [r1, #16]
 80036f8:	4605      	mov	r5, r0
 80036fa:	460c      	mov	r4, r1
 80036fc:	b913      	cbnz	r3, 8003704 <_fflush_r+0x10>
 80036fe:	2500      	movs	r5, #0
 8003700:	4628      	mov	r0, r5
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	b118      	cbz	r0, 800370e <_fflush_r+0x1a>
 8003706:	6983      	ldr	r3, [r0, #24]
 8003708:	b90b      	cbnz	r3, 800370e <_fflush_r+0x1a>
 800370a:	f7ff faad 	bl	8002c68 <__sinit>
 800370e:	4b14      	ldr	r3, [pc, #80]	; (8003760 <_fflush_r+0x6c>)
 8003710:	429c      	cmp	r4, r3
 8003712:	d11b      	bne.n	800374c <_fflush_r+0x58>
 8003714:	686c      	ldr	r4, [r5, #4]
 8003716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0ef      	beq.n	80036fe <_fflush_r+0xa>
 800371e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003720:	07d0      	lsls	r0, r2, #31
 8003722:	d404      	bmi.n	800372e <_fflush_r+0x3a>
 8003724:	0599      	lsls	r1, r3, #22
 8003726:	d402      	bmi.n	800372e <_fflush_r+0x3a>
 8003728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800372a:	f7ff fb3b 	bl	8002da4 <__retarget_lock_acquire_recursive>
 800372e:	4628      	mov	r0, r5
 8003730:	4621      	mov	r1, r4
 8003732:	f7ff ff59 	bl	80035e8 <__sflush_r>
 8003736:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003738:	07da      	lsls	r2, r3, #31
 800373a:	4605      	mov	r5, r0
 800373c:	d4e0      	bmi.n	8003700 <_fflush_r+0xc>
 800373e:	89a3      	ldrh	r3, [r4, #12]
 8003740:	059b      	lsls	r3, r3, #22
 8003742:	d4dd      	bmi.n	8003700 <_fflush_r+0xc>
 8003744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003746:	f7ff fb2e 	bl	8002da6 <__retarget_lock_release_recursive>
 800374a:	e7d9      	b.n	8003700 <_fflush_r+0xc>
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <_fflush_r+0x70>)
 800374e:	429c      	cmp	r4, r3
 8003750:	d101      	bne.n	8003756 <_fflush_r+0x62>
 8003752:	68ac      	ldr	r4, [r5, #8]
 8003754:	e7df      	b.n	8003716 <_fflush_r+0x22>
 8003756:	4b04      	ldr	r3, [pc, #16]	; (8003768 <_fflush_r+0x74>)
 8003758:	429c      	cmp	r4, r3
 800375a:	bf08      	it	eq
 800375c:	68ec      	ldreq	r4, [r5, #12]
 800375e:	e7da      	b.n	8003716 <_fflush_r+0x22>
 8003760:	0800398c 	.word	0x0800398c
 8003764:	080039ac 	.word	0x080039ac
 8003768:	0800396c 	.word	0x0800396c

0800376c <_lseek_r>:
 800376c:	b538      	push	{r3, r4, r5, lr}
 800376e:	4d07      	ldr	r5, [pc, #28]	; (800378c <_lseek_r+0x20>)
 8003770:	4604      	mov	r4, r0
 8003772:	4608      	mov	r0, r1
 8003774:	4611      	mov	r1, r2
 8003776:	2200      	movs	r2, #0
 8003778:	602a      	str	r2, [r5, #0]
 800377a:	461a      	mov	r2, r3
 800377c:	f7fd fb9e 	bl	8000ebc <_lseek>
 8003780:	1c43      	adds	r3, r0, #1
 8003782:	d102      	bne.n	800378a <_lseek_r+0x1e>
 8003784:	682b      	ldr	r3, [r5, #0]
 8003786:	b103      	cbz	r3, 800378a <_lseek_r+0x1e>
 8003788:	6023      	str	r3, [r4, #0]
 800378a:	bd38      	pop	{r3, r4, r5, pc}
 800378c:	200001f0 	.word	0x200001f0

08003790 <__swhatbuf_r>:
 8003790:	b570      	push	{r4, r5, r6, lr}
 8003792:	460e      	mov	r6, r1
 8003794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003798:	2900      	cmp	r1, #0
 800379a:	b096      	sub	sp, #88	; 0x58
 800379c:	4614      	mov	r4, r2
 800379e:	461d      	mov	r5, r3
 80037a0:	da07      	bge.n	80037b2 <__swhatbuf_r+0x22>
 80037a2:	2300      	movs	r3, #0
 80037a4:	602b      	str	r3, [r5, #0]
 80037a6:	89b3      	ldrh	r3, [r6, #12]
 80037a8:	061a      	lsls	r2, r3, #24
 80037aa:	d410      	bmi.n	80037ce <__swhatbuf_r+0x3e>
 80037ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037b0:	e00e      	b.n	80037d0 <__swhatbuf_r+0x40>
 80037b2:	466a      	mov	r2, sp
 80037b4:	f000 f862 	bl	800387c <_fstat_r>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	dbf2      	blt.n	80037a2 <__swhatbuf_r+0x12>
 80037bc:	9a01      	ldr	r2, [sp, #4]
 80037be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80037c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80037c6:	425a      	negs	r2, r3
 80037c8:	415a      	adcs	r2, r3
 80037ca:	602a      	str	r2, [r5, #0]
 80037cc:	e7ee      	b.n	80037ac <__swhatbuf_r+0x1c>
 80037ce:	2340      	movs	r3, #64	; 0x40
 80037d0:	2000      	movs	r0, #0
 80037d2:	6023      	str	r3, [r4, #0]
 80037d4:	b016      	add	sp, #88	; 0x58
 80037d6:	bd70      	pop	{r4, r5, r6, pc}

080037d8 <__smakebuf_r>:
 80037d8:	898b      	ldrh	r3, [r1, #12]
 80037da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80037dc:	079d      	lsls	r5, r3, #30
 80037de:	4606      	mov	r6, r0
 80037e0:	460c      	mov	r4, r1
 80037e2:	d507      	bpl.n	80037f4 <__smakebuf_r+0x1c>
 80037e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80037e8:	6023      	str	r3, [r4, #0]
 80037ea:	6123      	str	r3, [r4, #16]
 80037ec:	2301      	movs	r3, #1
 80037ee:	6163      	str	r3, [r4, #20]
 80037f0:	b002      	add	sp, #8
 80037f2:	bd70      	pop	{r4, r5, r6, pc}
 80037f4:	ab01      	add	r3, sp, #4
 80037f6:	466a      	mov	r2, sp
 80037f8:	f7ff ffca 	bl	8003790 <__swhatbuf_r>
 80037fc:	9900      	ldr	r1, [sp, #0]
 80037fe:	4605      	mov	r5, r0
 8003800:	4630      	mov	r0, r6
 8003802:	f7ff f957 	bl	8002ab4 <_malloc_r>
 8003806:	b948      	cbnz	r0, 800381c <__smakebuf_r+0x44>
 8003808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800380c:	059a      	lsls	r2, r3, #22
 800380e:	d4ef      	bmi.n	80037f0 <__smakebuf_r+0x18>
 8003810:	f023 0303 	bic.w	r3, r3, #3
 8003814:	f043 0302 	orr.w	r3, r3, #2
 8003818:	81a3      	strh	r3, [r4, #12]
 800381a:	e7e3      	b.n	80037e4 <__smakebuf_r+0xc>
 800381c:	4b0d      	ldr	r3, [pc, #52]	; (8003854 <__smakebuf_r+0x7c>)
 800381e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003820:	89a3      	ldrh	r3, [r4, #12]
 8003822:	6020      	str	r0, [r4, #0]
 8003824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003828:	81a3      	strh	r3, [r4, #12]
 800382a:	9b00      	ldr	r3, [sp, #0]
 800382c:	6163      	str	r3, [r4, #20]
 800382e:	9b01      	ldr	r3, [sp, #4]
 8003830:	6120      	str	r0, [r4, #16]
 8003832:	b15b      	cbz	r3, 800384c <__smakebuf_r+0x74>
 8003834:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003838:	4630      	mov	r0, r6
 800383a:	f000 f831 	bl	80038a0 <_isatty_r>
 800383e:	b128      	cbz	r0, 800384c <__smakebuf_r+0x74>
 8003840:	89a3      	ldrh	r3, [r4, #12]
 8003842:	f023 0303 	bic.w	r3, r3, #3
 8003846:	f043 0301 	orr.w	r3, r3, #1
 800384a:	81a3      	strh	r3, [r4, #12]
 800384c:	89a0      	ldrh	r0, [r4, #12]
 800384e:	4305      	orrs	r5, r0
 8003850:	81a5      	strh	r5, [r4, #12]
 8003852:	e7cd      	b.n	80037f0 <__smakebuf_r+0x18>
 8003854:	08002c01 	.word	0x08002c01

08003858 <_read_r>:
 8003858:	b538      	push	{r3, r4, r5, lr}
 800385a:	4d07      	ldr	r5, [pc, #28]	; (8003878 <_read_r+0x20>)
 800385c:	4604      	mov	r4, r0
 800385e:	4608      	mov	r0, r1
 8003860:	4611      	mov	r1, r2
 8003862:	2200      	movs	r2, #0
 8003864:	602a      	str	r2, [r5, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	f7fd fac8 	bl	8000dfc <_read>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d102      	bne.n	8003876 <_read_r+0x1e>
 8003870:	682b      	ldr	r3, [r5, #0]
 8003872:	b103      	cbz	r3, 8003876 <_read_r+0x1e>
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	200001f0 	.word	0x200001f0

0800387c <_fstat_r>:
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4d07      	ldr	r5, [pc, #28]	; (800389c <_fstat_r+0x20>)
 8003880:	2300      	movs	r3, #0
 8003882:	4604      	mov	r4, r0
 8003884:	4608      	mov	r0, r1
 8003886:	4611      	mov	r1, r2
 8003888:	602b      	str	r3, [r5, #0]
 800388a:	f7fd fafc 	bl	8000e86 <_fstat>
 800388e:	1c43      	adds	r3, r0, #1
 8003890:	d102      	bne.n	8003898 <_fstat_r+0x1c>
 8003892:	682b      	ldr	r3, [r5, #0]
 8003894:	b103      	cbz	r3, 8003898 <_fstat_r+0x1c>
 8003896:	6023      	str	r3, [r4, #0]
 8003898:	bd38      	pop	{r3, r4, r5, pc}
 800389a:	bf00      	nop
 800389c:	200001f0 	.word	0x200001f0

080038a0 <_isatty_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4d06      	ldr	r5, [pc, #24]	; (80038bc <_isatty_r+0x1c>)
 80038a4:	2300      	movs	r3, #0
 80038a6:	4604      	mov	r4, r0
 80038a8:	4608      	mov	r0, r1
 80038aa:	602b      	str	r3, [r5, #0]
 80038ac:	f7fd fafb 	bl	8000ea6 <_isatty>
 80038b0:	1c43      	adds	r3, r0, #1
 80038b2:	d102      	bne.n	80038ba <_isatty_r+0x1a>
 80038b4:	682b      	ldr	r3, [r5, #0]
 80038b6:	b103      	cbz	r3, 80038ba <_isatty_r+0x1a>
 80038b8:	6023      	str	r3, [r4, #0]
 80038ba:	bd38      	pop	{r3, r4, r5, pc}
 80038bc:	200001f0 	.word	0x200001f0

080038c0 <_init>:
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	bf00      	nop
 80038c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038c6:	bc08      	pop	{r3}
 80038c8:	469e      	mov	lr, r3
 80038ca:	4770      	bx	lr

080038cc <_fini>:
 80038cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ce:	bf00      	nop
 80038d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038d2:	bc08      	pop	{r3}
 80038d4:	469e      	mov	lr, r3
 80038d6:	4770      	bx	lr
