
---------- Begin Simulation Statistics ----------
final_tick                               105570204500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717712                       # Number of bytes of host memory used
host_op_rate                                   230966                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   433.81                       # Real time elapsed on the host
host_tick_rate                              243353350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.105570                       # Number of seconds simulated
sim_ticks                                105570204500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.733092                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2098848                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3724697                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4473625                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65118                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.111404                       # CPI: cycles per instruction
system.cpu.discardedOps                        188983                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42600007                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43396443                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10998617                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        76236432                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.473618                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        211140409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       134903977                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       526371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1184899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1120200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2246010                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1311                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             226458                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       331395                       # Transaction distribution
system.membus.trans_dist::CleanEvict           194972                       # Transaction distribution
system.membus.trans_dist::ReadExReq            431784                       # Transaction distribution
system.membus.trans_dist::ReadExResp           431783                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226458                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1843140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1843140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15834176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15834176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658532                       # Request fanout histogram
system.membus.respLayer1.occupancy         1560038000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1659736500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            615504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1219949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          427478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           509968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          509967                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1966                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       613538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          340                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3367440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3371821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32192944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32231584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          527678                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5302320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1653490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000881                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1652033     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1457      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1653490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1567506500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1123677495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1967497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               467152                       # number of demand (read+write) hits
system.l2.demand_hits::total                   467222                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              467152                       # number of overall hits
system.l2.overall_hits::total                  467222                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             656354                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658250                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1896                       # number of overall misses
system.l2.overall_misses::.cpu.data            656354                       # number of overall misses
system.l2.overall_misses::total                658250                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  53618832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53765298500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146466000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  53618832500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53765298500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1123506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1125472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1123506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1125472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.584202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.584866                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.584202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.584866                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        77250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81691.941391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81679.146981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        77250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81691.941391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81679.146981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              331395                       # number of writebacks
system.l2.writebacks::total                    331395                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        656349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       656349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127427500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  47054812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47182239500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127427500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  47054812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47182239500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.584197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.584859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.584197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.584859                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67315.108294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71691.755453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71679.168907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67315.108294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71691.755453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71679.168907                       # average overall mshr miss latency
system.l2.replacements                         527678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       888554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           888554                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       888554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       888554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          443                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              443                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          443                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             78184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78184                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          431784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              431784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  35935973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35935973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        509968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            509968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.846688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.846688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83226.736053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83226.736053                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       431784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         431784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  31618143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31618143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.846688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.846688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73226.759213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73226.759213                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146466000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146466000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        77250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        77250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127427500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127427500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67315.108294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67315.108294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        388968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            388968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       224570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          224570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  17682859500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17682859500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       613538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        613538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.366025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.366025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78740.969408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78740.969408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       224565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       224565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  15436669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15436669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.366016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.366016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68740.315722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68740.315722                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          290                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.852941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.852941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5579500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5579500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.852941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19239.655172                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19239.655172                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 125137.541141                       # Cycle average of tags in use
system.l2.tags.total_refs                     2245567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.408572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     132.042227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       272.359201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     124733.139713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.951638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        37992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        90098                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18625728                       # Number of tag accesses
system.l2.tags.data_accesses                 18625728                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10501568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10531856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5302320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5302320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          656348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              658241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       331395                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             331395                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            286899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          99474734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99761633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       286899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           286899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50225535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50225535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50225535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           286899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         99474734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149987168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    217121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    656323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003622180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1657063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             204569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     331395                       # Number of write requests accepted
system.mem_ctrls.readBursts                    658242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   331395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                114274                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13582                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7751811250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3291080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20093361250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11777.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30527.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   471208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  100528                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                658242                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               331395                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  496905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       303556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.541317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.848103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.117763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       220222     72.55%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33068     10.89%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5823      1.92%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6500      2.14%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9237      3.04%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1136      0.37%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2235      0.74%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3356      1.11%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21979      7.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       303556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.054995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.860344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.198445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12741     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           18      0.14%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.04%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.03%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          121      0.94%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.839125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.803611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.110606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7933     61.53%     61.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              262      2.03%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3591     27.85%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1053      8.17%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.39%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42125824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13893760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10531872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5302320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       399.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       131.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  105570184000                       # Total gap between requests
system.mem_ctrls.avgGap                     106675.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10501168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3473440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 286899.131657929101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 99470944.948297411203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32901707.602546133101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       656349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       331395                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50063000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  20043298250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2544971651500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26446.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30537.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7679571.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1086251040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            577333350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2353508220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          563300640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8333289120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32150622000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13464750720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58529055090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.408844                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34591557250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3525080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67453567250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1081238760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            574661670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2346154020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          569909160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8333289120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32686077150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13013841120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58605171000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.129843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33421390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3525080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68623734500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     20356473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20356473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20356473                       # number of overall hits
system.cpu.icache.overall_hits::total        20356473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1966                       # number of overall misses
system.cpu.icache.overall_misses::total          1966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    152143000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    152143000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    152143000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    152143000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20358439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20358439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20358439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20358439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77387.080366                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77387.080366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77387.080366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77387.080366                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          449                       # number of writebacks
system.cpu.icache.writebacks::total               449                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1966                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150177000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150177000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76387.080366                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76387.080366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76387.080366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76387.080366                       # average overall mshr miss latency
system.cpu.icache.replacements                    449                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20356473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20356473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    152143000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    152143000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20358439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20358439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77387.080366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77387.080366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150177000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150177000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76387.080366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76387.080366                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1075.421881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20358439                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1966                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10355.258901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1075.421881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.525108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.525108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1517                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1087                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740723                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40718844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40718844                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50924222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50924222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50924536                       # number of overall hits
system.cpu.dcache.overall_hits::total        50924536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1246809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1246809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1254914                       # number of overall misses
system.cpu.dcache.overall_misses::total       1254914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  69017721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69017721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  69017721000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69017721000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52171031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52171031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52179450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52179450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55355.488291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55355.488291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54997.968785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54997.968785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6675                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               104                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.182692                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       888554                       # number of writebacks
system.cpu.dcache.writebacks::total            888554                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131070                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1115739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1115739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1123844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1123844                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  59637329500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59637329500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  60239557499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60239557499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021386                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021386                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53450.967924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53450.967924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53601.351699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53601.351699                       # average overall mshr miss latency
system.cpu.dcache.replacements                1119749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40607607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40607607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       613267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        613267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23299133000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23299133000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41220874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41220874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37991.825746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37991.825746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       605431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       605431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22085680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22085680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36479.268488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36479.268488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10285440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10285440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       633205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       633205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  45708826500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45708826500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10918645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10918645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72186.458572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72186.458572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       509971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       509971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  37542225000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  37542225000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73616.391912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73616.391912                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.962703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.962703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8105                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8105                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    602227999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    602227999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.962703                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.962703                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74303.269463                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74303.269463                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        31175                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        31175                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          337                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          337                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      9761500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      9761500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.010694                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.010694                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 28965.875371                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 28965.875371                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          337                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          337                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      9424500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      9424500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.010694                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.010694                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 27965.875371                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 27965.875371                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4035.428195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52048455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1123845                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.312841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4035.428195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105482897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105482897                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105570204500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
