module fc_1 #(
  parameter INPUT_DIM  = 512,
  parameter OUTPUT_DIM = 128,
  parameter GROUP_SIZE = 128,
  parameter GROUPS     = 4
) (
  input  wire clk_i,
  input  wire rst_n_i,
  input  wire start_i,
  output reg  done_o,   // æœ?åä¸€ä¸ªé?šé“å†™å‡ºæ—¶å•æ‹?

  // RAM IP åœ°å€ & æ•°æ®ï¼ˆRAM è‡ªå¸¦3æ‹å»¶è¿Ÿï¼‰
  output reg  [   1:0] input_data_addr_o,  // t1 ç»™åœ°å?ï¼Œt4 å‡? 1024b
  input  wire [1023:0] input_data_i,

  output reg  [   9:0] weight_addr_o,  // t1 ç»™åœ°å?ï¼Œt4 å‡? 1024b
  input  wire [1023:0] weight_i,

  output reg  [6:0] bias_addr_o,  // t1 ç»™åœ°å?ï¼Œt4 å‡? 8b
  input  wire [7:0] bias_i,

  // ä¹˜æ³•å™¨ï¼ˆå¤–éƒ¨ IPï¼?3æ‹å»¶è¿Ÿï¼‰
  output wire [1023:0] mul_data1_o,  // ç›´æ¥æ? RAM è¾“å‡º
  output wire [1023:0] mul_data2_o,
  input  wire [2047:0] mul_result_i, // t7 æœ‰æ•ˆ

  // è¾“å‡ºå†™å›
  output reg        fc_output_wren_o,  // t13 è‹? group==3
  output reg [ 7:0] fc_output_data_o,  // ReLU ç»“æœ //ä¿®æ”¹ï¼šä¿®æ”¹ä¸º17ä½?
  output reg [ 6:0] fc_output_addr_o
);

  // è®¡æ•°å™?
  reg [6:0] out_channel;  // 0..127
  reg [1:0] group_idx;  // 0..3
  reg       running;

  // === è¿è¡Œæ§åˆ¶ ===
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) running <= 1'b0;
    else if (start_i && !running) running <= 1'b1;
    else if (running && (out_channel == OUTPUT_DIM - 1) && (group_idx == GROUPS - 1))
      running <= 1'b0;  // æœ?åä¸€ç»„çš„åœ°å€å·²å‘å‡ºï¼Œéšåæµæ°´çº¿è‡ªè¡Œå†²åˆ?
  end

  // group é€’å¢
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) group_idx <= 2'd0;
    else if (!running) group_idx <= 2'd0;
    else begin
      if (group_idx == GROUPS - 1) group_idx <= 0;
      else group_idx <= group_idx + 1'b1;
    end
  end

  // é€šé“åœ? group=3 åæ»šåŠ?
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) out_channel <= 7'd0;
    else if (!running) out_channel <= 7'd0;
    else if (group_idx == GROUPS - 1)
      out_channel <= (out_channel == OUTPUT_DIM - 1) ? 7'd0 : (out_channel + 1'b1);
  end

  // === å»¶è¿Ÿé“¾ï¼ˆå¯¹é½åˆ°å„é˜¶æ®µï¼? ===
  // dly[0] å¯¹åº” t1ï¼ˆç»™åœ°å€å½“æ‹ï¼?
  reg     [6:0] out_channel_dly[0:16];
  reg     [1:0] group_idx_dly  [0:16];
  integer       i;
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
      for (i = 0; i <= 16; i = i + 1) begin
        out_channel_dly[i] <= 0;
        group_idx_dly[i]   <= 0;
      end
    end else begin
      out_channel_dly[0] <= out_channel;
      group_idx_dly[0]   <= group_idx;
      for (i = 1; i <= 16; i = i + 1) begin
        out_channel_dly[i] <= out_channel_dly[i-1];
        group_idx_dly[i]   <= group_idx_dly[i-1];
      end
    end
  end

  // === t1: åœ°å€ç”Ÿæˆ ===
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
      input_data_addr_o <= 2'd0;
      weight_addr_o     <= 10'd0;
      bias_addr_o       <= 7'd0;
    end else if (running) begin
      input_data_addr_o <= group_idx;
      weight_addr_o     <= {1'b0, out_channel, group_idx};  // out*4 + group
      bias_addr_o       <= out_channel;
    end
  end

  // === RAMâ†’ä¹˜æ³•å™¨ ===
  // RAM æœ¬èº«å·? 3 æ‹å»¶è¿Ÿï¼št4 data æœ‰æ•ˆï¼Œç›´æ¥å–‚ç»™ä¹˜æ³•å™¨
  assign mul_data1_o = input_data_i;  // 128Ã—int8
  assign mul_data2_o = weight_i;  // 128Ã—int8

  // === ä¹˜æ³•å™¨ç»“æ? â†? åŠ æ³•æ ? ===
  // ä¹˜æ³•å™? IP 3 æ‹ï¼št7 mul_result_i æœ‰æ•ˆ
  // åŠ æ³•æ ‘ï¼šç»„åˆ + 2 æ‹å¯„å­˜ï¼Œt10 sum_valid
  wire [17:0] final_sum;
  adder_tree #(
    .DATA_WIDTH(16),
    .NUM_INPUTS(128)
  ) u_adder (
    .clk    (clk_i),
    .rst_n  (rst_n_i),
    .data   (mul_result_i),
    .sum_out(final_sum)      // t10 æœ‰æ•ˆ
  );

  // === t10ï¼šé?šé“ç´¯åŠ ï¼ˆæŠŠå››ä¸ª group çš„å’Œç´¯åˆ° channel_accum[oc]ï¼?===
  reg [17:0] channel_accum[0:OUTPUT_DIM-1];
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
      for (i = 0; i < OUTPUT_DIM; i = i + 1) channel_accum[i] <= 16'sd0;
    end else begin
      if (group_idx_dly[9] == 2'd0)
        channel_accum[out_channel_dly[9]] <= final_sum;  // ç¬¬ä¸€æ¬¡è¦†ç›?
      else
        channel_accum[out_channel_dly[9]] <= channel_accum[out_channel_dly[9]] + final_sum; // åç»­ç´¯åŠ 
    end
  end

  // === åç½®å¯¹é½ï¼šRAM t4 å‡ºæ•°åå†å»? 8 æ‹? â†? t12 ä½¿ç”¨ ===
  reg [7:0] bias_pipe[0:8];  // bias_pipe[0] å¯¹åº” t4ï¼Œbias_pipe[8] å¯¹åº” t12
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
      for (i = 0; i <= 8; i = i + 1) bias_pipe[i] <= 8'd0;
    end else begin
      bias_pipe[0] <= bias_i;  // t4
      for (i = 1; i <= 8; i = i + 1) bias_pipe[i] <= bias_pipe[i-1];
    end
  end

  // === t12ï¼šåŠ åç½® ===
  reg [17:0] acc_with_bias;  //ä¿®æ”¹ï¼šä¿®æ”¹ä¸º17ä½?
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) acc_with_bias <= 18'sd0;  //ä¿®æ”¹ï¼šä¿®æ”¹ä¸º17ä½?
    else begin
      acc_with_bias <= channel_accum[out_channel_dly[11]]
                     + {{10{bias_pipe[8][7]}}, bias_pipe[8]};  // æœ‰ç¬¦å·æ‰©å±?
    end
  end

  // === t13ï¼šReLU & è¾“å‡º ===
  reg [17:0] relu_result;  //ä¿®æ”¹ï¼šä¿®æ”¹ä¸º17ä½?
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) relu_result <= 17'd0;  //ä¿®æ”¹ï¼šä¿®æ”¹ä¸º17ä½?
    else begin
      relu_result <= acc_with_bias[17] ? 16'd0 : acc_with_bias;
    end
  end

  // å†™ä½¿èƒ?/åœ°å€/æ•°æ®ï¼ˆt13ï¼?
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
      fc_output_wren_o <= 1'b0;
      fc_output_data_o <= 8'd0; //ä¿®æ”¹ï¼šä¿®æ”¹ä¸º17ä½?
      fc_output_addr_o <= 7'd0;
    end else begin
      fc_output_wren_o <= (group_idx_dly[12] == (GROUPS - 1));  // æœ?åä¸€ç»„æ—¶å†?
      fc_output_data_o <= relu_result[17:10];
      fc_output_addr_o <= out_channel_dly[12];
    end
  end

  // doneï¼šæœ€åä¸€ä¸ªé?šé“å†™å‡ºæ—¶å•æ‹ï¼ˆt13ï¼?
  reg done_r;
  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) done_r <= 1'b0;
    else begin
      done_r <= (group_idx_dly[12] == (GROUPS - 1)) && (out_channel_dly[12] == (OUTPUT_DIM - 1));
    end
  end

  always @(posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) done_o <= 1'b0;
    else begin
      done_o <= done_r;
    end
  end

endmodule


