// Seed: 3303004723
module module_0 (
    input id_0
    , id_2,
    input logic id_1
);
  int id_3;
  assign id_2 = 1;
  assign id_2 = 1'h0;
  type_0 id_4 (
      .id_0(1),
      .id_1(1)
  );
  assign id_3 = ~1;
  assign id_2 = 1'b0 === 1;
endmodule
