set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LAB05.vo LAB05_v.sdo}}
	{{"Fast Model"} {LAB05_fast.vo LAB05_v_fast.sdo}}
}
