import os
import sys

# è·¯å¾„ Hack (ç¡®ä¿èƒ½æ‰¾åˆ° Assassyn å’Œ src)
sys.path.append(os.path.abspath(os.path.join(os.path.dirname(__file__), "..")))

from assassyn.frontend import *
from assassyn.backend import elaborate, config
from assassyn import utils

# å¯¼å…¥æ‰€æœ‰æ¨¡å—
from .control_signals import *
from .fetch import Fetcher, FetcherImpl
from .decoder import Decoder, DecoderImpl
from .data_hazard import DataHazardUnit
from .execution import Execution
from .memory import MemoryAccess
from .writeback import WriteBack

# å…¨å±€å·¥ä½œåŒºè·¯å¾„
current_path = os.path.dirname(os.path.abspath(__file__))
workspace = f"{current_path}/../workloads/"


class Driver(Module):
    def __init__(self):
        super().__init__(ports={})

    @module.combinational
    def build(self, fetcher: Module):
        fetcher.async_called()


def build_cpu(depth_log=16):
    sys_name = "rv32i_cpu"
    sys = SysBuilder(sys_name)

    with sys:
        # 1. ç‰©ç†èµ„æºåˆå§‹åŒ–
        main_memory = SRAM(
            width=32, depth=1 << depth_log, init_file=f"{workspace}/workload_mem.exe"
        )
        icache = SRAM(
            width=32, depth=1 << depth_log, init_file=f"{workspace}/workload_ins.exe"
        )

        # å¯„å­˜å™¨å †
        reg_file = RegArray(Bits(32), 32)

        # å…¨å±€çŠ¶æ€å¯„å­˜å™¨
        branch_target_reg = RegArray(Bits(32), 1)
        wb_bypass_reg = RegArray(Bits(32), 1)
        ex_bypass_reg = RegArray(Bits(32), 1)
        mem_bypass_reg = RegArray(Bits(32), 1)

        # 2. æ¨¡å—å®ä¾‹åŒ–
        fetcher = Fetcher()
        fetcher_impl = FetcherImpl()

        decoder = Decoder()
        decoder_impl = DecoderImpl()
        hazard_unit = DataHazardUnit()

        executor = Execution()
        memory_unit = MemoryAccess()
        writeback = WriteBack()

        driver = Driver()

        # 3. é€†åºæ„å»º (Reverse Build)

        # --- Step A: WB é˜¶æ®µ ---
        wb_rd = writeback.build(
            reg_file=reg_file,
            wb_bypass_reg=wb_bypass_reg,
        )

        # --- Step B: MEM é˜¶æ®µ ---
        mem_rd = memory_unit.build(
            wb_module=writeback,
            sram_dout=main_memory.dout,
            mem_bypass_reg=mem_bypass_reg,
        )

        # --- Step C: EX é˜¶æ®µ ---
        ex_rd, ex_is_load = executor.build(
            mem_module=memory_unit,
            ex_mem_bypass=ex_bypass_reg,
            mem_wb_bypass=mem_bypass_reg,
            wb_bypass=wb_bypass_reg,
            branch_target_reg=branch_target_reg,
            dcache=main_memory,
        )

        # --- Step D: ID é˜¶æ®µ (Shell) ---
        pre_pkt, rs1, rs2, use1, use2 = decoder.build(
            icache_dout=icache.dout,
            reg_file=reg_file,
        )

        # --- Step E: Hazard Unit ---
        rs1_sel, rs2_sel, stall_if = hazard_unit.build(
            rs1_idx=rs1,
            rs2_idx=rs2,
            rs1_used=use1,
            rs2_used=use2,
            ex_rd=ex_rd,
            ex_is_load=ex_is_load,
            mem_rd=mem_rd,
            wb_rd=wb_rd,
        )

        # --- Step F: ID é˜¶æ®µ (Core) ---
        stall_if = decoder_impl.build(
            pre=pre_pkt,
            executor=executor,
            rs1_sel=rs1_sel,
            rs2_sel=rs2_sel,
            stall_if=stall_if,
            branch_target_reg=branch_target_reg,
        )

        # --- Step G: IF é˜¶æ®µ ---
        pc_reg = fetcher.build()
        fetcher_impl.build(
            pc_reg=pc_reg,
            icache=main_memory,
            decoder=decoder,
            stall_if=stall_if,
            branch_target=branch_target_reg,
        )

        # --- Step H: è¾…åŠ©é©±åŠ¨ ---
        driver.build(fetcher=fetcher)

    # 5. ç”Ÿæˆä»¿çœŸå™¨
    print(f"Building System: {sys_name}")
    conf = config(
        verilog=False,  # å•å…ƒæµ‹è¯•é€šå¸¸ä¸éœ€è¦ Verilogï¼Œé›†æˆæµ‹è¯•å¯ä»¥å¼€
        sim_threshold=1000000,
        idle_threshold=500000,
        fifo_depth=1,
    )

    return sys


# ==============================================================================
# ä¸»ç¨‹åºå…¥å£
# ==============================================================================

if __name__ == "__main__":
    # æ„å»º CPU æ¨¡å—
    sys_builder = build_cpu(depth_log=16)
    print(f"ğŸš€ Compiling system: {sys_builder.name}...")

    # é…ç½®
    print(sys_builder)
    cfg = config(verilog=False, sim_threshold=600000, idle_threshold=600000)

    # ç”Ÿæˆæºç 
    simulator_path, verilog_path = elaborate(sys_builder, **cfg)

    # ç¼–è¯‘äºŒè¿›åˆ¶
    try:
        # build_simulator å†…éƒ¨ä¼šè°ƒç”¨ cargo buildï¼Œå®ƒçš„è¾“å‡ºæˆ‘ä»¬æš‚æ—¶ä¸ç®¡
        # åªè¦æœ€å binary_path å­˜åœ¨å°±è¡Œ
        binary_path = utils.build_simulator(simulator_path)
        print(f"ğŸ”¨ Building binary from: {binary_path}")
    except Exception as e:
        print(f"âŒ Simulator build failed: {e}")
        raise e

    # è¿è¡Œæ¨¡æ‹Ÿå™¨ï¼Œæ•è·è¾“å‡º
    print(f"ğŸƒ Running simulation (Direct Output Mode)...")
    raw = utils.run_simulator(binary_path=binary_path)

    print(raw)
    print("ğŸ” Verifying output...")
