// Seed: 400746798
module module_0 (
    id_1
);
  output tri0 id_1;
  logic id_2;
  ;
  assign id_1 = id_2;
  assign id_1 = id_2#(.id_2(1));
  string id_3 = "", id_4 = id_2;
  logic [7:0][1 'h0] id_5;
  assign id_1 = id_4 !== -1;
  assign id_2 = 1'b0;
  logic id_6;
  logic id_7;
  wire  id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_1;
endmodule
