# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 10 2021 21:49:27

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Typical
Based on the following operating conditions 
Junction Temperature(degree Celsius): 25
Core Voltage(V): 1.2
Process Corner:  Typical
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: a[0]
			6.1.2::Path details for port: a[1]
			6.1.3::Path details for port: a[2]
			6.1.4::Path details for port: a[3]
			6.1.5::Path details for port: b[0]
			6.1.6::Path details for port: b[1]
			6.1.7::Path details for port: b[2]
			6.1.8::Path details for port: b[3]
			6.1.9::Path details for port: func[0]
			6.1.10::Path details for port: func[1]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: result[0]
			6.2.2::Path details for port: result[1]
			6.2.3::Path details for port: result[2]
			6.2.4::Path details for port: result[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: a[0]
			6.4.2::Path details for port: a[1]
			6.4.3::Path details for port: a[2]
			6.4.4::Path details for port: a[3]
			6.4.5::Path details for port: b[0]
			6.4.6::Path details for port: b[1]
			6.4.7::Path details for port: b[2]
			6.4.8::Path details for port: b[3]
			6.4.9::Path details for port: func[0]
			6.4.10::Path details for port: func[1]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: result[0]
			6.5.2::Path details for port: result[1]
			6.5.3::Path details for port: result[2]
			6.5.4::Path details for port: result[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|clk  | N/A  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
a[0]       clk         6141         top|clk:R              
a[1]       clk         6496         top|clk:R              
a[2]       clk         5355         top|clk:R              
a[3]       clk         4832         top|clk:R              
b[0]       clk         6552         top|clk:R              
b[1]       clk         6714         top|clk:R              
b[2]       clk         6397         top|clk:R              
b[3]       clk         4396         top|clk:R              
func[0]    clk         4545         top|clk:R              
func[1]    clk         2538         top|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
result[0]  clk         4731          top|clk:R              
result[1]  clk         4731          top|clk:R              
result[2]  clk         4731          top|clk:R              
result[3]  clk         4731          top|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
a[0]       clk         -2121       top|clk:R              
a[1]       clk         -1990       top|clk:R              
a[2]       clk         -1965       top|clk:R              
a[3]       clk         -2520       top|clk:R              
b[0]       clk         -2264       top|clk:R              
b[1]       clk         -2040       top|clk:R              
b[2]       clk         -2850       top|clk:R              
b[3]       clk         -2333       top|clk:R              
func[0]    clk         -2077       top|clk:R              
func[1]    clk         -1697       top|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
result[0]  clk         4644                  top|clk:R              
result[1]  clk         4644                  top|clk:R              
result[2]  clk         4644                  top|clk:R              
result[3]  clk         4644                  top|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 6141


Data Path Delay                8326
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 6141

Data Path
pin name                                                                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                                                                          top                        0      0                  RISE  1       
a_ibuf_0_iopad/PACKAGEPIN:in                                                                  IO_PAD                     0      0                  RISE  1       
a_ibuf_0_iopad/DOUT                                                                           IO_PAD                     590    590                RISE  1       
a_ibuf_0_preio/PADIN                                                                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_0_preio/DIN0                                                                           PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__96/I                                                                                       Odrv12                     0      1139               RISE  1       
I__96/O                                                                                       Odrv12                     436    1575               RISE  1       
I__98/I                                                                                       LocalMux                   0      1575               RISE  1       
I__98/O                                                                                       LocalMux                   293    1868               RISE  1       
I__104/I                                                                                      InMux                      0      1868               RISE  1       
I__104/O                                                                                      InMux                      231    2099               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_0_LC_5_5_0/in0       LogicCell40_SEQ_MODE_0000  0      2099               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_0_LC_5_5_0/lcout     LogicCell40_SEQ_MODE_0000  399    2497               RISE  1       
I__249/I                                                                                      LocalMux                   0      2497               RISE  1       
I__249/O                                                                                      LocalMux                   293    2790               RISE  1       
I__250/I                                                                                      InMux                      0      2790               RISE  1       
I__250/O                                                                                      InMux                      231    3021               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/in1             LogicCell40_SEQ_MODE_0000  0      3021               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/carryout        LogicCell40_SEQ_MODE_0000  231    3252               RISE  2       
I__239/I                                                                                      InMux                      0      3252               RISE  1       
I__239/O                                                                                      InMux                      231    3482               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in3    LogicCell40_SEQ_MODE_0000  0      3482               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000  281    3763               RISE  3       
I__230/I                                                                                      LocalMux                   0      3763               RISE  1       
I__230/O                                                                                      LocalMux                   293    4056               RISE  1       
I__232/I                                                                                      InMux                      0      4056               RISE  1       
I__232/O                                                                                      InMux                      231    4287               RISE  1       
I__235/I                                                                                      CascadeMux                 0      4287               RISE  1       
I__235/O                                                                                      CascadeMux                 0      4287               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/in2               LogicCell40_SEQ_MODE_0000  0      4287               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/carryout          LogicCell40_SEQ_MODE_0000  206    4492               RISE  1       
I__222/I                                                                                      InMux                      0      4492               RISE  1       
I__222/O                                                                                      InMux                      231    4723               RISE  1       
result_RNO_2_3_LC_6_6_1/in3                                                                   LogicCell40_SEQ_MODE_0000  0      4723               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout                                                                 LogicCell40_SEQ_MODE_0000  281    5003               RISE  1       
I__220/I                                                                                      LocalMux                   0      5003               RISE  1       
I__220/O                                                                                      LocalMux                   293    5296               RISE  1       
I__221/I                                                                                      InMux                      0      5296               RISE  1       
I__221/O                                                                                      InMux                      231    5527               RISE  1       
result_RNO_1_3_LC_5_6_7/in1                                                                   LogicCell40_SEQ_MODE_0000  0      5527               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout                                                                 LogicCell40_SEQ_MODE_0000  355    5882               RISE  1       
I__251/I                                                                                      LocalMux                   0      5882               RISE  1       
I__251/O                                                                                      LocalMux                   293    6175               RISE  1       
I__252/I                                                                                      InMux                      0      6175               RISE  1       
I__252/O                                                                                      InMux                      231    6406               RISE  1       
result_RNO_3_LC_4_6_4/in1                                                                     LogicCell40_SEQ_MODE_0000  0      6406               RISE  1       
result_RNO_3_LC_4_6_4/lcout                                                                   LogicCell40_SEQ_MODE_0000  355    6761               RISE  1       
I__76/I                                                                                       Odrv4                      0      6761               RISE  1       
I__76/O                                                                                       Odrv4                      312    7073               RISE  1       
I__77/I                                                                                       Span4Mux_h                 0      7073               RISE  1       
I__77/O                                                                                       Span4Mux_h                 268    7341               RISE  1       
I__78/I                                                                                       Span4Mux_s3_h              0      7341               RISE  1       
I__78/O                                                                                       Span4Mux_s3_h              206    7547               RISE  1       
I__79/I                                                                                       IoSpan4Mux                 0      7547               RISE  1       
I__79/O                                                                                       IoSpan4Mux                 256    7802               RISE  1       
I__80/I                                                                                       LocalMux                   0      7802               RISE  1       
I__80/O                                                                                       LocalMux                   293    8095               RISE  1       
I__81/I                                                                                       IoInMux                    0      8095               RISE  1       
I__81/O                                                                                       IoInMux                    231    8326               RISE  1       
result_obuf_3_preio/DOUT0(result[3])                                                          PRE_IO_PIN_TYPE_010101     0      8326               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 6496


Data Path Delay                8681
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 6496

Data Path
pin name                                                                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                                                                          top                        0      0                  RISE  1       
a_ibuf_1_iopad/PACKAGEPIN:in                                                                  IO_PAD                     0      0                  RISE  1       
a_ibuf_1_iopad/DOUT                                                                           IO_PAD                     590    590                RISE  1       
a_ibuf_1_preio/PADIN                                                                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_1_preio/DIN0                                                                           PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__114/I                                                                                      Odrv4                      0      1139               RISE  1       
I__114/O                                                                                      Odrv4                      312    1450               RISE  1       
I__116/I                                                                                      Span4Mux_v                 0      1450               RISE  1       
I__116/O                                                                                      Span4Mux_v                 312    1762               RISE  1       
I__119/I                                                                                      LocalMux                   0      1762               RISE  1       
I__119/O                                                                                      LocalMux                   293    2055               RISE  1       
I__123/I                                                                                      InMux                      0      2055               RISE  1       
I__123/O                                                                                      InMux                      231    2286               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_LC_4_5_1/in3         LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_LC_4_5_1/lcout       LogicCell40_SEQ_MODE_0000  281    2566               RISE  1       
I__245/I                                                                                      Odrv4                      0      2566               RISE  1       
I__245/O                                                                                      Odrv4                      312    2878               RISE  1       
I__246/I                                                                                      LocalMux                   0      2878               RISE  1       
I__246/O                                                                                      LocalMux                   293    3171               RISE  1       
I__247/I                                                                                      InMux                      0      3171               RISE  1       
I__247/O                                                                                      InMux                      231    3401               RISE  1       
I__248/I                                                                                      CascadeMux                 0      3401               RISE  1       
I__248/O                                                                                      CascadeMux                 0      3401               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/in2             LogicCell40_SEQ_MODE_0000  0      3401               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/carryout        LogicCell40_SEQ_MODE_0000  206    3607               RISE  2       
I__239/I                                                                                      InMux                      0      3607               RISE  1       
I__239/O                                                                                      InMux                      231    3838               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in3    LogicCell40_SEQ_MODE_0000  0      3838               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000  281    4118               RISE  3       
I__230/I                                                                                      LocalMux                   0      4118               RISE  1       
I__230/O                                                                                      LocalMux                   293    4411               RISE  1       
I__232/I                                                                                      InMux                      0      4411               RISE  1       
I__232/O                                                                                      InMux                      231    4642               RISE  1       
I__235/I                                                                                      CascadeMux                 0      4642               RISE  1       
I__235/O                                                                                      CascadeMux                 0      4642               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/in2               LogicCell40_SEQ_MODE_0000  0      4642               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/carryout          LogicCell40_SEQ_MODE_0000  206    4848               RISE  1       
I__222/I                                                                                      InMux                      0      4848               RISE  1       
I__222/O                                                                                      InMux                      231    5078               RISE  1       
result_RNO_2_3_LC_6_6_1/in3                                                                   LogicCell40_SEQ_MODE_0000  0      5078               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout                                                                 LogicCell40_SEQ_MODE_0000  281    5359               RISE  1       
I__220/I                                                                                      LocalMux                   0      5359               RISE  1       
I__220/O                                                                                      LocalMux                   293    5652               RISE  1       
I__221/I                                                                                      InMux                      0      5652               RISE  1       
I__221/O                                                                                      InMux                      231    5882               RISE  1       
result_RNO_1_3_LC_5_6_7/in1                                                                   LogicCell40_SEQ_MODE_0000  0      5882               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout                                                                 LogicCell40_SEQ_MODE_0000  355    6238               RISE  1       
I__251/I                                                                                      LocalMux                   0      6238               RISE  1       
I__251/O                                                                                      LocalMux                   293    6531               RISE  1       
I__252/I                                                                                      InMux                      0      6531               RISE  1       
I__252/O                                                                                      InMux                      231    6761               RISE  1       
result_RNO_3_LC_4_6_4/in1                                                                     LogicCell40_SEQ_MODE_0000  0      6761               RISE  1       
result_RNO_3_LC_4_6_4/lcout                                                                   LogicCell40_SEQ_MODE_0000  355    7117               RISE  1       
I__76/I                                                                                       Odrv4                      0      7117               RISE  1       
I__76/O                                                                                       Odrv4                      312    7428               RISE  1       
I__77/I                                                                                       Span4Mux_h                 0      7428               RISE  1       
I__77/O                                                                                       Span4Mux_h                 268    7696               RISE  1       
I__78/I                                                                                       Span4Mux_s3_h              0      7696               RISE  1       
I__78/O                                                                                       Span4Mux_s3_h              206    7902               RISE  1       
I__79/I                                                                                       IoSpan4Mux                 0      7902               RISE  1       
I__79/O                                                                                       IoSpan4Mux                 256    8158               RISE  1       
I__80/I                                                                                       LocalMux                   0      8158               RISE  1       
I__80/O                                                                                       LocalMux                   293    8451               RISE  1       
I__81/I                                                                                       IoInMux                    0      8451               RISE  1       
I__81/O                                                                                       IoInMux                    231    8681               RISE  1       
result_obuf_3_preio/DOUT0(result[3])                                                          PRE_IO_PIN_TYPE_010101     0      8681               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 5355


Data Path Delay                7540
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 5355

Data Path
pin name                                                                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                                                                   top                        0      0                  RISE  1       
a_ibuf_2_iopad/PACKAGEPIN:in                                                           IO_PAD                     0      0                  RISE  1       
a_ibuf_2_iopad/DOUT                                                                    IO_PAD                     590    590                RISE  1       
a_ibuf_2_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_2_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__134/I                                                                               Odrv4                      0      1139               RISE  1       
I__134/O                                                                               Odrv4                      312    1450               RISE  1       
I__136/I                                                                               Span4Mux_h                 0      1450               RISE  1       
I__136/O                                                                               Span4Mux_h                 268    1718               RISE  1       
I__138/I                                                                               Span4Mux_v                 0      1718               RISE  1       
I__138/O                                                                               Span4Mux_v                 312    2030               RISE  1       
I__141/I                                                                               LocalMux                   0      2030               RISE  1       
I__141/O                                                                               LocalMux                   293    2323               RISE  1       
I__145/I                                                                               InMux                      0      2323               RISE  1       
I__145/O                                                                               InMux                      231    2554               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_RNO_LC_5_6_0/in0    LogicCell40_SEQ_MODE_0000  0      2554               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_RNO_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_0000  399    2953               RISE  1       
I__236/I                                                                               LocalMux                   0      2953               RISE  1       
I__236/O                                                                               LocalMux                   293    3246               RISE  1       
I__237/I                                                                               InMux                      0      3246               RISE  1       
I__237/O                                                                               InMux                      231    3476               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/in1        LogicCell40_SEQ_MODE_0000  0      3476               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000  231    3707               RISE  1       
I__222/I                                                                               InMux                      0      3707               RISE  1       
I__222/O                                                                               InMux                      231    3937               RISE  1       
result_RNO_2_3_LC_6_6_1/in3                                                            LogicCell40_SEQ_MODE_0000  0      3937               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout                                                          LogicCell40_SEQ_MODE_0000  281    4218               RISE  1       
I__220/I                                                                               LocalMux                   0      4218               RISE  1       
I__220/O                                                                               LocalMux                   293    4511               RISE  1       
I__221/I                                                                               InMux                      0      4511               RISE  1       
I__221/O                                                                               InMux                      231    4742               RISE  1       
result_RNO_1_3_LC_5_6_7/in1                                                            LogicCell40_SEQ_MODE_0000  0      4742               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout                                                          LogicCell40_SEQ_MODE_0000  355    5097               RISE  1       
I__251/I                                                                               LocalMux                   0      5097               RISE  1       
I__251/O                                                                               LocalMux                   293    5390               RISE  1       
I__252/I                                                                               InMux                      0      5390               RISE  1       
I__252/O                                                                               InMux                      231    5621               RISE  1       
result_RNO_3_LC_4_6_4/in1                                                              LogicCell40_SEQ_MODE_0000  0      5621               RISE  1       
result_RNO_3_LC_4_6_4/lcout                                                            LogicCell40_SEQ_MODE_0000  355    5976               RISE  1       
I__76/I                                                                                Odrv4                      0      5976               RISE  1       
I__76/O                                                                                Odrv4                      312    6288               RISE  1       
I__77/I                                                                                Span4Mux_h                 0      6288               RISE  1       
I__77/O                                                                                Span4Mux_h                 268    6556               RISE  1       
I__78/I                                                                                Span4Mux_s3_h              0      6556               RISE  1       
I__78/O                                                                                Span4Mux_s3_h              206    6761               RISE  1       
I__79/I                                                                                IoSpan4Mux                 0      6761               RISE  1       
I__79/O                                                                                IoSpan4Mux                 256    7017               RISE  1       
I__80/I                                                                                LocalMux                   0      7017               RISE  1       
I__80/O                                                                                LocalMux                   293    7310               RISE  1       
I__81/I                                                                                IoInMux                    0      7310               RISE  1       
I__81/O                                                                                IoInMux                    231    7540               RISE  1       
result_obuf_3_preio/DOUT0(result[3])                                                   PRE_IO_PIN_TYPE_010101     0      7540               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 4832


Data Path Delay                7017
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 4832

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  RISE  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__254/I                              Odrv4                      0      1139               RISE  1       
I__254/O                              Odrv4                      312    1450               RISE  1       
I__256/I                              Span4Mux_h                 0      1450               RISE  1       
I__256/O                              Span4Mux_h                 268    1718               RISE  1       
I__258/I                              Span4Mux_v                 0      1718               RISE  1       
I__258/O                              Span4Mux_v                 312    2030               RISE  1       
I__260/I                              LocalMux                   0      2030               RISE  1       
I__260/O                              LocalMux                   293    2323               RISE  1       
I__262/I                              InMux                      0      2323               RISE  1       
I__262/O                              InMux                      231    2554               RISE  1       
result_RNO_4_3_LC_5_6_5/in3           LogicCell40_SEQ_MODE_0000  0      2554               RISE  1       
result_RNO_4_3_LC_5_6_5/lcout         LogicCell40_SEQ_MODE_0000  281    2834               RISE  1       
I__223/I                              LocalMux                   0      2834               RISE  1       
I__223/O                              LocalMux                   293    3127               RISE  1       
I__224/I                              InMux                      0      3127               RISE  1       
I__224/O                              InMux                      231    3358               RISE  1       
I__225/I                              CascadeMux                 0      3358               RISE  1       
I__225/O                              CascadeMux                 0      3358               RISE  1       
result_RNO_2_3_LC_6_6_1/in2           LogicCell40_SEQ_MODE_0000  0      3358               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout         LogicCell40_SEQ_MODE_0000  337    3694               RISE  1       
I__220/I                              LocalMux                   0      3694               RISE  1       
I__220/O                              LocalMux                   293    3987               RISE  1       
I__221/I                              InMux                      0      3987               RISE  1       
I__221/O                              InMux                      231    4218               RISE  1       
result_RNO_1_3_LC_5_6_7/in1           LogicCell40_SEQ_MODE_0000  0      4218               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout         LogicCell40_SEQ_MODE_0000  355    4573               RISE  1       
I__251/I                              LocalMux                   0      4573               RISE  1       
I__251/O                              LocalMux                   293    4866               RISE  1       
I__252/I                              InMux                      0      4866               RISE  1       
I__252/O                              InMux                      231    5097               RISE  1       
result_RNO_3_LC_4_6_4/in1             LogicCell40_SEQ_MODE_0000  0      5097               RISE  1       
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000  355    5452               RISE  1       
I__76/I                               Odrv4                      0      5452               RISE  1       
I__76/O                               Odrv4                      312    5764               RISE  1       
I__77/I                               Span4Mux_h                 0      5764               RISE  1       
I__77/O                               Span4Mux_h                 268    6032               RISE  1       
I__78/I                               Span4Mux_s3_h              0      6032               RISE  1       
I__78/O                               Span4Mux_s3_h              206    6238               RISE  1       
I__79/I                               IoSpan4Mux                 0      6238               RISE  1       
I__79/O                               IoSpan4Mux                 256    6493               RISE  1       
I__80/I                               LocalMux                   0      6493               RISE  1       
I__80/O                               LocalMux                   293    6786               RISE  1       
I__81/I                               IoInMux                    0      6786               RISE  1       
I__81/O                               IoInMux                    231    7017               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      7017               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 6552


Data Path Delay                8737
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 6552

Data Path
pin name                                                                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                                                                          top                        0      0                  RISE  1       
b_ibuf_0_iopad/PACKAGEPIN:in                                                                  IO_PAD                     0      0                  RISE  1       
b_ibuf_0_iopad/DOUT                                                                           IO_PAD                     590    590                RISE  1       
b_ibuf_0_preio/PADIN                                                                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_0_preio/DIN0                                                                           PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__167/I                                                                                      Odrv4                      0      1139               RISE  1       
I__167/O                                                                                      Odrv4                      312    1450               RISE  1       
I__169/I                                                                                      Span4Mux_v                 0      1450               RISE  1       
I__169/O                                                                                      Span4Mux_v                 312    1762               RISE  1       
I__172/I                                                                                      LocalMux                   0      1762               RISE  1       
I__172/O                                                                                      LocalMux                   293    2055               RISE  1       
I__175/I                                                                                      InMux                      0      2055               RISE  1       
I__175/O                                                                                      InMux                      231    2286               RISE  1       
I__180/I                                                                                      CascadeMux                 0      2286               RISE  1       
I__180/O                                                                                      CascadeMux                 0      2286               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_LC_4_5_1/in2         LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_LC_4_5_1/lcout       LogicCell40_SEQ_MODE_0000  337    2622               RISE  1       
I__245/I                                                                                      Odrv4                      0      2622               RISE  1       
I__245/O                                                                                      Odrv4                      312    2934               RISE  1       
I__246/I                                                                                      LocalMux                   0      2934               RISE  1       
I__246/O                                                                                      LocalMux                   293    3227               RISE  1       
I__247/I                                                                                      InMux                      0      3227               RISE  1       
I__247/O                                                                                      InMux                      231    3457               RISE  1       
I__248/I                                                                                      CascadeMux                 0      3457               RISE  1       
I__248/O                                                                                      CascadeMux                 0      3457               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/in2             LogicCell40_SEQ_MODE_0000  0      3457               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/carryout        LogicCell40_SEQ_MODE_0000  206    3663               RISE  2       
I__239/I                                                                                      InMux                      0      3663               RISE  1       
I__239/O                                                                                      InMux                      231    3894               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in3    LogicCell40_SEQ_MODE_0000  0      3894               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000  281    4174               RISE  3       
I__230/I                                                                                      LocalMux                   0      4174               RISE  1       
I__230/O                                                                                      LocalMux                   293    4467               RISE  1       
I__232/I                                                                                      InMux                      0      4467               RISE  1       
I__232/O                                                                                      InMux                      231    4698               RISE  1       
I__235/I                                                                                      CascadeMux                 0      4698               RISE  1       
I__235/O                                                                                      CascadeMux                 0      4698               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/in2               LogicCell40_SEQ_MODE_0000  0      4698               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/carryout          LogicCell40_SEQ_MODE_0000  206    4904               RISE  1       
I__222/I                                                                                      InMux                      0      4904               RISE  1       
I__222/O                                                                                      InMux                      231    5134               RISE  1       
result_RNO_2_3_LC_6_6_1/in3                                                                   LogicCell40_SEQ_MODE_0000  0      5134               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout                                                                 LogicCell40_SEQ_MODE_0000  281    5415               RISE  1       
I__220/I                                                                                      LocalMux                   0      5415               RISE  1       
I__220/O                                                                                      LocalMux                   293    5708               RISE  1       
I__221/I                                                                                      InMux                      0      5708               RISE  1       
I__221/O                                                                                      InMux                      231    5938               RISE  1       
result_RNO_1_3_LC_5_6_7/in1                                                                   LogicCell40_SEQ_MODE_0000  0      5938               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout                                                                 LogicCell40_SEQ_MODE_0000  355    6294               RISE  1       
I__251/I                                                                                      LocalMux                   0      6294               RISE  1       
I__251/O                                                                                      LocalMux                   293    6587               RISE  1       
I__252/I                                                                                      InMux                      0      6587               RISE  1       
I__252/O                                                                                      InMux                      231    6817               RISE  1       
result_RNO_3_LC_4_6_4/in1                                                                     LogicCell40_SEQ_MODE_0000  0      6817               RISE  1       
result_RNO_3_LC_4_6_4/lcout                                                                   LogicCell40_SEQ_MODE_0000  355    7173               RISE  1       
I__76/I                                                                                       Odrv4                      0      7173               RISE  1       
I__76/O                                                                                       Odrv4                      312    7484               RISE  1       
I__77/I                                                                                       Span4Mux_h                 0      7484               RISE  1       
I__77/O                                                                                       Span4Mux_h                 268    7752               RISE  1       
I__78/I                                                                                       Span4Mux_s3_h              0      7752               RISE  1       
I__78/O                                                                                       Span4Mux_s3_h              206    7958               RISE  1       
I__79/I                                                                                       IoSpan4Mux                 0      7958               RISE  1       
I__79/O                                                                                       IoSpan4Mux                 256    8214               RISE  1       
I__80/I                                                                                       LocalMux                   0      8214               RISE  1       
I__80/O                                                                                       LocalMux                   293    8507               RISE  1       
I__81/I                                                                                       IoInMux                    0      8507               RISE  1       
I__81/O                                                                                       IoInMux                    231    8737               RISE  1       
result_obuf_3_preio/DOUT0(result[3])                                                          PRE_IO_PIN_TYPE_010101     0      8737               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 6714


Data Path Delay                8899
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 6714

Data Path
pin name                                                                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                                                                          top                        0      0                  RISE  1       
b_ibuf_1_iopad/PACKAGEPIN:in                                                                  IO_PAD                     0      0                  RISE  1       
b_ibuf_1_iopad/DOUT                                                                           IO_PAD                     590    590                RISE  1       
b_ibuf_1_preio/PADIN                                                                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_1_preio/DIN0                                                                           PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__151/I                                                                                      Odrv12                     0      1139               RISE  1       
I__151/O                                                                                      Odrv12                     436    1575               RISE  1       
I__153/I                                                                                      Sp12to4                    0      1575               RISE  1       
I__153/O                                                                                      Sp12to4                    380    1955               RISE  1       
I__156/I                                                                                      Span4Mux_v                 0      1955               RISE  1       
I__156/O                                                                                      Span4Mux_v                 312    2267               RISE  1       
I__161/I                                                                                      LocalMux                   0      2267               RISE  1       
I__161/O                                                                                      LocalMux                   293    2560               RISE  1       
I__165/I                                                                                      InMux                      0      2560               RISE  1       
I__165/O                                                                                      InMux                      231    2790               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_0_LC_5_5_0/in3       LogicCell40_SEQ_MODE_0000  0      2790               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNO_0_LC_5_5_0/lcout     LogicCell40_SEQ_MODE_0000  281    3071               RISE  1       
I__249/I                                                                                      LocalMux                   0      3071               RISE  1       
I__249/O                                                                                      LocalMux                   293    3364               RISE  1       
I__250/I                                                                                      InMux                      0      3364               RISE  1       
I__250/O                                                                                      InMux                      231    3595               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/in1             LogicCell40_SEQ_MODE_0000  0      3595               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_LC_6_5_0/carryout        LogicCell40_SEQ_MODE_0000  231    3825               RISE  2       
I__239/I                                                                                      InMux                      0      3825               RISE  1       
I__239/O                                                                                      InMux                      231    4056               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in3    LogicCell40_SEQ_MODE_0000  0      4056               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000  281    4336               RISE  3       
I__230/I                                                                                      LocalMux                   0      4336               RISE  1       
I__230/O                                                                                      LocalMux                   293    4629               RISE  1       
I__232/I                                                                                      InMux                      0      4629               RISE  1       
I__232/O                                                                                      InMux                      231    4860               RISE  1       
I__235/I                                                                                      CascadeMux                 0      4860               RISE  1       
I__235/O                                                                                      CascadeMux                 0      4860               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/in2               LogicCell40_SEQ_MODE_0000  0      4860               RISE  1       
result_5_AdderTree2_forloop2_2_m1_forloop_1_1_regsA_result_cry_0_c_LC_6_6_0/carryout          LogicCell40_SEQ_MODE_0000  206    5066               RISE  1       
I__222/I                                                                                      InMux                      0      5066               RISE  1       
I__222/O                                                                                      InMux                      231    5296               RISE  1       
result_RNO_2_3_LC_6_6_1/in3                                                                   LogicCell40_SEQ_MODE_0000  0      5296               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout                                                                 LogicCell40_SEQ_MODE_0000  281    5577               RISE  1       
I__220/I                                                                                      LocalMux                   0      5577               RISE  1       
I__220/O                                                                                      LocalMux                   293    5870               RISE  1       
I__221/I                                                                                      InMux                      0      5870               RISE  1       
I__221/O                                                                                      InMux                      231    6101               RISE  1       
result_RNO_1_3_LC_5_6_7/in1                                                                   LogicCell40_SEQ_MODE_0000  0      6101               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout                                                                 LogicCell40_SEQ_MODE_0000  355    6456               RISE  1       
I__251/I                                                                                      LocalMux                   0      6456               RISE  1       
I__251/O                                                                                      LocalMux                   293    6749               RISE  1       
I__252/I                                                                                      InMux                      0      6749               RISE  1       
I__252/O                                                                                      InMux                      231    6979               RISE  1       
result_RNO_3_LC_4_6_4/in1                                                                     LogicCell40_SEQ_MODE_0000  0      6979               RISE  1       
result_RNO_3_LC_4_6_4/lcout                                                                   LogicCell40_SEQ_MODE_0000  355    7335               RISE  1       
I__76/I                                                                                       Odrv4                      0      7335               RISE  1       
I__76/O                                                                                       Odrv4                      312    7646               RISE  1       
I__77/I                                                                                       Span4Mux_h                 0      7646               RISE  1       
I__77/O                                                                                       Span4Mux_h                 268    7915               RISE  1       
I__78/I                                                                                       Span4Mux_s3_h              0      7915               RISE  1       
I__78/O                                                                                       Span4Mux_s3_h              206    8120               RISE  1       
I__79/I                                                                                       IoSpan4Mux                 0      8120               RISE  1       
I__79/O                                                                                       IoSpan4Mux                 256    8376               RISE  1       
I__80/I                                                                                       LocalMux                   0      8376               RISE  1       
I__80/O                                                                                       LocalMux                   293    8669               RISE  1       
I__81/I                                                                                       IoInMux                    0      8669               RISE  1       
I__81/O                                                                                       IoInMux                    231    8899               RISE  1       
result_obuf_3_preio/DOUT0(result[3])                                                          PRE_IO_PIN_TYPE_010101     0      8899               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 6397


Data Path Delay                8582
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 6397

Data Path
pin name                                                                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                                                                             top                        0      0                  RISE  1       
b_ibuf_2_iopad/PACKAGEPIN:in                                                                     IO_PAD                     0      0                  RISE  1       
b_ibuf_2_iopad/DOUT                                                                              IO_PAD                     590    590                RISE  1       
b_ibuf_2_preio/PADIN                                                                             PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_2_preio/DIN0                                                                              PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__84/I                                                                                          Odrv12                     0      1139               RISE  1       
I__84/O                                                                                          Odrv12                     436    1575               RISE  1       
I__85/I                                                                                          Sp12to4                    0      1575               RISE  1       
I__85/O                                                                                          Sp12to4                    380    1955               RISE  1       
I__86/I                                                                                          Span4Mux_v                 0      1955               RISE  1       
I__86/O                                                                                          Span4Mux_v                 312    2267               RISE  1       
I__87/I                                                                                          LocalMux                   0      2267               RISE  1       
I__87/O                                                                                          LocalMux                   293    2560               RISE  1       
I__90/I                                                                                          InMux                      0      2560               RISE  1       
I__90/O                                                                                          InMux                      231    2790               RISE  1       
b_ibuf_RNIVOMO_2_LC_5_5_1/in3                                                                    LogicCell40_SEQ_MODE_0000  0      2790               RISE  1       
b_ibuf_RNIVOMO_2_LC_5_5_1/lcout                                                                  LogicCell40_SEQ_MODE_0000  281    3071               RISE  1       
I__243/I                                                                                         LocalMux                   0      3071               RISE  1       
I__243/O                                                                                         LocalMux                   293    3364               RISE  1       
I__244/I                                                                                         InMux                      0      3364               RISE  1       
I__244/O                                                                                         InMux                      231    3595               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in1       LogicCell40_SEQ_MODE_0000  0      3595               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000  231    3825               RISE  1       
I__238/I                                                                                         InMux                      0      3825               RISE  1       
I__238/O                                                                                         InMux                      231    4056               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_1_THRU_LUT4_0_LC_6_5_2/in3        LogicCell40_SEQ_MODE_0000  0      4056               RISE  1       
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_1_THRU_LUT4_0_LC_6_5_2/lcout      LogicCell40_SEQ_MODE_0000  281    4336               RISE  1       
I__228/I                                                                                         LocalMux                   0      4336               RISE  1       
I__228/O                                                                                         LocalMux                   293    4629               RISE  1       
I__229/I                                                                                         InMux                      0      4629               RISE  1       
I__229/O                                                                                         InMux                      231    4860               RISE  1       
result_RNO_2_3_LC_6_6_1/in0                                                                      LogicCell40_SEQ_MODE_0000  0      4860               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout                                                                    LogicCell40_SEQ_MODE_0000  399    5259               RISE  1       
I__220/I                                                                                         LocalMux                   0      5259               RISE  1       
I__220/O                                                                                         LocalMux                   293    5552               RISE  1       
I__221/I                                                                                         InMux                      0      5552               RISE  1       
I__221/O                                                                                         InMux                      231    5783               RISE  1       
result_RNO_1_3_LC_5_6_7/in1                                                                      LogicCell40_SEQ_MODE_0000  0      5783               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout                                                                    LogicCell40_SEQ_MODE_0000  355    6138               RISE  1       
I__251/I                                                                                         LocalMux                   0      6138               RISE  1       
I__251/O                                                                                         LocalMux                   293    6431               RISE  1       
I__252/I                                                                                         InMux                      0      6431               RISE  1       
I__252/O                                                                                         InMux                      231    6662               RISE  1       
result_RNO_3_LC_4_6_4/in1                                                                        LogicCell40_SEQ_MODE_0000  0      6662               RISE  1       
result_RNO_3_LC_4_6_4/lcout                                                                      LogicCell40_SEQ_MODE_0000  355    7017               RISE  1       
I__76/I                                                                                          Odrv4                      0      7017               RISE  1       
I__76/O                                                                                          Odrv4                      312    7329               RISE  1       
I__77/I                                                                                          Span4Mux_h                 0      7329               RISE  1       
I__77/O                                                                                          Span4Mux_h                 268    7597               RISE  1       
I__78/I                                                                                          Span4Mux_s3_h              0      7597               RISE  1       
I__78/O                                                                                          Span4Mux_s3_h              206    7802               RISE  1       
I__79/I                                                                                          IoSpan4Mux                 0      7802               RISE  1       
I__79/O                                                                                          IoSpan4Mux                 256    8058               RISE  1       
I__80/I                                                                                          LocalMux                   0      8058               RISE  1       
I__80/O                                                                                          LocalMux                   293    8351               RISE  1       
I__81/I                                                                                          IoInMux                    0      8351               RISE  1       
I__81/O                                                                                          IoInMux                    231    8582               RISE  1       
result_obuf_3_preio/DOUT0(result[3])                                                             PRE_IO_PIN_TYPE_010101     0      8582               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 4396


Data Path Delay                6581
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 4396

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  RISE  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__263/I                              Odrv12                     0      1139               RISE  1       
I__263/O                              Odrv12                     436    1575               RISE  1       
I__265/I                              LocalMux                   0      1575               RISE  1       
I__265/O                              LocalMux                   293    1868               RISE  1       
I__268/I                              InMux                      0      1868               RISE  1       
I__268/O                              InMux                      231    2099               RISE  1       
result_RNO_3_3_LC_5_6_6/in3           LogicCell40_SEQ_MODE_0000  0      2099               RISE  1       
result_RNO_3_3_LC_5_6_6/lcout         LogicCell40_SEQ_MODE_0000  281    2379               RISE  1       
I__226/I                              LocalMux                   0      2379               RISE  1       
I__226/O                              LocalMux                   293    2672               RISE  1       
I__227/I                              InMux                      0      2672               RISE  1       
I__227/O                              InMux                      231    2903               RISE  1       
result_RNO_2_3_LC_6_6_1/in1           LogicCell40_SEQ_MODE_0000  0      2903               RISE  1       
result_RNO_2_3_LC_6_6_1/lcout         LogicCell40_SEQ_MODE_0000  355    3258               RISE  1       
I__220/I                              LocalMux                   0      3258               RISE  1       
I__220/O                              LocalMux                   293    3551               RISE  1       
I__221/I                              InMux                      0      3551               RISE  1       
I__221/O                              InMux                      231    3782               RISE  1       
result_RNO_1_3_LC_5_6_7/in1           LogicCell40_SEQ_MODE_0000  0      3782               RISE  1       
result_RNO_1_3_LC_5_6_7/lcout         LogicCell40_SEQ_MODE_0000  355    4137               RISE  1       
I__251/I                              LocalMux                   0      4137               RISE  1       
I__251/O                              LocalMux                   293    4430               RISE  1       
I__252/I                              InMux                      0      4430               RISE  1       
I__252/O                              InMux                      231    4661               RISE  1       
result_RNO_3_LC_4_6_4/in1             LogicCell40_SEQ_MODE_0000  0      4661               RISE  1       
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000  355    5016               RISE  1       
I__76/I                               Odrv4                      0      5016               RISE  1       
I__76/O                               Odrv4                      312    5328               RISE  1       
I__77/I                               Span4Mux_h                 0      5328               RISE  1       
I__77/O                               Span4Mux_h                 268    5596               RISE  1       
I__78/I                               Span4Mux_s3_h              0      5596               RISE  1       
I__78/O                               Span4Mux_s3_h              206    5801               RISE  1       
I__79/I                               IoSpan4Mux                 0      5801               RISE  1       
I__79/O                               IoSpan4Mux                 256    6057               RISE  1       
I__80/I                               LocalMux                   0      6057               RISE  1       
I__80/O                               LocalMux                   293    6350               RISE  1       
I__81/I                               IoInMux                    0      6350               RISE  1       
I__81/O                               IoInMux                    231    6581               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      6581               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 4545


Data Path Delay                6736
+ Setup Time                     62
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 4545

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  RISE  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__270/I                              Odrv4                      0      1139               RISE  1       
I__270/O                              Odrv4                      312    1450               RISE  1       
I__272/I                              Span4Mux_v                 0      1450               RISE  1       
I__272/O                              Span4Mux_v                 312    1762               RISE  1       
I__274/I                              LocalMux                   0      1762               RISE  1       
I__274/O                              LocalMux                   293    2055               RISE  1       
I__279/I                              InMux                      0      2055               RISE  1       
I__279/O                              InMux                      231    2286               RISE  1       
b_ibuf_RNIOC6R_1_LC_4_6_6/in0         LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
b_ibuf_RNIOC6R_1_LC_4_6_6/lcout       LogicCell40_SEQ_MODE_0000  399    2684               RISE  1       
I__71/I                               LocalMux                   0      2684               RISE  1       
I__71/O                               LocalMux                   293    2977               RISE  1       
I__72/I                               InMux                      0      2977               RISE  1       
I__72/O                               InMux                      231    3208               RISE  1       
result_RNO_1_1_LC_4_6_2/in1           LogicCell40_SEQ_MODE_0000  0      3208               RISE  1       
result_RNO_1_1_LC_4_6_2/carryout      LogicCell40_SEQ_MODE_0000  231    3439               RISE  2       
I__83/I                               InMux                      0      3439               RISE  1       
I__83/O                               InMux                      231    3669               RISE  1       
result_RNO_1_2_LC_4_6_3/in3           LogicCell40_SEQ_MODE_0000  0      3669               RISE  1       
result_RNO_1_2_LC_4_6_3/lcout         LogicCell40_SEQ_MODE_0000  281    3950               RISE  1       
I__206/I                              LocalMux                   0      3950               RISE  1       
I__206/O                              LocalMux                   293    4243               RISE  1       
I__207/I                              InMux                      0      4243               RISE  1       
I__207/O                              InMux                      231    4474               RISE  1       
result_RNO_2_LC_5_6_4/in0             LogicCell40_SEQ_MODE_0000  0      4474               RISE  1       
result_RNO_2_LC_5_6_4/lcout           LogicCell40_SEQ_MODE_0000  343    4816               FALL  1       
I__186/I                              Odrv12                     0      4816               FALL  1       
I__186/O                              Odrv12                     480    5296               FALL  1       
I__187/I                              Sp12to4                    0      5296               FALL  1       
I__187/O                              Sp12to4                    399    5695               FALL  1       
I__188/I                              IoSpan4Mux                 0      5695               FALL  1       
I__188/O                              IoSpan4Mux                 287    5982               FALL  1       
I__189/I                              IoSpan4Mux                 0      5982               FALL  1       
I__189/O                              IoSpan4Mux                 287    6269               FALL  1       
I__190/I                              LocalMux                   0      6269               FALL  1       
I__190/O                              LocalMux                   274    6543               FALL  1       
I__191/I                              IoInMux                    0      6543               FALL  1       
I__191/O                              IoInMux                    193    6736               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      6736               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2538


Data Path Delay                4729
+ Setup Time                     62
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 2538

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  RISE  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__193/I                              Odrv4                      0      1139               RISE  1       
I__193/O                              Odrv4                      312    1450               RISE  1       
I__195/I                              Span4Mux_h                 0      1450               RISE  1       
I__195/O                              Span4Mux_h                 268    1718               RISE  1       
I__198/I                              Span4Mux_v                 0      1718               RISE  1       
I__198/O                              Span4Mux_v                 312    2030               RISE  1       
I__201/I                              LocalMux                   0      2030               RISE  1       
I__201/O                              LocalMux                   293    2323               RISE  1       
I__203/I                              InMux                      0      2323               RISE  1       
I__203/O                              InMux                      231    2554               RISE  1       
result_RNO_0_LC_5_5_4/in3             LogicCell40_SEQ_MODE_0000  0      2554               RISE  1       
result_RNO_0_LC_5_5_4/lcout           LogicCell40_SEQ_MODE_0000  256    2809               FALL  1       
I__211/I                              Odrv12                     0      2809               FALL  1       
I__211/O                              Odrv12                     480    3289               FALL  1       
I__212/I                              Sp12to4                    0      3289               FALL  1       
I__212/O                              Sp12to4                    399    3688               FALL  1       
I__213/I                              IoSpan4Mux                 0      3688               FALL  1       
I__213/O                              IoSpan4Mux                 287    3975               FALL  1       
I__214/I                              IoSpan4Mux                 0      3975               FALL  1       
I__214/O                              IoSpan4Mux                 287    4262               FALL  1       
I__215/I                              LocalMux                   0      4262               FALL  1       
I__215/O                              LocalMux                   274    4536               FALL  1       
I__216/I                              IoInMux                    0      4536               FALL  1       
I__216/O                              IoInMux                    193    4729               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      4729               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[0]                              top                     0      4731               FALL  1       

6.2.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[1]                              top                     0      4731               FALL  1       

6.2.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[2]                              top                     0      4731               FALL  1       

6.2.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[3]                              top                     0      4731               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2121


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4374
---------------------------- ------
Hold Time                     -2121

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  FALL  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__96/I                               Odrv12                     0      951                FALL  1       
I__96/O                               Odrv12                     480    1431               FALL  1       
I__98/I                               LocalMux                   0      1431               FALL  1       
I__98/O                               LocalMux                   274    1706               FALL  1       
I__105/I                              InMux                      0      1706               FALL  1       
I__105/O                              InMux                      193    1899               FALL  1       
result_RNO_0_0_LC_5_5_3/in1           LogicCell40_SEQ_MODE_0000  0      1899               FALL  1       
result_RNO_0_0_LC_5_5_3/ltout         LogicCell40_SEQ_MODE_0000  287    2186               RISE  1       
I__217/I                              CascadeMux                 0      2186               RISE  1       
I__217/O                              CascadeMux                 0      2186               RISE  1       
result_RNO_0_LC_5_5_4/in2             LogicCell40_SEQ_MODE_0000  0      2186               RISE  1       
result_RNO_0_LC_5_5_4/lcout           LogicCell40_SEQ_MODE_0000  337    2522               RISE  1       
I__211/I                              Odrv12                     0      2522               RISE  1       
I__211/O                              Odrv12                     436    2959               RISE  1       
I__212/I                              Sp12to4                    0      2959               RISE  1       
I__212/O                              Sp12to4                    380    3339               RISE  1       
I__213/I                              IoSpan4Mux                 0      3339               RISE  1       
I__213/O                              IoSpan4Mux                 256    3594               RISE  1       
I__214/I                              IoSpan4Mux                 0      3594               RISE  1       
I__214/O                              IoSpan4Mux                 256    3850               RISE  1       
I__215/I                              LocalMux                   0      3850               RISE  1       
I__215/O                              LocalMux                   293    4143               RISE  1       
I__216/I                              IoInMux                    0      4143               RISE  1       
I__216/O                              IoInMux                    231    4374               RISE  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      4374               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1990


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4243
---------------------------- ------
Hold Time                     -1990

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  FALL  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__114/I                              Odrv4                      0      951                FALL  1       
I__114/O                              Odrv4                      330    1282               FALL  1       
I__116/I                              Span4Mux_v                 0      1282               FALL  1       
I__116/O                              Span4Mux_v                 330    1612               FALL  1       
I__119/I                              LocalMux                   0      1612               FALL  1       
I__119/O                              LocalMux                   274    1886               FALL  1       
I__124/I                              InMux                      0      1886               FALL  1       
I__124/O                              InMux                      193    2080               FALL  1       
result_RNO_0_1_LC_4_5_3/in3           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_1_LC_4_5_3/ltout         LogicCell40_SEQ_MODE_0000  237    2317               RISE  1       
I__62/I                               CascadeMux                 0      2317               RISE  1       
I__62/O                               CascadeMux                 0      2317               RISE  1       
result_RNO_1_LC_4_5_4/in2             LogicCell40_SEQ_MODE_0000  0      2317               RISE  1       
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000  312    2628               FALL  1       
I__56/I                               Odrv4                      0      2628               FALL  1       
I__56/O                               Odrv4                      330    2959               FALL  1       
I__57/I                               Span4Mux_v                 0      2959               FALL  1       
I__57/O                               Span4Mux_v                 330    3289               FALL  1       
I__58/I                               Span4Mux_h                 0      3289               FALL  1       
I__58/O                               Span4Mux_h                 281    3570               FALL  1       
I__59/I                               Span4Mux_s3_h              0      3570               FALL  1       
I__59/O                               Span4Mux_s3_h              206    3775               FALL  1       
I__60/I                               LocalMux                   0      3775               FALL  1       
I__60/O                               LocalMux                   274    4050               FALL  1       
I__61/I                               IoInMux                    0      4050               FALL  1       
I__61/O                               IoInMux                    193    4243               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4243               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1965


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4218
---------------------------- ------
Hold Time                     -1965

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  FALL  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__133/I                              Odrv4                      0      951                FALL  1       
I__133/O                              Odrv4                      330    1282               FALL  1       
I__135/I                              Span4Mux_v                 0      1282               FALL  1       
I__135/O                              Span4Mux_v                 330    1612               FALL  1       
I__137/I                              LocalMux                   0      1612               FALL  1       
I__137/O                              LocalMux                   274    1886               FALL  1       
I__140/I                              InMux                      0      1886               FALL  1       
I__140/O                              InMux                      193    2080               FALL  1       
I__143/I                              CascadeMux                 0      2080               FALL  1       
I__143/O                              CascadeMux                 0      2080               FALL  1       
result_RNO_1_2_LC_4_6_3/in2           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_1_2_LC_4_6_3/carryout      LogicCell40_SEQ_MODE_0000  118    2198               FALL  1       
I__82/I                               InMux                      0      2198               FALL  1       
I__82/O                               InMux                      193    2391               FALL  1       
result_RNO_3_LC_4_6_4/in3             LogicCell40_SEQ_MODE_0000  0      2391               FALL  1       
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000  256    2647               FALL  1       
I__76/I                               Odrv4                      0      2647               FALL  1       
I__76/O                               Odrv4                      330    2977               FALL  1       
I__77/I                               Span4Mux_h                 0      2977               FALL  1       
I__77/O                               Span4Mux_h                 281    3258               FALL  1       
I__78/I                               Span4Mux_s3_h              0      3258               FALL  1       
I__78/O                               Span4Mux_s3_h              206    3464               FALL  1       
I__79/I                               IoSpan4Mux                 0      3464               FALL  1       
I__79/O                               IoSpan4Mux                 287    3750               FALL  1       
I__80/I                               LocalMux                   0      3750               FALL  1       
I__80/O                               LocalMux                   274    4025               FALL  1       
I__81/I                               IoInMux                    0      4025               FALL  1       
I__81/O                               IoInMux                    193    4218               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4218               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2520


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4773
---------------------------- ------
Hold Time                     -2520

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  FALL  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__253/I                              Odrv4                      0      951                FALL  1       
I__253/O                              Odrv4                      330    1282               FALL  1       
I__255/I                              Span4Mux_v                 0      1282               FALL  1       
I__255/O                              Span4Mux_v                 330    1612               FALL  1       
I__257/I                              LocalMux                   0      1612               FALL  1       
I__257/O                              LocalMux                   274    1886               FALL  1       
I__259/I                              InMux                      0      1886               FALL  1       
I__259/O                              InMux                      193    2080               FALL  1       
result_RNO_0_3_LC_4_6_5/in0           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_3_LC_4_6_5/lcout         LogicCell40_SEQ_MODE_0000  343    2423               FALL  1       
I__73/I                               LocalMux                   0      2423               FALL  1       
I__73/O                               LocalMux                   274    2697               FALL  1       
I__74/I                               InMux                      0      2697               FALL  1       
I__74/O                               InMux                      193    2890               FALL  1       
I__75/I                               CascadeMux                 0      2890               FALL  1       
I__75/O                               CascadeMux                 0      2890               FALL  1       
result_RNO_3_LC_4_6_4/in2             LogicCell40_SEQ_MODE_0000  0      2890               FALL  1       
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000  312    3202               FALL  1       
I__76/I                               Odrv4                      0      3202               FALL  1       
I__76/O                               Odrv4                      330    3532               FALL  1       
I__77/I                               Span4Mux_h                 0      3532               FALL  1       
I__77/O                               Span4Mux_h                 281    3813               FALL  1       
I__78/I                               Span4Mux_s3_h              0      3813               FALL  1       
I__78/O                               Span4Mux_s3_h              206    4018               FALL  1       
I__79/I                               IoSpan4Mux                 0      4018               FALL  1       
I__79/O                               IoSpan4Mux                 287    4305               FALL  1       
I__80/I                               LocalMux                   0      4305               FALL  1       
I__80/O                               LocalMux                   274    4579               FALL  1       
I__81/I                               IoInMux                    0      4579               FALL  1       
I__81/O                               IoInMux                    193    4773               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4773               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2264


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4517
---------------------------- ------
Hold Time                     -2264

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  FALL  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__167/I                              Odrv4                      0      951                FALL  1       
I__167/O                              Odrv4                      330    1282               FALL  1       
I__169/I                              Span4Mux_v                 0      1282               FALL  1       
I__169/O                              Span4Mux_v                 330    1612               FALL  1       
I__172/I                              LocalMux                   0      1612               FALL  1       
I__172/O                              LocalMux                   274    1886               FALL  1       
I__176/I                              InMux                      0      1886               FALL  1       
I__176/O                              InMux                      193    2080               FALL  1       
result_RNO_2_1_LC_4_5_2/in3           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_2_1_LC_4_5_2/ltout         LogicCell40_SEQ_MODE_0000  237    2317               RISE  1       
I__63/I                               CascadeMux                 0      2317               RISE  1       
I__63/O                               CascadeMux                 0      2317               RISE  1       
result_RNO_0_1_LC_4_5_3/in2           LogicCell40_SEQ_MODE_0000  0      2317               RISE  1       
result_RNO_0_1_LC_4_5_3/ltout         LogicCell40_SEQ_MODE_0000  274    2591               RISE  1       
I__62/I                               CascadeMux                 0      2591               RISE  1       
I__62/O                               CascadeMux                 0      2591               RISE  1       
result_RNO_1_LC_4_5_4/in2             LogicCell40_SEQ_MODE_0000  0      2591               RISE  1       
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000  312    2903               FALL  1       
I__56/I                               Odrv4                      0      2903               FALL  1       
I__56/O                               Odrv4                      330    3233               FALL  1       
I__57/I                               Span4Mux_v                 0      3233               FALL  1       
I__57/O                               Span4Mux_v                 330    3563               FALL  1       
I__58/I                               Span4Mux_h                 0      3563               FALL  1       
I__58/O                               Span4Mux_h                 281    3844               FALL  1       
I__59/I                               Span4Mux_s3_h              0      3844               FALL  1       
I__59/O                               Span4Mux_s3_h              206    4050               FALL  1       
I__60/I                               LocalMux                   0      4050               FALL  1       
I__60/O                               LocalMux                   274    4324               FALL  1       
I__61/I                               IoInMux                    0      4324               FALL  1       
I__61/O                               IoInMux                    193    4517               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4517               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2040


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4293
---------------------------- ------
Hold Time                     -2040

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  FALL  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__150/I                              Odrv4                      0      951                FALL  1       
I__150/O                              Odrv4                      330    1282               FALL  1       
I__152/I                              Span4Mux_v                 0      1282               FALL  1       
I__152/O                              Span4Mux_v                 330    1612               FALL  1       
I__154/I                              LocalMux                   0      1612               FALL  1       
I__154/O                              LocalMux                   274    1886               FALL  1       
I__158/I                              InMux                      0      1886               FALL  1       
I__158/O                              InMux                      193    2080               FALL  1       
result_RNO_0_1_LC_4_5_3/in1           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_1_LC_4_5_3/ltout         LogicCell40_SEQ_MODE_0000  287    2366               RISE  1       
I__62/I                               CascadeMux                 0      2366               RISE  1       
I__62/O                               CascadeMux                 0      2366               RISE  1       
result_RNO_1_LC_4_5_4/in2             LogicCell40_SEQ_MODE_0000  0      2366               RISE  1       
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000  312    2678               FALL  1       
I__56/I                               Odrv4                      0      2678               FALL  1       
I__56/O                               Odrv4                      330    3009               FALL  1       
I__57/I                               Span4Mux_v                 0      3009               FALL  1       
I__57/O                               Span4Mux_v                 330    3339               FALL  1       
I__58/I                               Span4Mux_h                 0      3339               FALL  1       
I__58/O                               Span4Mux_h                 281    3619               FALL  1       
I__59/I                               Span4Mux_s3_h              0      3619               FALL  1       
I__59/O                               Span4Mux_s3_h              206    3825               FALL  1       
I__60/I                               LocalMux                   0      3825               FALL  1       
I__60/O                               LocalMux                   274    4099               FALL  1       
I__61/I                               IoInMux                    0      4099               FALL  1       
I__61/O                               IoInMux                    193    4293               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4293               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2850


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -5103
---------------------------- ------
Hold Time                     -2850

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  FALL  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__84/I                               Odrv12                     0      951                FALL  1       
I__84/O                               Odrv12                     480    1431               FALL  1       
I__85/I                               Sp12to4                    0      1431               FALL  1       
I__85/O                               Sp12to4                    399    1830               FALL  1       
I__86/I                               Span4Mux_v                 0      1830               FALL  1       
I__86/O                               Span4Mux_v                 330    2161               FALL  1       
I__88/I                               LocalMux                   0      2161               FALL  1       
I__88/O                               LocalMux                   274    2435               FALL  1       
I__92/I                               InMux                      0      2435               FALL  1       
I__92/O                               InMux                      193    2628               FALL  1       
result_RNO_0_2_LC_5_6_3/in1           LogicCell40_SEQ_MODE_0000  0      2628               FALL  1       
result_RNO_0_2_LC_5_6_3/ltout         LogicCell40_SEQ_MODE_0000  287    2915               RISE  1       
I__205/I                              CascadeMux                 0      2915               RISE  1       
I__205/O                              CascadeMux                 0      2915               RISE  1       
result_RNO_2_LC_5_6_4/in2             LogicCell40_SEQ_MODE_0000  0      2915               RISE  1       
result_RNO_2_LC_5_6_4/lcout           LogicCell40_SEQ_MODE_0000  337    3252               RISE  1       
I__186/I                              Odrv12                     0      3252               RISE  1       
I__186/O                              Odrv12                     436    3688               RISE  1       
I__187/I                              Sp12to4                    0      3688               RISE  1       
I__187/O                              Sp12to4                    380    4068               RISE  1       
I__188/I                              IoSpan4Mux                 0      4068               RISE  1       
I__188/O                              IoSpan4Mux                 256    4324               RISE  1       
I__189/I                              IoSpan4Mux                 0      4324               RISE  1       
I__189/O                              IoSpan4Mux                 256    4579               RISE  1       
I__190/I                              LocalMux                   0      4579               RISE  1       
I__190/O                              LocalMux                   293    4872               RISE  1       
I__191/I                              IoInMux                    0      4872               RISE  1       
I__191/O                              IoInMux                    231    5103               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5103               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2333


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4586
---------------------------- ------
Hold Time                     -2333

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  FALL  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__263/I                              Odrv12                     0      951                FALL  1       
I__263/O                              Odrv12                     480    1431               FALL  1       
I__264/I                              LocalMux                   0      1431               FALL  1       
I__264/O                              LocalMux                   274    1706               FALL  1       
I__266/I                              InMux                      0      1706               FALL  1       
I__266/O                              InMux                      193    1899               FALL  1       
result_RNO_0_3_LC_4_6_5/in1           LogicCell40_SEQ_MODE_0000  0      1899               FALL  1       
result_RNO_0_3_LC_4_6_5/lcout         LogicCell40_SEQ_MODE_0000  337    2236               FALL  1       
I__73/I                               LocalMux                   0      2236               FALL  1       
I__73/O                               LocalMux                   274    2510               FALL  1       
I__74/I                               InMux                      0      2510               FALL  1       
I__74/O                               InMux                      193    2703               FALL  1       
I__75/I                               CascadeMux                 0      2703               FALL  1       
I__75/O                               CascadeMux                 0      2703               FALL  1       
result_RNO_3_LC_4_6_4/in2             LogicCell40_SEQ_MODE_0000  0      2703               FALL  1       
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000  312    3015               FALL  1       
I__76/I                               Odrv4                      0      3015               FALL  1       
I__76/O                               Odrv4                      330    3345               FALL  1       
I__77/I                               Span4Mux_h                 0      3345               FALL  1       
I__77/O                               Span4Mux_h                 281    3626               FALL  1       
I__78/I                               Span4Mux_s3_h              0      3626               FALL  1       
I__78/O                               Span4Mux_s3_h              206    3831               FALL  1       
I__79/I                               IoSpan4Mux                 0      3831               FALL  1       
I__79/O                               IoSpan4Mux                 287    4118               FALL  1       
I__80/I                               LocalMux                   0      4118               FALL  1       
I__80/O                               LocalMux                   274    4392               FALL  1       
I__81/I                               IoInMux                    0      4392               FALL  1       
I__81/O                               IoInMux                    193    4586               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4586               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2077


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4330
---------------------------- ------
Hold Time                     -2077

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  FALL  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__270/I                              Odrv4                      0      951                FALL  1       
I__270/O                              Odrv4                      330    1282               FALL  1       
I__272/I                              Span4Mux_v                 0      1282               FALL  1       
I__272/O                              Span4Mux_v                 330    1612               FALL  1       
I__276/I                              LocalMux                   0      1612               FALL  1       
I__276/O                              LocalMux                   274    1886               FALL  1       
I__283/I                              InMux                      0      1886               FALL  1       
I__283/O                              InMux                      193    2080               FALL  1       
result_RNO_0_1_LC_4_5_3/in0           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_1_LC_4_5_3/ltout         LogicCell40_SEQ_MODE_0000  324    2404               RISE  1       
I__62/I                               CascadeMux                 0      2404               RISE  1       
I__62/O                               CascadeMux                 0      2404               RISE  1       
result_RNO_1_LC_4_5_4/in2             LogicCell40_SEQ_MODE_0000  0      2404               RISE  1       
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000  312    2716               FALL  1       
I__56/I                               Odrv4                      0      2716               FALL  1       
I__56/O                               Odrv4                      330    3046               FALL  1       
I__57/I                               Span4Mux_v                 0      3046               FALL  1       
I__57/O                               Span4Mux_v                 330    3376               FALL  1       
I__58/I                               Span4Mux_h                 0      3376               FALL  1       
I__58/O                               Span4Mux_h                 281    3657               FALL  1       
I__59/I                               Span4Mux_s3_h              0      3657               FALL  1       
I__59/O                               Span4Mux_s3_h              206    3863               FALL  1       
I__60/I                               LocalMux                   0      3863               FALL  1       
I__60/O                               LocalMux                   274    4137               FALL  1       
I__61/I                               IoInMux                    0      4137               FALL  1       
I__61/O                               IoInMux                    193    4330               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4330               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1697


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3950
---------------------------- ------
Hold Time                     -1697

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  FALL  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__192/I                              Odrv4                      0      951                FALL  1       
I__192/O                              Odrv4                      330    1282               FALL  1       
I__194/I                              Span4Mux_v                 0      1282               FALL  1       
I__194/O                              Span4Mux_v                 330    1612               FALL  1       
I__196/I                              LocalMux                   0      1612               FALL  1       
I__196/O                              LocalMux                   274    1886               FALL  1       
I__199/I                              InMux                      0      1886               FALL  1       
I__199/O                              InMux                      193    2080               FALL  1       
result_RNO_1_LC_4_5_4/in3             LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000  256    2335               FALL  1       
I__56/I                               Odrv4                      0      2335               FALL  1       
I__56/O                               Odrv4                      330    2666               FALL  1       
I__57/I                               Span4Mux_v                 0      2666               FALL  1       
I__57/O                               Span4Mux_v                 330    2996               FALL  1       
I__58/I                               Span4Mux_h                 0      2996               FALL  1       
I__58/O                               Span4Mux_h                 281    3277               FALL  1       
I__59/I                               Span4Mux_s3_h              0      3277               FALL  1       
I__59/O                               Span4Mux_s3_h              206    3482               FALL  1       
I__60/I                               LocalMux                   0      3482               FALL  1       
I__60/O                               LocalMux                   274    3757               FALL  1       
I__61/I                               IoInMux                    0      3757               FALL  1       
I__61/O                               IoInMux                    193    3950               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      3950               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[0]                              top                     0      4644               RISE  1       

6.5.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__67/I                                           ClkMux                  0      1979               RISE  1       
I__67/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[1]                              top                     0      4644               RISE  1       

6.5.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[2]                              top                     0      4644               RISE  1       

6.5.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__64/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__64/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__65/I                                           GlobalMux               0      1842               RISE  1       
I__65/O                                           GlobalMux               137    1979               RISE  1       
I__66/I                                           ClkMux                  0      1979               RISE  1       
I__66/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[3]                              top                     0      4644               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4636
---------------------------------------   ---- 
End-of-path arrival time (ps)             4636
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__263/I                              Odrv12                         0              1001   +INF  FALL       1
I__263/O                              Odrv12                       480              1481   +INF  FALL       1
I__264/I                              LocalMux                       0              1481   +INF  FALL       1
I__264/O                              LocalMux                     274              1756   +INF  FALL       1
I__266/I                              InMux                          0              1756   +INF  FALL       1
I__266/O                              InMux                        193              1949   +INF  FALL       1
result_RNO_0_3_LC_4_6_5/in1           LogicCell40_SEQ_MODE_0000      0              1949   +INF  FALL       1
result_RNO_0_3_LC_4_6_5/lcout         LogicCell40_SEQ_MODE_0000    337              2286   +INF  FALL       1
I__73/I                               LocalMux                       0              2286   +INF  FALL       1
I__73/O                               LocalMux                     274              2560   +INF  FALL       1
I__74/I                               InMux                          0              2560   +INF  FALL       1
I__74/O                               InMux                        193              2753   +INF  FALL       1
I__75/I                               CascadeMux                     0              2753   +INF  FALL       1
I__75/O                               CascadeMux                     0              2753   +INF  FALL       1
result_RNO_3_LC_4_6_4/in2             LogicCell40_SEQ_MODE_0000      0              2753   +INF  FALL       1
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000    312              3065   +INF  FALL       1
I__76/I                               Odrv4                          0              3065   +INF  FALL       1
I__76/O                               Odrv4                        330              3395   +INF  FALL       1
I__77/I                               Span4Mux_h                     0              3395   +INF  FALL       1
I__77/O                               Span4Mux_h                   281              3676   +INF  FALL       1
I__78/I                               Span4Mux_s3_h                  0              3676   +INF  FALL       1
I__78/O                               Span4Mux_s3_h                206              3881   +INF  FALL       1
I__79/I                               IoSpan4Mux                     0              3881   +INF  FALL       1
I__79/O                               IoSpan4Mux                   287              4168   +INF  FALL       1
I__80/I                               LocalMux                       0              4168   +INF  FALL       1
I__80/O                               LocalMux                     274              4442   +INF  FALL       1
I__81/I                               IoInMux                        0              4442   +INF  FALL       1
I__81/O                               IoInMux                      193              4636   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              4636   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7079
---------------------------------------   ---- 
End-of-path arrival time (ps)             7079
 
Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                                                                          top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in                                                                  IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                                                                           IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                                                                          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                                                                           PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__84/I                                                                                       Odrv12                         0              1001   +INF  FALL       1
I__84/O                                                                                       Odrv12                       480              1481   +INF  FALL       1
I__85/I                                                                                       Sp12to4                        0              1481   +INF  FALL       1
I__85/O                                                                                       Sp12to4                      399              1880   +INF  FALL       1
I__86/I                                                                                       Span4Mux_v                     0              1880   +INF  FALL       1
I__86/O                                                                                       Span4Mux_v                   330              2211   +INF  FALL       1
I__87/I                                                                                       LocalMux                       0              2211   +INF  FALL       1
I__87/O                                                                                       LocalMux                     274              2485   +INF  FALL       1
I__90/I                                                                                       InMux                          0              2485   +INF  FALL       1
I__90/O                                                                                       InMux                        193              2678   +INF  FALL       1
b_ibuf_RNIVOMO_2_LC_5_5_1/in3                                                                 LogicCell40_SEQ_MODE_0000      0              2678   +INF  FALL       1
b_ibuf_RNIVOMO_2_LC_5_5_1/lcout                                                               LogicCell40_SEQ_MODE_0000    256              2934   +INF  FALL       1
I__243/I                                                                                      LocalMux                       0              2934   +INF  FALL       1
I__243/O                                                                                      LocalMux                     274              3208   +INF  FALL       1
I__244/I                                                                                      InMux                          0              3208   +INF  FALL       1
I__244/O                                                                                      InMux                        193              3401   +INF  FALL       1
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in1    LogicCell40_SEQ_MODE_0000      0              3401   +INF  FALL       1
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000    337              3738   +INF  FALL       3
I__231/I                                                                                      LocalMux                       0              3738   +INF  FALL       1
I__231/O                                                                                      LocalMux                     274              4012   +INF  FALL       1
I__234/I                                                                                      InMux                          0              4012   +INF  FALL       1
I__234/O                                                                                      InMux                        193              4206   +INF  FALL       1
result_RNO_2_2_LC_5_6_2/in1                                                                   LogicCell40_SEQ_MODE_0000      0              4206   +INF  FALL       1
result_RNO_2_2_LC_5_6_2/ltout                                                                 LogicCell40_SEQ_MODE_0000    337              4542   +INF  FALL       1
I__208/I                                                                                      CascadeMux                     0              4542   +INF  FALL       1
I__208/O                                                                                      CascadeMux                     0              4542   +INF  FALL       1
result_RNO_0_2_LC_5_6_3/in2                                                                   LogicCell40_SEQ_MODE_0000      0              4542   +INF  FALL       1
result_RNO_0_2_LC_5_6_3/ltout                                                                 LogicCell40_SEQ_MODE_0000    305              4848   +INF  FALL       1
I__205/I                                                                                      CascadeMux                     0              4848   +INF  FALL       1
I__205/O                                                                                      CascadeMux                     0              4848   +INF  FALL       1
result_RNO_2_LC_5_6_4/in2                                                                     LogicCell40_SEQ_MODE_0000      0              4848   +INF  FALL       1
result_RNO_2_LC_5_6_4/lcout                                                                   LogicCell40_SEQ_MODE_0000    312              5159   +INF  FALL       1
I__186/I                                                                                      Odrv12                         0              5159   +INF  FALL       1
I__186/O                                                                                      Odrv12                       480              5639   +INF  FALL       1
I__187/I                                                                                      Sp12to4                        0              5639   +INF  FALL       1
I__187/O                                                                                      Sp12to4                      399              6038   +INF  FALL       1
I__188/I                                                                                      IoSpan4Mux                     0              6038   +INF  FALL       1
I__188/O                                                                                      IoSpan4Mux                   287              6325   +INF  FALL       1
I__189/I                                                                                      IoSpan4Mux                     0              6325   +INF  FALL       1
I__189/O                                                                                      IoSpan4Mux                   287              6612   +INF  FALL       1
I__190/I                                                                                      LocalMux                       0              6612   +INF  FALL       1
I__190/O                                                                                      LocalMux                     274              6886   +INF  FALL       1
I__191/I                                                                                      IoInMux                        0              6886   +INF  FALL       1
I__191/O                                                                                      IoInMux                      193              7079   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])                                                          PRE_IO_PIN_TYPE_010101         0              7079   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4393
---------------------------------------   ---- 
End-of-path arrival time (ps)             4393
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__150/I                              Odrv4                          0              1001   +INF  FALL       1
I__150/O                              Odrv4                        330              1332   +INF  FALL       1
I__152/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__152/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__154/I                              LocalMux                       0              1662   +INF  FALL       1
I__154/O                              LocalMux                     274              1936   +INF  FALL       1
I__158/I                              InMux                          0              1936   +INF  FALL       1
I__158/O                              InMux                        193              2130   +INF  FALL       1
result_RNO_0_1_LC_4_5_3/in1           LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
result_RNO_0_1_LC_4_5_3/ltout         LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__62/I                               CascadeMux                     0              2466   +INF  FALL       1
I__62/O                               CascadeMux                     0              2466   +INF  FALL       1
result_RNO_1_LC_4_5_4/in2             LogicCell40_SEQ_MODE_0000      0              2466   +INF  FALL       1
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000    312              2778   +INF  FALL       1
I__56/I                               Odrv4                          0              2778   +INF  FALL       1
I__56/O                               Odrv4                        330              3108   +INF  FALL       1
I__57/I                               Span4Mux_v                     0              3108   +INF  FALL       1
I__57/O                               Span4Mux_v                   330              3439   +INF  FALL       1
I__58/I                               Span4Mux_h                     0              3439   +INF  FALL       1
I__58/O                               Span4Mux_h                   281              3719   +INF  FALL       1
I__59/I                               Span4Mux_s3_h                  0              3719   +INF  FALL       1
I__59/O                               Span4Mux_s3_h                206              3925   +INF  FALL       1
I__60/I                               LocalMux                       0              3925   +INF  FALL       1
I__60/O                               LocalMux                     274              4199   +INF  FALL       1
I__61/I                               IoInMux                        0              4199   +INF  FALL       1
I__61/O                               IoInMux                      193              4393   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              4393   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6001
---------------------------------------   ---- 
End-of-path arrival time (ps)             6001
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__167/I                              Odrv4                          0              1001   +INF  FALL       1
I__167/O                              Odrv4                        330              1332   +INF  FALL       1
I__170/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__170/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__173/I                              LocalMux                       0              1662   +INF  FALL       1
I__173/O                              LocalMux                     274              1936   +INF  FALL       1
I__177/I                              InMux                          0              1936   +INF  FALL       1
I__177/O                              InMux                        193              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_4_6_7/in1         LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_4_6_7/lcout       LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__69/I                               LocalMux                       0              2466   +INF  FALL       1
I__69/O                               LocalMux                     274              2741   +INF  FALL       1
I__70/I                               InMux                          0              2741   +INF  FALL       1
I__70/O                               InMux                        193              2934   +INF  FALL       1
result_RNO_1_0_LC_4_6_1/in1           LogicCell40_SEQ_MODE_0000      0              2934   +INF  FALL       1
result_RNO_1_0_LC_4_6_1/lcout         LogicCell40_SEQ_MODE_0000    337              3270   +INF  FALL       1
I__218/I                              LocalMux                       0              3270   +INF  FALL       1
I__218/O                              LocalMux                     274              3545   +INF  FALL       1
I__219/I                              InMux                          0              3545   +INF  FALL       1
I__219/O                              InMux                        193              3738   +INF  FALL       1
result_RNO_0_LC_5_5_4/in0             LogicCell40_SEQ_MODE_0000      0              3738   +INF  FALL       1
result_RNO_0_LC_5_5_4/lcout           LogicCell40_SEQ_MODE_0000    343              4081   +INF  FALL       1
I__211/I                              Odrv12                         0              4081   +INF  FALL       1
I__211/O                              Odrv12                       480              4561   +INF  FALL       1
I__212/I                              Sp12to4                        0              4561   +INF  FALL       1
I__212/O                              Sp12to4                      399              4960   +INF  FALL       1
I__213/I                              IoSpan4Mux                     0              4960   +INF  FALL       1
I__213/O                              IoSpan4Mux                   287              5247   +INF  FALL       1
I__214/I                              IoSpan4Mux                     0              5247   +INF  FALL       1
I__214/O                              IoSpan4Mux                   287              5533   +INF  FALL       1
I__215/I                              LocalMux                       0              5533   +INF  FALL       1
I__215/O                              LocalMux                     274              5808   +INF  FALL       1
I__216/I                              IoInMux                        0              5808   +INF  FALL       1
I__216/O                              IoInMux                      193              6001   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              6001   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[3]                              top                         0              4644   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[1]                              top                         0              4644   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[2]                              top                         0              4644   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[0]                              top                         0              4644   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4636
---------------------------------------   ---- 
End-of-path arrival time (ps)             4636
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__263/I                              Odrv12                         0              1001   +INF  FALL       1
I__263/O                              Odrv12                       480              1481   +INF  FALL       1
I__264/I                              LocalMux                       0              1481   +INF  FALL       1
I__264/O                              LocalMux                     274              1756   +INF  FALL       1
I__266/I                              InMux                          0              1756   +INF  FALL       1
I__266/O                              InMux                        193              1949   +INF  FALL       1
result_RNO_0_3_LC_4_6_5/in1           LogicCell40_SEQ_MODE_0000      0              1949   +INF  FALL       1
result_RNO_0_3_LC_4_6_5/lcout         LogicCell40_SEQ_MODE_0000    337              2286   +INF  FALL       1
I__73/I                               LocalMux                       0              2286   +INF  FALL       1
I__73/O                               LocalMux                     274              2560   +INF  FALL       1
I__74/I                               InMux                          0              2560   +INF  FALL       1
I__74/O                               InMux                        193              2753   +INF  FALL       1
I__75/I                               CascadeMux                     0              2753   +INF  FALL       1
I__75/O                               CascadeMux                     0              2753   +INF  FALL       1
result_RNO_3_LC_4_6_4/in2             LogicCell40_SEQ_MODE_0000      0              2753   +INF  FALL       1
result_RNO_3_LC_4_6_4/lcout           LogicCell40_SEQ_MODE_0000    312              3065   +INF  FALL       1
I__76/I                               Odrv4                          0              3065   +INF  FALL       1
I__76/O                               Odrv4                        330              3395   +INF  FALL       1
I__77/I                               Span4Mux_h                     0              3395   +INF  FALL       1
I__77/O                               Span4Mux_h                   281              3676   +INF  FALL       1
I__78/I                               Span4Mux_s3_h                  0              3676   +INF  FALL       1
I__78/O                               Span4Mux_s3_h                206              3881   +INF  FALL       1
I__79/I                               IoSpan4Mux                     0              3881   +INF  FALL       1
I__79/O                               IoSpan4Mux                   287              4168   +INF  FALL       1
I__80/I                               LocalMux                       0              4168   +INF  FALL       1
I__80/O                               LocalMux                     274              4442   +INF  FALL       1
I__81/I                               IoInMux                        0              4442   +INF  FALL       1
I__81/O                               IoInMux                      193              4636   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              4636   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7079
---------------------------------------   ---- 
End-of-path arrival time (ps)             7079
 
Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                                                                          top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in                                                                  IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                                                                           IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                                                                          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                                                                           PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__84/I                                                                                       Odrv12                         0              1001   +INF  FALL       1
I__84/O                                                                                       Odrv12                       480              1481   +INF  FALL       1
I__85/I                                                                                       Sp12to4                        0              1481   +INF  FALL       1
I__85/O                                                                                       Sp12to4                      399              1880   +INF  FALL       1
I__86/I                                                                                       Span4Mux_v                     0              1880   +INF  FALL       1
I__86/O                                                                                       Span4Mux_v                   330              2211   +INF  FALL       1
I__87/I                                                                                       LocalMux                       0              2211   +INF  FALL       1
I__87/O                                                                                       LocalMux                     274              2485   +INF  FALL       1
I__90/I                                                                                       InMux                          0              2485   +INF  FALL       1
I__90/O                                                                                       InMux                        193              2678   +INF  FALL       1
b_ibuf_RNIVOMO_2_LC_5_5_1/in3                                                                 LogicCell40_SEQ_MODE_0000      0              2678   +INF  FALL       1
b_ibuf_RNIVOMO_2_LC_5_5_1/lcout                                                               LogicCell40_SEQ_MODE_0000    256              2934   +INF  FALL       1
I__243/I                                                                                      LocalMux                       0              2934   +INF  FALL       1
I__243/O                                                                                      LocalMux                     274              3208   +INF  FALL       1
I__244/I                                                                                      InMux                          0              3208   +INF  FALL       1
I__244/O                                                                                      InMux                        193              3401   +INF  FALL       1
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/in1    LogicCell40_SEQ_MODE_0000      0              3401   +INF  FALL       1
result_5_AdderTree2_forloop2_1_m1_forloop_1_1_regsA_result_cry_0_0_c_RNI8H6P2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000    337              3738   +INF  FALL       3
I__231/I                                                                                      LocalMux                       0              3738   +INF  FALL       1
I__231/O                                                                                      LocalMux                     274              4012   +INF  FALL       1
I__234/I                                                                                      InMux                          0              4012   +INF  FALL       1
I__234/O                                                                                      InMux                        193              4206   +INF  FALL       1
result_RNO_2_2_LC_5_6_2/in1                                                                   LogicCell40_SEQ_MODE_0000      0              4206   +INF  FALL       1
result_RNO_2_2_LC_5_6_2/ltout                                                                 LogicCell40_SEQ_MODE_0000    337              4542   +INF  FALL       1
I__208/I                                                                                      CascadeMux                     0              4542   +INF  FALL       1
I__208/O                                                                                      CascadeMux                     0              4542   +INF  FALL       1
result_RNO_0_2_LC_5_6_3/in2                                                                   LogicCell40_SEQ_MODE_0000      0              4542   +INF  FALL       1
result_RNO_0_2_LC_5_6_3/ltout                                                                 LogicCell40_SEQ_MODE_0000    305              4848   +INF  FALL       1
I__205/I                                                                                      CascadeMux                     0              4848   +INF  FALL       1
I__205/O                                                                                      CascadeMux                     0              4848   +INF  FALL       1
result_RNO_2_LC_5_6_4/in2                                                                     LogicCell40_SEQ_MODE_0000      0              4848   +INF  FALL       1
result_RNO_2_LC_5_6_4/lcout                                                                   LogicCell40_SEQ_MODE_0000    312              5159   +INF  FALL       1
I__186/I                                                                                      Odrv12                         0              5159   +INF  FALL       1
I__186/O                                                                                      Odrv12                       480              5639   +INF  FALL       1
I__187/I                                                                                      Sp12to4                        0              5639   +INF  FALL       1
I__187/O                                                                                      Sp12to4                      399              6038   +INF  FALL       1
I__188/I                                                                                      IoSpan4Mux                     0              6038   +INF  FALL       1
I__188/O                                                                                      IoSpan4Mux                   287              6325   +INF  FALL       1
I__189/I                                                                                      IoSpan4Mux                     0              6325   +INF  FALL       1
I__189/O                                                                                      IoSpan4Mux                   287              6612   +INF  FALL       1
I__190/I                                                                                      LocalMux                       0              6612   +INF  FALL       1
I__190/O                                                                                      LocalMux                     274              6886   +INF  FALL       1
I__191/I                                                                                      IoInMux                        0              6886   +INF  FALL       1
I__191/O                                                                                      IoInMux                      193              7079   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])                                                          PRE_IO_PIN_TYPE_010101         0              7079   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4393
---------------------------------------   ---- 
End-of-path arrival time (ps)             4393
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__150/I                              Odrv4                          0              1001   +INF  FALL       1
I__150/O                              Odrv4                        330              1332   +INF  FALL       1
I__152/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__152/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__154/I                              LocalMux                       0              1662   +INF  FALL       1
I__154/O                              LocalMux                     274              1936   +INF  FALL       1
I__158/I                              InMux                          0              1936   +INF  FALL       1
I__158/O                              InMux                        193              2130   +INF  FALL       1
result_RNO_0_1_LC_4_5_3/in1           LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
result_RNO_0_1_LC_4_5_3/ltout         LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__62/I                               CascadeMux                     0              2466   +INF  FALL       1
I__62/O                               CascadeMux                     0              2466   +INF  FALL       1
result_RNO_1_LC_4_5_4/in2             LogicCell40_SEQ_MODE_0000      0              2466   +INF  FALL       1
result_RNO_1_LC_4_5_4/lcout           LogicCell40_SEQ_MODE_0000    312              2778   +INF  FALL       1
I__56/I                               Odrv4                          0              2778   +INF  FALL       1
I__56/O                               Odrv4                        330              3108   +INF  FALL       1
I__57/I                               Span4Mux_v                     0              3108   +INF  FALL       1
I__57/O                               Span4Mux_v                   330              3439   +INF  FALL       1
I__58/I                               Span4Mux_h                     0              3439   +INF  FALL       1
I__58/O                               Span4Mux_h                   281              3719   +INF  FALL       1
I__59/I                               Span4Mux_s3_h                  0              3719   +INF  FALL       1
I__59/O                               Span4Mux_s3_h                206              3925   +INF  FALL       1
I__60/I                               LocalMux                       0              3925   +INF  FALL       1
I__60/O                               LocalMux                     274              4199   +INF  FALL       1
I__61/I                               IoInMux                        0              4199   +INF  FALL       1
I__61/O                               IoInMux                      193              4393   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              4393   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6001
---------------------------------------   ---- 
End-of-path arrival time (ps)             6001
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__167/I                              Odrv4                          0              1001   +INF  FALL       1
I__167/O                              Odrv4                        330              1332   +INF  FALL       1
I__170/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__170/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__173/I                              LocalMux                       0              1662   +INF  FALL       1
I__173/O                              LocalMux                     274              1936   +INF  FALL       1
I__177/I                              InMux                          0              1936   +INF  FALL       1
I__177/O                              InMux                        193              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_4_6_7/in1         LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_4_6_7/lcout       LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__69/I                               LocalMux                       0              2466   +INF  FALL       1
I__69/O                               LocalMux                     274              2741   +INF  FALL       1
I__70/I                               InMux                          0              2741   +INF  FALL       1
I__70/O                               InMux                        193              2934   +INF  FALL       1
result_RNO_1_0_LC_4_6_1/in1           LogicCell40_SEQ_MODE_0000      0              2934   +INF  FALL       1
result_RNO_1_0_LC_4_6_1/lcout         LogicCell40_SEQ_MODE_0000    337              3270   +INF  FALL       1
I__218/I                              LocalMux                       0              3270   +INF  FALL       1
I__218/O                              LocalMux                     274              3545   +INF  FALL       1
I__219/I                              InMux                          0              3545   +INF  FALL       1
I__219/O                              InMux                        193              3738   +INF  FALL       1
result_RNO_0_LC_5_5_4/in0             LogicCell40_SEQ_MODE_0000      0              3738   +INF  FALL       1
result_RNO_0_LC_5_5_4/lcout           LogicCell40_SEQ_MODE_0000    343              4081   +INF  FALL       1
I__211/I                              Odrv12                         0              4081   +INF  FALL       1
I__211/O                              Odrv12                       480              4561   +INF  FALL       1
I__212/I                              Sp12to4                        0              4561   +INF  FALL       1
I__212/O                              Sp12to4                      399              4960   +INF  FALL       1
I__213/I                              IoSpan4Mux                     0              4960   +INF  FALL       1
I__213/O                              IoSpan4Mux                   287              5247   +INF  FALL       1
I__214/I                              IoSpan4Mux                     0              5247   +INF  FALL       1
I__214/O                              IoSpan4Mux                   287              5533   +INF  FALL       1
I__215/I                              LocalMux                       0              5533   +INF  FALL       1
I__215/O                              LocalMux                     274              5808   +INF  FALL       1
I__216/I                              IoInMux                        0              5808   +INF  FALL       1
I__216/O                              IoInMux                      193              6001   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              6001   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[3]                              top                         0              4644   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[1]                              top                         0              4644   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__66/I                                           ClkMux                      0              1979  RISE       1
I__66/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[2]                              top                         0              4644   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__64/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__64/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__65/I                                           GlobalMux                   0              1842  RISE       1
I__65/O                                           GlobalMux                 137              1979  RISE       1
I__67/I                                           ClkMux                      0              1979  RISE       1
I__67/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[0]                              top                         0              4644   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

