

================================================================
== Vitis HLS Report for 'loadDDR_data_15_Pipeline_loadDDR_data'
================================================================
* Date:           Fri Jan  9 14:27:37 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.765 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadDDR_data  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       96|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       34|      149|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_113_p2                |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_107_p2               |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load       |  32|          2|   31|         62|
    |dualInfeasLbRay_fifo_i_blk_n  |   8|          2|    1|          2|
    |gmem1_blk_n_R                 |   8|          2|    1|          2|
    |i_fu_48                       |  32|          2|   31|         62|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  96|         12|   66|        132|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  loadDDR_data.15_Pipeline_loadDDR_data|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  loadDDR_data.15_Pipeline_loadDDR_data|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  loadDDR_data.15_Pipeline_loadDDR_data|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  loadDDR_data.15_Pipeline_loadDDR_data|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  loadDDR_data.15_Pipeline_loadDDR_data|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  loadDDR_data.15_Pipeline_loadDDR_data|  return value|
|m_axi_gmem1_AWVALID                    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREADY                    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWADDR                     |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWID                       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLEN                      |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE                     |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWBURST                    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK                     |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE                    |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWPROT                     |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWQOS                      |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREGION                   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWUSER                     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WVALID                     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WREADY                     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WDATA                      |  out|  512|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WSTRB                      |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WLAST                      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WID                        |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WUSER                      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARVALID                    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREADY                    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARADDR                     |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARID                       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLEN                      |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE                     |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARBURST                    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK                     |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE                    |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARPROT                     |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARQOS                      |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREGION                   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARUSER                     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RVALID                     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RREADY                     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RDATA                      |   in|  512|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RLAST                      |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RID                        |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM                   |   in|   13|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RUSER                      |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RRESP                      |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BVALID                     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BREADY                     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BRESP                      |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BID                        |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BUSER                      |   in|    1|       m_axi|                                  gmem1|       pointer|
|dualInfeasLbRay_fifo_i_din             |  out|  512|     ap_fifo|                 dualInfeasLbRay_fifo_i|       pointer|
|dualInfeasLbRay_fifo_i_num_data_valid  |   in|    3|     ap_fifo|                 dualInfeasLbRay_fifo_i|       pointer|
|dualInfeasLbRay_fifo_i_fifo_cap        |   in|    3|     ap_fifo|                 dualInfeasLbRay_fifo_i|       pointer|
|dualInfeasLbRay_fifo_i_full_n          |   in|    1|     ap_fifo|                 dualInfeasLbRay_fifo_i|       pointer|
|dualInfeasLbRay_fifo_i_write           |  out|    1|     ap_fifo|                 dualInfeasLbRay_fifo_i|       pointer|
|p_read                                 |   in|   32|     ap_none|                                 p_read|        scalar|
|sext_ln58                              |   in|   58|     ap_none|                              sext_ln58|        scalar|
+---------------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln58_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln58_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln58"   --->   Operation 7 'read' 'sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_19 = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 9 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln58_cast = sext i58 %sext_ln58_read"   --->   Operation 10 'sext' 'sext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_34, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 13 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 14 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 17 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %i_load" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 19 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%icmp_ln58 = icmp_slt  i32 %zext_ln58, i32 %p_read_19" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 20 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %loadDDR_data.15.exit.exitStub, void %for.inc.split.i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 21 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln58 = add i31 %i_load, i31 1" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 22 'add' 'add_ln58' <Predicate = (icmp_ln58)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln58 = muxlogic i31 %add_ln58"   --->   Operation 23 'muxlogic' 'muxLogicData_to_store_ln58' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln58 = muxlogic i31 %i"   --->   Operation 24 'muxlogic' 'muxLogicAddr_to_store_ln58' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%store_ln58 = store i31 %add_ln58, i31 %i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 25 'store' 'store_ln58' <Predicate = (icmp_ln58)> <Delay = 0.40>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln58_cast" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 26 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:59->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 27 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 28 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_gmem1_addr_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_gmem1_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.84ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem1_addr" [./basic_helper.hpp:60->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 30 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 0.84> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln61 = muxlogic i512 %gmem1_addr_read"   --->   Operation 31 'muxlogic' 'muxLogicData_to_write_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.91ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasLbRay_fifo_i, i512 %gmem1_addr_read" [./basic_helper.hpp:61->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 32 'write' 'write_ln61' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc.i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 33 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualInfeasLbRay_fifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca       ) [ 010]
muxLogicCE_to_sext_ln58_read  (muxlogic     ) [ 000]
sext_ln58_read                (read         ) [ 000]
muxLogicCE_to_p_read_19       (muxlogic     ) [ 000]
p_read_19                     (read         ) [ 000]
sext_ln58_cast                (sext         ) [ 011]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
muxLogicData_to_store_ln0     (muxlogic     ) [ 000]
muxLogicAddr_to_store_ln0     (muxlogic     ) [ 000]
store_ln0                     (store        ) [ 000]
br_ln0                        (br           ) [ 000]
MuxLogicAddr_to_i_load        (muxlogic     ) [ 000]
i_load                        (load         ) [ 000]
zext_ln58                     (zext         ) [ 000]
icmp_ln58                     (icmp         ) [ 010]
br_ln58                       (br           ) [ 000]
add_ln58                      (add          ) [ 000]
muxLogicData_to_store_ln58    (muxlogic     ) [ 000]
muxLogicAddr_to_store_ln58    (muxlogic     ) [ 000]
store_ln58                    (store        ) [ 000]
gmem1_addr                    (getelementptr) [ 000]
specpipeline_ln59             (specpipeline ) [ 000]
specloopname_ln58             (specloopname ) [ 000]
muxLogicCE_to_gmem1_addr_read (muxlogic     ) [ 000]
gmem1_addr_read               (read         ) [ 000]
muxLogicData_to_write_ln61    (muxlogic     ) [ 000]
write_ln61                    (write        ) [ 000]
br_ln58                       (br           ) [ 000]
ret_ln0                       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln58">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dualInfeasLbRay_fifo_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasLbRay_fifo_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln58_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="58" slack="0"/>
<pin id="54" dir="0" index="1" bw="58" slack="0"/>
<pin id="55" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln58_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_19_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="gmem1_addr_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="512" slack="0"/>
<pin id="66" dir="0" index="1" bw="512" slack="0"/>
<pin id="67" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln61_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="512" slack="0"/>
<pin id="72" dir="0" index="2" bw="512" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="muxLogicCE_to_sext_ln58_read_fu_77">
<pin_list>
<pin id="78" dir="1" index="0" bw="58" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sext_ln58_read/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="muxLogicCE_to_p_read_19_fu_79">
<pin_list>
<pin id="80" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_19/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln58_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="58" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="muxLogicData_to_store_ln0_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="muxLogicAddr_to_store_ln0_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="31" slack="0"/>
<pin id="91" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="31" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="MuxLogicAddr_to_i_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="0"/>
<pin id="99" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln58_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln58_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln58_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="muxLogicData_to_store_ln58_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln58/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="muxLogicAddr_to_store_ln58_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="0"/>
<pin id="125" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln58/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln58_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="31" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem1_addr_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="muxLogicCE_to_gmem1_addr_read_fu_137">
<pin_list>
<pin id="138" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="muxLogicData_to_write_ln61_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="512" slack="0"/>
<pin id="141" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln61/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="sext_ln58_cast_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="64" pin="2"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="52" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="100" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="113" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="131" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="142"><net_src comp="64" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="48" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="156"><net_src comp="81" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: dualInfeasLbRay_fifo_i | {2 }
 - Input state : 
	Port: loadDDR_data.15_Pipeline_loadDDR_data : p_read | {1 }
	Port: loadDDR_data.15_Pipeline_loadDDR_data : gmem1 | {2 }
	Port: loadDDR_data.15_Pipeline_loadDDR_data : sext_ln58 | {1 }
	Port: loadDDR_data.15_Pipeline_loadDDR_data : dualInfeasLbRay_fifo_i | {}
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		zext_ln58 : 2
		icmp_ln58 : 3
		br_ln58 : 4
		add_ln58 : 2
		muxLogicData_to_store_ln58 : 3
		muxLogicAddr_to_store_ln58 : 1
		store_ln58 : 3
	State 2
		gmem1_addr_read : 1
		muxLogicData_to_write_ln61 : 1
		write_ln61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln58_fu_113           |    0    |    31   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln58_fu_107           |    0    |    16   |
|----------|--------------------------------------|---------|---------|
|          |       sext_ln58_read_read_fu_52      |    0    |    0    |
|   read   |         p_read_19_read_fu_58         |    0    |    0    |
|          |      gmem1_addr_read_read_fu_64      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln61_write_fu_69        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |  muxLogicCE_to_sext_ln58_read_fu_77  |    0    |    0    |
|          |     muxLogicCE_to_p_read_19_fu_79    |    0    |    0    |
|          |    muxLogicData_to_store_ln0_fu_85   |    0    |    0    |
|          |    muxLogicAddr_to_store_ln0_fu_89   |    0    |    0    |
| muxlogic |     MuxLogicAddr_to_i_load_fu_97     |    0    |    0    |
|          |   muxLogicData_to_store_ln58_fu_119  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln58_fu_123  |    0    |    0    |
|          | muxLogicCE_to_gmem1_addr_read_fu_137 |    0    |    0    |
|          |   muxLogicData_to_write_ln61_fu_139  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |         sext_ln58_cast_fu_81         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln58_fu_103           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    47   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_143      |   31   |
|sext_ln58_cast_reg_153|   64   |
+----------------------+--------+
|         Total        |   95   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   47   |
+-----------+--------+--------+
