#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jan 27 14:06:58 2024
# Process ID: 24032
# Current directory: /home/vlsi1_010hs23/ex6/vivado
# Command line: vivado -mode batch -source scripts/init_proj.tcl
# Log file: /home/vlsi1_010hs23/ex6/vivado/vivado.log
# Journal file: /home/vlsi1_010hs23/ex6/vivado/vivado.jou
#-----------------------------------------------------------
source scripts/init_proj.tcl
# source scripts/check_vivado.tcl
## if {[version -short] ne "2017.2"} {
##     error "ERROR: This project requires Vivado 2017.2!"
## }
# source scripts/proj_config.tcl
## set project_name ex6
# proc gen_concat {scope nports {suffix ""}} {
#     set path $scope/concat
#     if {$suffix ne ""} {
#         set path [format "%s_%s" $path $suffix]
#     }
#     create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 $path
#     set_property -dict [list CONFIG.NUM_PORTS $nports] [get_bd_cells $path]
# }
# proc gen_slices {scope} {
#     foreach slice [list \
#         [list vde 26 26] \
#         [list hsync 25 25] \
#         [list vsync 24 24] \
#         [list r 23 16] \
#         [list g 15 8] \
#         [list b 7 0] \
#     ] {
#         set path [format "%s/slice_%s" $scope [lindex $slice 0]]
#         set from [lindex $slice 1]
#         set to [lindex $slice 2]
#         set width [expr $from - $to + 1]
#         create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 $path
#         set_property -dict [list \
#                 CONFIG.DIN_WIDTH    {27} \
#                 CONFIG.DIN_FROM     $from \
#                 CONFIG.DIN_TO       $to \
#                 CONFIG.DOUT_WIDTH   $width \
#             ] [get_bd_cells $path]
#     }
# }
# create_project $project_name . -part xc7z020clg400-1
# set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 -norecurse [glob ../sourcecode/*]
# add_files -fileset constrs_1 -norecurse ./constraints/zybo-z7.xdc
# update_compile_order -fileset sources_1
# set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
# set_property strategy Performance_Retiming [get_runs impl_1]
# set_property ip_repo_paths ./ip_repo [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vlsi1_010hs23/ex6/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/data/ip'.
# source scripts/msg_config.tcl
## set_msg_config -id {BD 41-1731} -new_severity {INFO}
## set_msg_config -id {BD 41-1306} -new_severity {INFO}
## set_msg_config -id {BD 41-927} -new_severity {INFO}
# create_bd_design zybo_top
Wrote  : </home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/zybo_top.bd> 
# create_bd_port -dir I -type clk clk_i
# set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports {clk_i}]
# create_bd_port -dir I -from 3 -to 0 switch_i
# create_bd_port -dir I -from 3 -to 0 btn_i
# create_bd_port -dir O -from 3 -to 0 led_o
# create_bd_port -dir O hdmi_rx_hpd_o
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_rx_ddc
# foreach suffix [list p n] {
#     create_bd_port -dir I               hdmi_rx_clk_${suffix}_i
#     create_bd_port -dir I -from 2 -to 0 hdmi_rx_${suffix}_i
# }
# foreach suffix [list p n] {
#     create_bd_port -dir O               hdmi_tx_clk_${suffix}_o
#     create_bd_port -dir O -from 2 -to 0 hdmi_tx_${suffix}_o
# }
# create_bd_cell -type hier hdmi_rx
# create_bd_pin -dir I hdmi_rx/clk_i
# foreach suffix [list p n] {
#     create_bd_pin -dir I -from 2 -to 0 hdmi_rx/hdmi_${suffix}_i
#     create_bd_pin -dir I hdmi_rx/hdmi_clk_${suffix}_i
# }
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_rx/ddc
# create_bd_pin -dir I hdmi_rx/ready_i
# create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 hdmi_rx/clk_gen
# set_property -dict [list \
#         CONFIG.PRIMITIVE                    {PLL} \
#         CONFIG.USE_RESET                    {false} \
#         CONFIG.PRIM_IN_FREQ.VALUE_SRC       {USER} \
#         CONFIG.PRIM_IN_FREQ                 {125} \
#         CONFIG.FEEDBACK_SOURCE              {FDBK_AUTO} \
#         CONFIG.CLKIN1_JITTER_PS             {80.0} \
#         CONFIG.MMCM_DIVCLK_DIVIDE           {5} \
#         CONFIG.MMCM_CLKFBOUT_MULT_F         {48} \
#         CONFIG.MMCM_COMPENSATION            {ZHOLD} \
#         CONFIG.NUM_OUT_CLKS                 {2} \
#         CONFIG.MMCM_CLKIN1_PERIOD           {8.000} \
#         CONFIG.CLKOUT1_REQUESTED_OUT_FREQ   {200.000} \
#         CONFIG.CLKOUT1_DRIVES               {BUFG} \
#         CONFIG.MMCM_CLKOUT0_DIVIDE_F        {6} \
#         CONFIG.CLKOUT1_JITTER               {161.296} \
#         CONFIG.CLKOUT1_PHASE_ERROR          {222.305} \
#         CONFIG.CLKOUT2_USED                 {true} \
#         CONFIG.MMCM_CLKIN2_PERIOD           {10.000} \
#         CONFIG.CLKOUT2_REQUESTED_OUT_FREQ   {150.000} \
#         CONFIG.MMCM_CLKOUT1_DIVIDE_F        {8} \
#         CONFIG.CLKOUT2_JITTER               {168.006} \
#         CONFIG.CLKOUT2_PHASE_ERROR          {222.305} \
#     ] [get_bd_cells hdmi_rx/clk_gen]
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter MMCM_CLKOUT1_DIVIDE_F on /hdmi_rx/clk_gen. Parameter does not exist
# connect_bd_net [get_bd_pins hdmi_rx/clk_gen/clk_in1] [get_bd_pins hdmi_rx/clk_i]
# create_bd_cell -type module -reference rst_gen_wrap hdmi_rx/rst_gen
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vlsi1_010hs23/ex6/vivado/ip_repo'.
# connect_bd_net [get_bd_pins hdmi_rx/rst_gen/clk_i]  [get_bd_pins hdmi_rx/clk_gen/clk_out2]
INFO: [BD 41-1731] Type mismatch between connected pins: /hdmi_rx/rst_gen/clk_i(undef) and /hdmi_rx/clk_gen/clk_out2(clk)
# connect_bd_net [get_bd_pins hdmi_rx/rst_gen/rst_ni] [get_bd_pins hdmi_rx/clk_gen/locked]
# create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.9 hdmi_rx/dvi2rgb
# set_property -dict [list \
#         CONFIG.kRstActiveHigh   {false} \
#         CONFIG.kDebug           {false} \
#         CONFIG.kClkRange        {1} \
#         CONFIG.kEdidFileName    {dgl_1080p_cea.data} \
#     ] [get_bd_cells hdmi_rx/dvi2rgb]
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter kDebug on /hdmi_rx/dvi2rgb. Parameter does not exist
# connect_bd_net [get_bd_pins hdmi_rx/dvi2rgb/RefClk] [get_bd_pins hdmi_rx/clk_gen/clk_out1]
# connect_bd_net [get_bd_pins hdmi_rx/dvi2rgb/aRst_n] [get_bd_pins hdmi_rx/rst_gen/rst_no]
INFO: [BD 41-1731] Type mismatch between connected pins: /hdmi_rx/dvi2rgb/aRst_n(rst) and /hdmi_rx/rst_gen/rst_no(undef)
# foreach suffix [list p n] {
#     connect_bd_net [get_bd_pins hdmi_rx/dvi2rgb/TMDS_Data_${suffix}] \
#         [get_bd_pins hdmi_rx/hdmi_${suffix}_i]
#     connect_bd_net [get_bd_pins hdmi_rx/dvi2rgb/TMDS_Clk_${suffix}] \
#         [get_bd_pins hdmi_rx/hdmi_clk_${suffix}_i]
# }
INFO: [BD 41-1306] The connection to interface pin /hdmi_rx/dvi2rgb/TMDS_Data_p is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
INFO: [BD 41-1306] The connection to interface pin /hdmi_rx/dvi2rgb/TMDS_Clk_p is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
INFO: [BD 41-1306] The connection to interface pin /hdmi_rx/dvi2rgb/TMDS_Data_n is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
INFO: [BD 41-1306] The connection to interface pin /hdmi_rx/dvi2rgb/TMDS_Clk_n is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
# connect_bd_intf_net [get_bd_intf_pins hdmi_rx/dvi2rgb/DDC] [get_bd_intf_pins hdmi_rx/ddc]
# create_bd_pin -dir O hdmi_rx/proc_clk_o
# create_bd_pin -dir O hdmi_rx/hdmi_clk_o
# create_bd_pin -dir O hdmi_rx/hdmi_rst_no
# create_bd_pin -dir O hdmi_rx/valid_o
# connect_bd_net [create_bd_pin -dir O hdmi_rx/rst_o]  [get_bd_pins hdmi_rx/rst_gen/rst_o]
# connect_bd_net [create_bd_pin -dir O hdmi_rx/rst_no] [get_bd_pins hdmi_rx/rst_gen/rst_no]
# foreach p [list r g b vsync hsync vde] {
#     create_bd_pin -dir O hdmi_rx/${p}_o
# }
# create_bd_cell -type hier hdmi_tx
# foreach sig [list rst_ proc_clk_ hdmi_clk_ hdmi_rst_n] {
#     create_bd_pin -dir I hdmi_tx/${sig}i
# }
# foreach p [list r g b vsync hsync vde valid] {
#     create_bd_pin -dir I hdmi_tx/${p}_i
# }
# create_bd_pin -dir O hdmi_tx/ready_o
# create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 hdmi_tx/rgb2dvi
# set_property -dict [list \
#         CONFIG.kRstActiveHigh   {false} \
#         CONFIG.kClkPrimitive    {MMCM} \
#     ] [get_bd_cells hdmi_tx/rgb2dvi]
# connect_bd_net [get_bd_pins hdmi_tx/rgb2dvi/aRst_n]     [get_bd_pins hdmi_tx/hdmi_rst_ni]
# connect_bd_net [get_bd_pins hdmi_tx/rgb2dvi/PixelClk]   [get_bd_pins hdmi_tx/hdmi_clk_i]
# gen_concat "hdmi_tx" 6
# set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells hdmi_tx/concat]
# set_property -dict [list CONFIG.IN0_WIDTH {8}] [get_bd_cells hdmi_tx/concat]
# set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells hdmi_tx/concat]
# set_property -dict [list CONFIG.IN1_WIDTH {8}] [get_bd_cells hdmi_tx/concat]
# set_property -dict [list CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells hdmi_tx/concat]
# set_property -dict [list CONFIG.IN2_WIDTH {8}] [get_bd_cells hdmi_tx/concat]
# gen_slices "hdmi_tx"
# gen_concat "hdmi_tx" 3 "rgb"
# set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells hdmi_tx/concat_rgb]
# set_property -dict [list CONFIG.IN0_WIDTH {8}] [get_bd_cells hdmi_tx/concat_rgb]
# set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells hdmi_tx/concat_rgb]
# set_property -dict [list CONFIG.IN1_WIDTH {8}] [get_bd_cells hdmi_tx/concat_rgb]
# set_property -dict [list CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells hdmi_tx/concat_rgb]
# set_property -dict [list CONFIG.IN2_WIDTH {8}] [get_bd_cells hdmi_tx/concat_rgb]
# foreach suffix [list n p] {
#     create_bd_pin -dir O hdmi_tx/hdmi_clk_${suffix}_o
#     create_bd_pin -dir O -from 2 -to 0 hdmi_tx/hdmi_${suffix}_o
# }
# source scripts/bd_config.tcl
## set topname zybo_top
## set bddir $project_name.srcs/sources_1/bd/$topname
# make_wrapper -files [get_files ${bddir}/${topname}.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/hdmi_rx/clk_i
/hdmi_rx/hdmi_p_i
/hdmi_rx/hdmi_clk_p_i
/hdmi_rx/hdmi_n_i
/hdmi_rx/hdmi_clk_n_i
/hdmi_rx/ready_i
/hdmi_tx/rst_i
/hdmi_tx/proc_clk_i
/hdmi_tx/hdmi_clk_i
/hdmi_tx/r_i
/hdmi_tx/g_i
/hdmi_tx/b_i
/hdmi_tx/vsync_i
/hdmi_tx/hsync_i
/hdmi_tx/vde_i
/hdmi_tx/valid_i
/hdmi_tx/rgb2dvi/vid_pData
/hdmi_tx/rgb2dvi/vid_pVDE
/hdmi_tx/rgb2dvi/vid_pHSync
/hdmi_tx/rgb2dvi/vid_pVSync
/hdmi_tx/slice_vde/Din
/hdmi_tx/slice_hsync/Din
/hdmi_tx/slice_vsync/Din
/hdmi_tx/slice_r/Din
/hdmi_tx/slice_g/Din
/hdmi_tx/slice_b/Din

Wrote  : </home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/zybo_top.bd> 
Verilog Output written to : /home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v
Verilog Output written to : /home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top_wrapper.v
# add_files -norecurse $bddir/hdl/${topname}_wrapper.v
# update_compile_order -fileset sources_1
# set_property top zybo_top_wrapper [current_fileset]
# update_compile_order -fileset sources_1
# set_property synth_checkpoint_mode None [get_files ${bddir}/${topname}.bd]
INFO: [Common 17-206] Exiting Vivado at Sat Jan 27 14:07:32 2024...
