{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733912621330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733912621331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 11:23:41 2024 " "Processing started: Wed Dec 11 11:23:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733912621331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912621331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912621331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733912621783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733912621783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behavioral " "Found design unit 1: pwm-behavioral" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630883 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behavioral " "Found design unit 1: Counter-behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_calculator-Behavioral " "Found design unit 1: Distance_calculator-Behavioral" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_calculator " "Found entity 1: Distance_calculator" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigger_Generator-Behavioral " "Found design unit 1: Trigger_Generator-Behavioral" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trigger_Generator " "Found entity 1: Trigger_Generator" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "range_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file range_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Range_Sensor-Behavioral " "Found design unit 1: Range_Sensor-Behavioral" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Range_Sensor " "Found entity 1: Range_Sensor" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdecoder-Behavioral " "Found design unit 1: segmentdecoder-Behavioral" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630901 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdecoder " "Found entity 1: segmentdecoder" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630904 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdriver-Behavioral " "Found design unit 1: segmentdriver-Behavioral" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630908 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdriver " "Found entity 1: segmentdriver" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-behavioral " "Found design unit 1: sine_rom-behavioral" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630911 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-behavioral " "Found design unit 1: Servo-behavioral" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Found entity 1: Servo" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_design-behavioral " "Found design unit 1: Top_design-behavioral" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_design " "Found entity 1: Top_design" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soundspeedrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soundspeedrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundSpeedROM-Behavioral " "Found design unit 1: SoundSpeedROM-Behavioral" {  } { { "SoundSpeedROM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SoundSpeedROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630919 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundSpeedROM " "Found entity 1: SoundSpeedROM" {  } { { "SoundSpeedROM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SoundSpeedROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackboxram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackboxram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlackBoxRAM-BlackBox " "Found design unit 1: BlackBoxRAM-BlackBox" {  } { { "BlackBoxRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/BlackBoxRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630922 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlackBoxRAM " "Found entity 1: BlackBoxRAM" {  } { { "BlackBoxRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/BlackBoxRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733912630922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912630922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_design " "Elaborating entity \"Top_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733912631148 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we Top_design.vhd(74) " "VHDL Signal Declaration warning at Top_design.vhd(74): used implicit default value for signal \"we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733912631149 "|Top_design"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "boxaddr Top_design.vhd(75) " "VHDL Signal Declaration warning at Top_design.vhd(75): used implicit default value for signal \"boxaddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733912631149 "|Top_design"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "radar_data Top_design.vhd(76) " "VHDL Signal Declaration warning at Top_design.vhd(76): used implicit default value for signal \"radar_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733912631149 "|Top_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_calculator Distance_calculator:Pulse_width " "Elaborating entity \"Distance_calculator\" for hierarchy \"Distance_calculator:Pulse_width\"" {  } { { "Top_design.vhd" "Pulse_width" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631150 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Temperature Distance_Calculation.vhd(42) " "VHDL Signal Declaration warning at Distance_Calculation.vhd(42): used explicit default value for signal \"Temperature\" because signal was never assigned a value" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631151 "|Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Distance_calculator:Pulse_width\|Counter:Counter_pulse " "Elaborating entity \"Counter\" for hierarchy \"Distance_calculator:Pulse_width\|Counter:Counter_pulse\"" {  } { { "Distance_Calculation.vhd" "Counter_pulse" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631152 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Counter.vhd(31) " "VHDL Process Statement warning at Counter.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733912631153 "|Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundSpeedROM Distance_calculator:Pulse_width\|SoundSpeedROM:Sound_rom " "Elaborating entity \"SoundSpeedROM\" for hierarchy \"Distance_calculator:Pulse_width\|SoundSpeedROM:Sound_rom\"" {  } { { "Distance_Calculation.vhd" "Sound_rom" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdriver segmentdriver:segment_driver " "Elaborating entity \"segmentdriver\" for hierarchy \"segmentdriver:segment_driver\"" {  } { { "Top_design.vhd" "segment_driver" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631155 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "display segmentdriver.vhd(44) " "VHDL Signal Declaration warning at segmentdriver.vhd(44): used explicit default value for signal \"display\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631156 "|Top_design|segmentdriver:segment_driver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hundreds segmentdriver.vhd(45) " "VHDL Signal Declaration warning at segmentdriver.vhd(45): used explicit default value for signal \"hundreds\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631156 "|Top_design|segmentdriver:segment_driver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tens segmentdriver.vhd(46) " "VHDL Signal Declaration warning at segmentdriver.vhd(46): used explicit default value for signal \"tens\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631156 "|Top_design|segmentdriver:segment_driver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones segmentdriver.vhd(47) " "VHDL Signal Declaration warning at segmentdriver.vhd(47): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631156 "|Top_design|segmentdriver:segment_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdecoder segmentdriver:segment_driver\|segmentdecoder:uut " "Elaborating entity \"segmentdecoder\" for hierarchy \"segmentdriver:segment_driver\|segmentdecoder:uut\"" {  } { { "segmentdriver.vhd" "uut" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider segmentdriver:segment_driver\|clock_divider:uut1 " "Elaborating entity \"clock_divider\" for hierarchy \"segmentdriver:segment_driver\|clock_divider:uut1\"" {  } { { "segmentdriver.vhd" "uut1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631158 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_divider.vhd(27) " "VHDL Process Statement warning at clock_divider.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733912631159 "|Top_design|segmentdriver:segment_driver|clock_divider:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo Servo:servo_pwm " "Elaborating entity \"Servo\" for hierarchy \"Servo:servo_pwm\"" {  } { { "Top_design.vhd" "servo_pwm" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_done Servo.vhd(44) " "Verilog HDL or VHDL warning at Servo.vhd(44): object \"step_done\" assigned a value but never read" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733912631162 "|Top_design|Servo:servo_pwm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "trig_cnt Servo.vhd(51) " "VHDL Signal Declaration warning at Servo.vhd(51): used explicit default value for signal \"trig_cnt\" because signal was never assigned a value" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631162 "|Top_design|Servo:servo_pwm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cnt_max Servo.vhd(52) " "VHDL Signal Declaration warning at Servo.vhd(52): used explicit default value for signal \"cnt_max\" because signal was never assigned a value" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733912631162 "|Top_design|Servo:servo_pwm"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "9 8 Servo.vhd(58) " "VHDL expression error at Servo.vhd(58): expression has 9 elements, but must have 8 elements" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 58 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1733912631162 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Servo:servo_pwm " "Can't elaborate user hierarchy \"Servo:servo_pwm\"" {  } { { "Top_design.vhd" "servo_pwm" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 102 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733912631162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733912631318 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 11 11:23:51 2024 " "Processing ended: Wed Dec 11 11:23:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733912631318 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733912631318 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733912631318 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912631318 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733912631943 ""}
