# 16-bit-adder-with-flags-verilog-

This is a small project on a 16-bit binary adder with standard flags.

The 16-bit adder is formed by cascading four 4-bit adder which includes four Full adders which is further made of two Half adders.

<img width="907" height="724" alt="image" src="https://github.com/user-attachments/assets/f28b410b-41a1-4c68-8cc8-e9024ee47497" />
