
SurveillanceSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001487c  08000234  08000234  00010234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  08014ab0  08014ab0  00024ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015248  08015248  00025248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015250  08015250  00025250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015254  08015254  00025254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .trace        00000000  20000000  20000000  00030078  2**0
                  CONTENTS
  7 .data         00000078  20000000  08015258  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000027c4  20000078  080152d0  00030078  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  2000283c  080152d0  0003283c  2**0
                  ALLOC
 10 .ARM.attributes 00000036  00000000  00000000  00030078  2**0
                  CONTENTS, READONLY
 11 .debug_info   000447a3  00000000  00000000  000300ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000a763  00000000  00000000  00074851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002ae8  00000000  00000000  0007efb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 000024d0  00000000  00000000  00081aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000418de  00000000  00000000  00083f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000445ef  00000000  00000000  000c584e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016a6ba  00000000  00000000  00109e3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  002744f7  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a948  00000000  00000000  00274548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	; (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	e000      	b.n	8000246 <__do_global_dtors_aux+0x12>
 8000244:	bf00      	nop
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	20000078 	.word	0x20000078
 8000250:	00000000 	.word	0x00000000
 8000254:	08014a98 	.word	0x08014a98

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	; (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <frame_dummy+0x18>)
 8000262:	e000      	b.n	8000266 <frame_dummy+0xe>
 8000264:	bf00      	nop
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	2000007c 	.word	0x2000007c
 8000270:	08014a98 	.word	0x08014a98

08000274 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000274:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000276:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027a:	4917      	ldr	r1, [pc, #92]	; (80002d8 <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 800027c:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000280:	4816      	ldr	r0, [pc, #88]	; (80002dc <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000282:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000284:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 8000288:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028a:	4815      	ldr	r0, [pc, #84]	; (80002e0 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800028c:	4912      	ldr	r1, [pc, #72]	; (80002d8 <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 800028e:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000290:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000292:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000296:	4913      	ldr	r1, [pc, #76]	; (80002e4 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 8000298:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029a:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 800029e:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a0:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a4:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002a8:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002ac:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b0:	490d      	ldr	r1, [pc, #52]	; (80002e8 <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b2:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002b6:	4770      	bx	lr

080002b8 <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002b8:	f7ff bffe 	b.w	80002b8 <__tx_BadHandler>

080002bc <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002bc:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002be:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c2:	4770      	bx	lr

080002c4 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c4:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002c6:	f000 f897 	bl	80003f8 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ca:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002ce:	4770      	bx	lr

080002d0 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d0:	f7ff bffe 	b.w	80002d0 <__tx_NMIHandler>

080002d4 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002d8:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002dc:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e0:	200021f4 	.word	0x200021f4
    LDR     r1, =SYSTICK_CYCLES
 80002e4:	001869ff 	.word	0x001869ff
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002e8:	40ff0000 	.word	0x40ff0000

080002ec <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002ec:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f0:	4a2d      	ldr	r2, [pc, #180]	; (80003a8 <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f2:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f4:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002f8:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002fc:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000300:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000302:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 8000306:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030a:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 800030e:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000312:	f3bf 8f6f 	isb	sy

08000316 <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 8000316:	e7fe      	b.n	8000316 <__tx_wait_here>

08000318 <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000318:	4824      	ldr	r0, [pc, #144]	; (80003ac <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031a:	4a25      	ldr	r2, [pc, #148]	; (80003b0 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 800031c:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000320:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000322:	b191      	cbz	r1, 800034a <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000324:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 8000326:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032a:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800032e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000332:	d101      	bne.n	8000338 <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000334:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

08000338 <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 8000338:	4c1e      	ldr	r4, [pc, #120]	; (80003b4 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033a:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 800033e:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000342:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000344:	b10d      	cbz	r5, 800034a <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 8000346:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 8000348:	6023      	str	r3, [r4, #0]

0800034a <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 800034a:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 800034c:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 800034e:	b1d1      	cbz	r1, 8000386 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000350:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 8000352:	b662      	cpsie	i

08000354 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000354:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 8000356:	4c17      	ldr	r4, [pc, #92]	; (80003b4 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 8000358:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035a:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 800035e:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000360:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000362:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 8000366:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036a:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800036e:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000372:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000376:	d101      	bne.n	800037c <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000378:	ecbc 8a10 	vldmia	ip!, {s16-s31}

0800037c <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 800037c:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000380:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000384:	4770      	bx	lr

08000386 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000386:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000388:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038a:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 800038c:	b909      	cbnz	r1, 8000392 <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800038e:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 8000390:	e7f9      	b.n	8000386 <__tx_ts_wait>

08000392 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000392:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000396:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039a:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */
    CPSIE   i                                       // Enable interrupts
 800039e:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 80003a0:	e7d8      	b.n	8000354 <__tx_ts_restore>
 80003a2:	bf00      	nop

080003a4 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a4:	4770      	bx	lr
 80003a6:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003a8:	20002290 	.word	0x20002290
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003ac:	200021f8 	.word	0x200021f8
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b0:	200021fc 	.word	0x200021fc
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b4:	200027fc 	.word	0x200027fc

080003b8 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003b8:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003ba:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003be:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c2:	f06f 0343 	mvn.w	r3, #67	; 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003c6:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003c8:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003cc:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003ce:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d0:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d2:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d4:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003d6:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003d8:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003da:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003dc:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003de:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e0:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e4:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003e6:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 80003ea:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003ec:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f2:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f4:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003f6:	4770      	bx	lr

080003f8 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003f8:	4922      	ldr	r1, [pc, #136]	; (8000484 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fa:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003fc:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000400:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000402:	4b21      	ldr	r3, [pc, #132]	; (8000488 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000404:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 8000406:	b13a      	cbz	r2, 8000418 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000408:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 800040c:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 800040e:	b91a      	cbnz	r2, 8000418 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000410:	4b1e      	ldr	r3, [pc, #120]	; (800048c <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000412:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 8000416:	6018      	str	r0, [r3, #0]

08000418 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000418:	491d      	ldr	r1, [pc, #116]	; (8000490 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041a:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 800041c:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 800041e:	b122      	cbz	r2, 800042a <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000420:	4b1c      	ldr	r3, [pc, #112]	; (8000494 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000422:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 8000426:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000428:	e008      	b.n	800043c <__tx_timer_done>

0800042a <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042a:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800042e:	4b1a      	ldr	r3, [pc, #104]	; (8000498 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000430:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000432:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000434:	d101      	bne.n	800043a <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000436:	4b19      	ldr	r3, [pc, #100]	; (800049c <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 8000438:	6818      	ldr	r0, [r3, #0]

0800043a <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043a:	6008      	str	r0, [r1, #0]

0800043c <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 800043c:	4b13      	ldr	r3, [pc, #76]	; (800048c <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 800043e:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000440:	b912      	cbnz	r2, 8000448 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000442:	4914      	ldr	r1, [pc, #80]	; (8000494 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000444:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 8000446:	b1c8      	cbz	r0, 800047c <__tx_timer_nothing_expired>

08000448 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 8000448:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044a:	4912      	ldr	r1, [pc, #72]	; (8000494 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 800044c:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 800044e:	b108      	cbz	r0, 8000454 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000450:	f012 ff38 	bl	80132c4 <_tx_timer_expiration_process>

08000454 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000454:	4b0d      	ldr	r3, [pc, #52]	; (800048c <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000456:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000458:	b172      	cbz	r2, 8000478 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045a:	f012 fe17 	bl	801308c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 800045e:	4810      	ldr	r0, [pc, #64]	; (80004a0 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000460:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000462:	b949      	cbnz	r1, 8000478 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000464:	480f      	ldr	r0, [pc, #60]	; (80004a4 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000466:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000468:	4a0f      	ldr	r2, [pc, #60]	; (80004a8 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046a:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 800046c:	480f      	ldr	r0, [pc, #60]	; (80004ac <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 800046e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000472:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000474:	d000      	beq.n	8000478 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000476:	6002      	str	r2, [r0, #0]

08000478 <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 8000478:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

0800047c <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 800047c:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000480:	4770      	bx	lr
 8000482:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000484:	2000229c 	.word	0x2000229c
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000488:	200027fc 	.word	0x200027fc
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 800048c:	200022a0 	.word	0x200022a0
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000490:	2000232c 	.word	0x2000232c
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000494:	20002330 	.word	0x20002330
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000498:	20002328 	.word	0x20002328
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800049c:	20002324 	.word	0x20002324
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a0:	20002290 	.word	0x20002290
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a4:	200021f8 	.word	0x200021f8
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004a8:	200021fc 	.word	0x200021fc
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004ac:	e000ed04 	.word	0xe000ed04

080004b0 <__aeabi_drsub>:
 80004b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004b4:	e002      	b.n	80004bc <__adddf3>
 80004b6:	bf00      	nop

080004b8 <__aeabi_dsub>:
 80004b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004bc <__adddf3>:
 80004bc:	b530      	push	{r4, r5, lr}
 80004be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	bf1f      	itttt	ne
 80004d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e2:	f000 80e2 	beq.w	80006aa <__adddf3+0x1ee>
 80004e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ee:	bfb8      	it	lt
 80004f0:	426d      	neglt	r5, r5
 80004f2:	dd0c      	ble.n	800050e <__adddf3+0x52>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea80 0202 	eor.w	r2, r0, r2
 80004fa:	ea81 0303 	eor.w	r3, r1, r3
 80004fe:	ea82 0000 	eor.w	r0, r2, r0
 8000502:	ea83 0101 	eor.w	r1, r3, r1
 8000506:	ea80 0202 	eor.w	r2, r0, r2
 800050a:	ea81 0303 	eor.w	r3, r1, r3
 800050e:	2d36      	cmp	r5, #54	; 0x36
 8000510:	bf88      	it	hi
 8000512:	bd30      	pophi	{r4, r5, pc}
 8000514:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000518:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800051c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000520:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000524:	d002      	beq.n	800052c <__adddf3+0x70>
 8000526:	4240      	negs	r0, r0
 8000528:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000530:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000534:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x84>
 800053a:	4252      	negs	r2, r2
 800053c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000540:	ea94 0f05 	teq	r4, r5
 8000544:	f000 80a7 	beq.w	8000696 <__adddf3+0x1da>
 8000548:	f1a4 0401 	sub.w	r4, r4, #1
 800054c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000550:	db0d      	blt.n	800056e <__adddf3+0xb2>
 8000552:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000556:	fa22 f205 	lsr.w	r2, r2, r5
 800055a:	1880      	adds	r0, r0, r2
 800055c:	f141 0100 	adc.w	r1, r1, #0
 8000560:	fa03 f20e 	lsl.w	r2, r3, lr
 8000564:	1880      	adds	r0, r0, r2
 8000566:	fa43 f305 	asr.w	r3, r3, r5
 800056a:	4159      	adcs	r1, r3
 800056c:	e00e      	b.n	800058c <__adddf3+0xd0>
 800056e:	f1a5 0520 	sub.w	r5, r5, #32
 8000572:	f10e 0e20 	add.w	lr, lr, #32
 8000576:	2a01      	cmp	r2, #1
 8000578:	fa03 fc0e 	lsl.w	ip, r3, lr
 800057c:	bf28      	it	cs
 800057e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000582:	fa43 f305 	asr.w	r3, r3, r5
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800058c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000590:	d507      	bpl.n	80005a2 <__adddf3+0xe6>
 8000592:	f04f 0e00 	mov.w	lr, #0
 8000596:	f1dc 0c00 	rsbs	ip, ip, #0
 800059a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800059e:	eb6e 0101 	sbc.w	r1, lr, r1
 80005a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005a6:	d31b      	bcc.n	80005e0 <__adddf3+0x124>
 80005a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005ac:	d30c      	bcc.n	80005c8 <__adddf3+0x10c>
 80005ae:	0849      	lsrs	r1, r1, #1
 80005b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80005b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005b8:	f104 0401 	add.w	r4, r4, #1
 80005bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005c4:	f080 809a 	bcs.w	80006fc <__adddf3+0x240>
 80005c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005cc:	bf08      	it	eq
 80005ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005d2:	f150 0000 	adcs.w	r0, r0, #0
 80005d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005da:	ea41 0105 	orr.w	r1, r1, r5
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005e4:	4140      	adcs	r0, r0
 80005e6:	eb41 0101 	adc.w	r1, r1, r1
 80005ea:	3c01      	subs	r4, #1
 80005ec:	bf28      	it	cs
 80005ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005f2:	d2e9      	bcs.n	80005c8 <__adddf3+0x10c>
 80005f4:	f091 0f00 	teq	r1, #0
 80005f8:	bf04      	itt	eq
 80005fa:	4601      	moveq	r1, r0
 80005fc:	2000      	moveq	r0, #0
 80005fe:	fab1 f381 	clz	r3, r1
 8000602:	bf08      	it	eq
 8000604:	3320      	addeq	r3, #32
 8000606:	f1a3 030b 	sub.w	r3, r3, #11
 800060a:	f1b3 0220 	subs.w	r2, r3, #32
 800060e:	da0c      	bge.n	800062a <__adddf3+0x16e>
 8000610:	320c      	adds	r2, #12
 8000612:	dd08      	ble.n	8000626 <__adddf3+0x16a>
 8000614:	f102 0c14 	add.w	ip, r2, #20
 8000618:	f1c2 020c 	rsb	r2, r2, #12
 800061c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000620:	fa21 f102 	lsr.w	r1, r1, r2
 8000624:	e00c      	b.n	8000640 <__adddf3+0x184>
 8000626:	f102 0214 	add.w	r2, r2, #20
 800062a:	bfd8      	it	le
 800062c:	f1c2 0c20 	rsble	ip, r2, #32
 8000630:	fa01 f102 	lsl.w	r1, r1, r2
 8000634:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000638:	bfdc      	itt	le
 800063a:	ea41 010c 	orrle.w	r1, r1, ip
 800063e:	4090      	lslle	r0, r2
 8000640:	1ae4      	subs	r4, r4, r3
 8000642:	bfa2      	ittt	ge
 8000644:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000648:	4329      	orrge	r1, r5
 800064a:	bd30      	popge	{r4, r5, pc}
 800064c:	ea6f 0404 	mvn.w	r4, r4
 8000650:	3c1f      	subs	r4, #31
 8000652:	da1c      	bge.n	800068e <__adddf3+0x1d2>
 8000654:	340c      	adds	r4, #12
 8000656:	dc0e      	bgt.n	8000676 <__adddf3+0x1ba>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0220 	rsb	r2, r4, #32
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f302 	lsl.w	r3, r1, r2
 8000668:	ea40 0003 	orr.w	r0, r0, r3
 800066c:	fa21 f304 	lsr.w	r3, r1, r4
 8000670:	ea45 0103 	orr.w	r1, r5, r3
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	f1c4 040c 	rsb	r4, r4, #12
 800067a:	f1c4 0220 	rsb	r2, r4, #32
 800067e:	fa20 f002 	lsr.w	r0, r0, r2
 8000682:	fa01 f304 	lsl.w	r3, r1, r4
 8000686:	ea40 0003 	orr.w	r0, r0, r3
 800068a:	4629      	mov	r1, r5
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	fa21 f004 	lsr.w	r0, r1, r4
 8000692:	4629      	mov	r1, r5
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	f094 0f00 	teq	r4, #0
 800069a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800069e:	bf06      	itte	eq
 80006a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006a4:	3401      	addeq	r4, #1
 80006a6:	3d01      	subne	r5, #1
 80006a8:	e74e      	b.n	8000548 <__adddf3+0x8c>
 80006aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ae:	bf18      	it	ne
 80006b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006b4:	d029      	beq.n	800070a <__adddf3+0x24e>
 80006b6:	ea94 0f05 	teq	r4, r5
 80006ba:	bf08      	it	eq
 80006bc:	ea90 0f02 	teqeq	r0, r2
 80006c0:	d005      	beq.n	80006ce <__adddf3+0x212>
 80006c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80006c6:	bf04      	itt	eq
 80006c8:	4619      	moveq	r1, r3
 80006ca:	4610      	moveq	r0, r2
 80006cc:	bd30      	pop	{r4, r5, pc}
 80006ce:	ea91 0f03 	teq	r1, r3
 80006d2:	bf1e      	ittt	ne
 80006d4:	2100      	movne	r1, #0
 80006d6:	2000      	movne	r0, #0
 80006d8:	bd30      	popne	{r4, r5, pc}
 80006da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006de:	d105      	bne.n	80006ec <__adddf3+0x230>
 80006e0:	0040      	lsls	r0, r0, #1
 80006e2:	4149      	adcs	r1, r1
 80006e4:	bf28      	it	cs
 80006e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006ea:	bd30      	pop	{r4, r5, pc}
 80006ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006f0:	bf3c      	itt	cc
 80006f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006f6:	bd30      	popcc	{r4, r5, pc}
 80006f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd30      	pop	{r4, r5, pc}
 800070a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800070e:	bf1a      	itte	ne
 8000710:	4619      	movne	r1, r3
 8000712:	4610      	movne	r0, r2
 8000714:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000718:	bf1c      	itt	ne
 800071a:	460b      	movne	r3, r1
 800071c:	4602      	movne	r2, r0
 800071e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000722:	bf06      	itte	eq
 8000724:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000728:	ea91 0f03 	teqeq	r1, r3
 800072c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	bf00      	nop

08000734 <__aeabi_ui2d>:
 8000734:	f090 0f00 	teq	r0, #0
 8000738:	bf04      	itt	eq
 800073a:	2100      	moveq	r1, #0
 800073c:	4770      	bxeq	lr
 800073e:	b530      	push	{r4, r5, lr}
 8000740:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000744:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000748:	f04f 0500 	mov.w	r5, #0
 800074c:	f04f 0100 	mov.w	r1, #0
 8000750:	e750      	b.n	80005f4 <__adddf3+0x138>
 8000752:	bf00      	nop

08000754 <__aeabi_i2d>:
 8000754:	f090 0f00 	teq	r0, #0
 8000758:	bf04      	itt	eq
 800075a:	2100      	moveq	r1, #0
 800075c:	4770      	bxeq	lr
 800075e:	b530      	push	{r4, r5, lr}
 8000760:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000764:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000768:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800076c:	bf48      	it	mi
 800076e:	4240      	negmi	r0, r0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e73e      	b.n	80005f4 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_f2d>:
 8000778:	0042      	lsls	r2, r0, #1
 800077a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800077e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000782:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000786:	bf1f      	itttt	ne
 8000788:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800078c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000790:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000794:	4770      	bxne	lr
 8000796:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800079a:	bf08      	it	eq
 800079c:	4770      	bxeq	lr
 800079e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007a2:	bf04      	itt	eq
 80007a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007a8:	4770      	bxeq	lr
 80007aa:	b530      	push	{r4, r5, lr}
 80007ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	e71c      	b.n	80005f4 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_ul2d>:
 80007bc:	ea50 0201 	orrs.w	r2, r0, r1
 80007c0:	bf08      	it	eq
 80007c2:	4770      	bxeq	lr
 80007c4:	b530      	push	{r4, r5, lr}
 80007c6:	f04f 0500 	mov.w	r5, #0
 80007ca:	e00a      	b.n	80007e2 <__aeabi_l2d+0x16>

080007cc <__aeabi_l2d>:
 80007cc:	ea50 0201 	orrs.w	r2, r0, r1
 80007d0:	bf08      	it	eq
 80007d2:	4770      	bxeq	lr
 80007d4:	b530      	push	{r4, r5, lr}
 80007d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007da:	d502      	bpl.n	80007e2 <__aeabi_l2d+0x16>
 80007dc:	4240      	negs	r0, r0
 80007de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ee:	f43f aed8 	beq.w	80005a2 <__adddf3+0xe6>
 80007f2:	f04f 0203 	mov.w	r2, #3
 80007f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007fa:	bf18      	it	ne
 80007fc:	3203      	addne	r2, #3
 80007fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000802:	bf18      	it	ne
 8000804:	3203      	addne	r2, #3
 8000806:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800080a:	f1c2 0320 	rsb	r3, r2, #32
 800080e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000812:	fa20 f002 	lsr.w	r0, r0, r2
 8000816:	fa01 fe03 	lsl.w	lr, r1, r3
 800081a:	ea40 000e 	orr.w	r0, r0, lr
 800081e:	fa21 f102 	lsr.w	r1, r1, r2
 8000822:	4414      	add	r4, r2
 8000824:	e6bd      	b.n	80005a2 <__adddf3+0xe6>
 8000826:	bf00      	nop

08000828 <__aeabi_dmul>:
 8000828:	b570      	push	{r4, r5, r6, lr}
 800082a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800082e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000832:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000836:	bf1d      	ittte	ne
 8000838:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800083c:	ea94 0f0c 	teqne	r4, ip
 8000840:	ea95 0f0c 	teqne	r5, ip
 8000844:	f000 f8de 	bleq	8000a04 <__aeabi_dmul+0x1dc>
 8000848:	442c      	add	r4, r5
 800084a:	ea81 0603 	eor.w	r6, r1, r3
 800084e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000852:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000856:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800085a:	bf18      	it	ne
 800085c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000860:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000864:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000868:	d038      	beq.n	80008dc <__aeabi_dmul+0xb4>
 800086a:	fba0 ce02 	umull	ip, lr, r0, r2
 800086e:	f04f 0500 	mov.w	r5, #0
 8000872:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000876:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800087a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800087e:	f04f 0600 	mov.w	r6, #0
 8000882:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000886:	f09c 0f00 	teq	ip, #0
 800088a:	bf18      	it	ne
 800088c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000890:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000894:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000898:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800089c:	d204      	bcs.n	80008a8 <__aeabi_dmul+0x80>
 800089e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008a2:	416d      	adcs	r5, r5
 80008a4:	eb46 0606 	adc.w	r6, r6, r6
 80008a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c0:	bf88      	it	hi
 80008c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c6:	d81e      	bhi.n	8000906 <__aeabi_dmul+0xde>
 80008c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80008cc:	bf08      	it	eq
 80008ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80008d2:	f150 0000 	adcs.w	r0, r0, #0
 80008d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008da:	bd70      	pop	{r4, r5, r6, pc}
 80008dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80008e0:	ea46 0101 	orr.w	r1, r6, r1
 80008e4:	ea40 0002 	orr.w	r0, r0, r2
 80008e8:	ea81 0103 	eor.w	r1, r1, r3
 80008ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80008f0:	bfc2      	ittt	gt
 80008f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	popgt	{r4, r5, r6, pc}
 80008fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000900:	f04f 0e00 	mov.w	lr, #0
 8000904:	3c01      	subs	r4, #1
 8000906:	f300 80ab 	bgt.w	8000a60 <__aeabi_dmul+0x238>
 800090a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800090e:	bfde      	ittt	le
 8000910:	2000      	movle	r0, #0
 8000912:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd70      	pople	{r4, r5, r6, pc}
 8000918:	f1c4 0400 	rsb	r4, r4, #0
 800091c:	3c20      	subs	r4, #32
 800091e:	da35      	bge.n	800098c <__aeabi_dmul+0x164>
 8000920:	340c      	adds	r4, #12
 8000922:	dc1b      	bgt.n	800095c <__aeabi_dmul+0x134>
 8000924:	f104 0414 	add.w	r4, r4, #20
 8000928:	f1c4 0520 	rsb	r5, r4, #32
 800092c:	fa00 f305 	lsl.w	r3, r0, r5
 8000930:	fa20 f004 	lsr.w	r0, r0, r4
 8000934:	fa01 f205 	lsl.w	r2, r1, r5
 8000938:	ea40 0002 	orr.w	r0, r0, r2
 800093c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000940:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000944:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000948:	fa21 f604 	lsr.w	r6, r1, r4
 800094c:	eb42 0106 	adc.w	r1, r2, r6
 8000950:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000954:	bf08      	it	eq
 8000956:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	f1c4 040c 	rsb	r4, r4, #12
 8000960:	f1c4 0520 	rsb	r5, r4, #32
 8000964:	fa00 f304 	lsl.w	r3, r0, r4
 8000968:	fa20 f005 	lsr.w	r0, r0, r5
 800096c:	fa01 f204 	lsl.w	r2, r1, r4
 8000970:	ea40 0002 	orr.w	r0, r0, r2
 8000974:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000978:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800097c:	f141 0100 	adc.w	r1, r1, #0
 8000980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000984:	bf08      	it	eq
 8000986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800098a:	bd70      	pop	{r4, r5, r6, pc}
 800098c:	f1c4 0520 	rsb	r5, r4, #32
 8000990:	fa00 f205 	lsl.w	r2, r0, r5
 8000994:	ea4e 0e02 	orr.w	lr, lr, r2
 8000998:	fa20 f304 	lsr.w	r3, r0, r4
 800099c:	fa01 f205 	lsl.w	r2, r1, r5
 80009a0:	ea43 0302 	orr.w	r3, r3, r2
 80009a4:	fa21 f004 	lsr.w	r0, r1, r4
 80009a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009ac:	fa21 f204 	lsr.w	r2, r1, r4
 80009b0:	ea20 0002 	bic.w	r0, r0, r2
 80009b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009bc:	bf08      	it	eq
 80009be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f094 0f00 	teq	r4, #0
 80009c8:	d10f      	bne.n	80009ea <__aeabi_dmul+0x1c2>
 80009ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80009ce:	0040      	lsls	r0, r0, #1
 80009d0:	eb41 0101 	adc.w	r1, r1, r1
 80009d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d8:	bf08      	it	eq
 80009da:	3c01      	subeq	r4, #1
 80009dc:	d0f7      	beq.n	80009ce <__aeabi_dmul+0x1a6>
 80009de:	ea41 0106 	orr.w	r1, r1, r6
 80009e2:	f095 0f00 	teq	r5, #0
 80009e6:	bf18      	it	ne
 80009e8:	4770      	bxne	lr
 80009ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80009ee:	0052      	lsls	r2, r2, #1
 80009f0:	eb43 0303 	adc.w	r3, r3, r3
 80009f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80009f8:	bf08      	it	eq
 80009fa:	3d01      	subeq	r5, #1
 80009fc:	d0f7      	beq.n	80009ee <__aeabi_dmul+0x1c6>
 80009fe:	ea43 0306 	orr.w	r3, r3, r6
 8000a02:	4770      	bx	lr
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0c:	bf18      	it	ne
 8000a0e:	ea95 0f0c 	teqne	r5, ip
 8000a12:	d00c      	beq.n	8000a2e <__aeabi_dmul+0x206>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	d1d1      	bne.n	80009c4 <__aeabi_dmul+0x19c>
 8000a20:	ea81 0103 	eor.w	r1, r1, r3
 8000a24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a28:	f04f 0000 	mov.w	r0, #0
 8000a2c:	bd70      	pop	{r4, r5, r6, pc}
 8000a2e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a32:	bf06      	itte	eq
 8000a34:	4610      	moveq	r0, r2
 8000a36:	4619      	moveq	r1, r3
 8000a38:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3c:	d019      	beq.n	8000a72 <__aeabi_dmul+0x24a>
 8000a3e:	ea94 0f0c 	teq	r4, ip
 8000a42:	d102      	bne.n	8000a4a <__aeabi_dmul+0x222>
 8000a44:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a48:	d113      	bne.n	8000a72 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	d105      	bne.n	8000a5c <__aeabi_dmul+0x234>
 8000a50:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a54:	bf1c      	itt	ne
 8000a56:	4610      	movne	r0, r2
 8000a58:	4619      	movne	r1, r3
 8000a5a:	d10a      	bne.n	8000a72 <__aeabi_dmul+0x24a>
 8000a5c:	ea81 0103 	eor.w	r1, r1, r3
 8000a60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a64:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000a68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	bd70      	pop	{r4, r5, r6, pc}
 8000a72:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000a76:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000a7a:	bd70      	pop	{r4, r5, r6, pc}

08000a7c <__aeabi_ddiv>:
 8000a7c:	b570      	push	{r4, r5, r6, lr}
 8000a7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a8a:	bf1d      	ittte	ne
 8000a8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a90:	ea94 0f0c 	teqne	r4, ip
 8000a94:	ea95 0f0c 	teqne	r5, ip
 8000a98:	f000 f8a7 	bleq	8000bea <__aeabi_ddiv+0x16e>
 8000a9c:	eba4 0405 	sub.w	r4, r4, r5
 8000aa0:	ea81 0e03 	eor.w	lr, r1, r3
 8000aa4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aa8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000aac:	f000 8088 	beq.w	8000bc0 <__aeabi_ddiv+0x144>
 8000ab0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ab4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ab8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000abc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ac0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000ac4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000ac8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000acc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000ad0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000ad4:	429d      	cmp	r5, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4296      	cmpeq	r6, r2
 8000ada:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000ade:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000ae2:	d202      	bcs.n	8000aea <__aeabi_ddiv+0x6e>
 8000ae4:	085b      	lsrs	r3, r3, #1
 8000ae6:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aea:	1ab6      	subs	r6, r6, r2
 8000aec:	eb65 0503 	sbc.w	r5, r5, r3
 8000af0:	085b      	lsrs	r3, r3, #1
 8000af2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000af6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000afa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000afe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b06:	bf22      	ittt	cs
 8000b08:	1ab6      	subcs	r6, r6, r2
 8000b0a:	4675      	movcs	r5, lr
 8000b0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b10:	085b      	lsrs	r3, r3, #1
 8000b12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b1e:	bf22      	ittt	cs
 8000b20:	1ab6      	subcs	r6, r6, r2
 8000b22:	4675      	movcs	r5, lr
 8000b24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b36:	bf22      	ittt	cs
 8000b38:	1ab6      	subcs	r6, r6, r2
 8000b3a:	4675      	movcs	r5, lr
 8000b3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b40:	085b      	lsrs	r3, r3, #1
 8000b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b4e:	bf22      	ittt	cs
 8000b50:	1ab6      	subcs	r6, r6, r2
 8000b52:	4675      	movcs	r5, lr
 8000b54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b58:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b5c:	d018      	beq.n	8000b90 <__aeabi_ddiv+0x114>
 8000b5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b7a:	d1c0      	bne.n	8000afe <__aeabi_ddiv+0x82>
 8000b7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000b80:	d10b      	bne.n	8000b9a <__aeabi_ddiv+0x11e>
 8000b82:	ea41 0100 	orr.w	r1, r1, r0
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000b8e:	e7b6      	b.n	8000afe <__aeabi_ddiv+0x82>
 8000b90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000b94:	bf04      	itt	eq
 8000b96:	4301      	orreq	r1, r0
 8000b98:	2000      	moveq	r0, #0
 8000b9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000b9e:	bf88      	it	hi
 8000ba0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000ba4:	f63f aeaf 	bhi.w	8000906 <__aeabi_dmul+0xde>
 8000ba8:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bac:	bf04      	itt	eq
 8000bae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bb2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bb6:	f150 0000 	adcs.w	r0, r0, #0
 8000bba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bbe:	bd70      	pop	{r4, r5, r6, pc}
 8000bc0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000bc4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000bc8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000bcc:	bfc2      	ittt	gt
 8000bce:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000bd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000bd6:	bd70      	popgt	{r4, r5, r6, pc}
 8000bd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bdc:	f04f 0e00 	mov.w	lr, #0
 8000be0:	3c01      	subs	r4, #1
 8000be2:	e690      	b.n	8000906 <__aeabi_dmul+0xde>
 8000be4:	ea45 0e06 	orr.w	lr, r5, r6
 8000be8:	e68d      	b.n	8000906 <__aeabi_dmul+0xde>
 8000bea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000bee:	ea94 0f0c 	teq	r4, ip
 8000bf2:	bf08      	it	eq
 8000bf4:	ea95 0f0c 	teqeq	r5, ip
 8000bf8:	f43f af3b 	beq.w	8000a72 <__aeabi_dmul+0x24a>
 8000bfc:	ea94 0f0c 	teq	r4, ip
 8000c00:	d10a      	bne.n	8000c18 <__aeabi_ddiv+0x19c>
 8000c02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c06:	f47f af34 	bne.w	8000a72 <__aeabi_dmul+0x24a>
 8000c0a:	ea95 0f0c 	teq	r5, ip
 8000c0e:	f47f af25 	bne.w	8000a5c <__aeabi_dmul+0x234>
 8000c12:	4610      	mov	r0, r2
 8000c14:	4619      	mov	r1, r3
 8000c16:	e72c      	b.n	8000a72 <__aeabi_dmul+0x24a>
 8000c18:	ea95 0f0c 	teq	r5, ip
 8000c1c:	d106      	bne.n	8000c2c <__aeabi_ddiv+0x1b0>
 8000c1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c22:	f43f aefd 	beq.w	8000a20 <__aeabi_dmul+0x1f8>
 8000c26:	4610      	mov	r0, r2
 8000c28:	4619      	mov	r1, r3
 8000c2a:	e722      	b.n	8000a72 <__aeabi_dmul+0x24a>
 8000c2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c30:	bf18      	it	ne
 8000c32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c36:	f47f aec5 	bne.w	80009c4 <__aeabi_dmul+0x19c>
 8000c3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c3e:	f47f af0d 	bne.w	8000a5c <__aeabi_dmul+0x234>
 8000c42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c46:	f47f aeeb 	bne.w	8000a20 <__aeabi_dmul+0x1f8>
 8000c4a:	e712      	b.n	8000a72 <__aeabi_dmul+0x24a>

08000c4c <__aeabi_d2f>:
 8000c4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c54:	bf24      	itt	cs
 8000c56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5e:	d90d      	bls.n	8000c7c <__aeabi_d2f+0x30>
 8000c60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c74:	bf08      	it	eq
 8000c76:	f020 0001 	biceq.w	r0, r0, #1
 8000c7a:	4770      	bx	lr
 8000c7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c80:	d121      	bne.n	8000cc6 <__aeabi_d2f+0x7a>
 8000c82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c86:	bfbc      	itt	lt
 8000c88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	4770      	bxlt	lr
 8000c8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c96:	f1c2 0218 	rsb	r2, r2, #24
 8000c9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ca2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca6:	bf18      	it	ne
 8000ca8:	f040 0001 	orrne.w	r0, r0, #1
 8000cac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb8:	ea40 000c 	orr.w	r0, r0, ip
 8000cbc:	fa23 f302 	lsr.w	r3, r3, r2
 8000cc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc4:	e7cc      	b.n	8000c60 <__aeabi_d2f+0x14>
 8000cc6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cca:	d107      	bne.n	8000cdc <__aeabi_d2f+0x90>
 8000ccc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cd0:	bf1e      	ittt	ne
 8000cd2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cda:	4770      	bxne	lr
 8000cdc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ce0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <__aeabi_uldivmod>:
 8000cec:	b953      	cbnz	r3, 8000d04 <__aeabi_uldivmod+0x18>
 8000cee:	b94a      	cbnz	r2, 8000d04 <__aeabi_uldivmod+0x18>
 8000cf0:	2900      	cmp	r1, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	2800      	cmpeq	r0, #0
 8000cf6:	bf1c      	itt	ne
 8000cf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000d00:	f000 b982 	b.w	8001008 <__aeabi_idiv0>
 8000d04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d0c:	f000 f806 	bl	8000d1c <__udivmoddi4>
 8000d10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d18:	b004      	add	sp, #16
 8000d1a:	4770      	bx	lr

08000d1c <__udivmoddi4>:
 8000d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d20:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000d22:	4604      	mov	r4, r0
 8000d24:	460f      	mov	r7, r1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d148      	bne.n	8000dbc <__udivmoddi4+0xa0>
 8000d2a:	428a      	cmp	r2, r1
 8000d2c:	4694      	mov	ip, r2
 8000d2e:	d961      	bls.n	8000df4 <__udivmoddi4+0xd8>
 8000d30:	fab2 f382 	clz	r3, r2
 8000d34:	b143      	cbz	r3, 8000d48 <__udivmoddi4+0x2c>
 8000d36:	f1c3 0120 	rsb	r1, r3, #32
 8000d3a:	409f      	lsls	r7, r3
 8000d3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d40:	409c      	lsls	r4, r3
 8000d42:	fa20 f101 	lsr.w	r1, r0, r1
 8000d46:	430f      	orrs	r7, r1
 8000d48:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000d4c:	fa1f fe8c 	uxth.w	lr, ip
 8000d50:	0c22      	lsrs	r2, r4, #16
 8000d52:	fbb7 f6f1 	udiv	r6, r7, r1
 8000d56:	fb01 7716 	mls	r7, r1, r6, r7
 8000d5a:	fb06 f00e 	mul.w	r0, r6, lr
 8000d5e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d62:	4290      	cmp	r0, r2
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x5c>
 8000d66:	eb1c 0202 	adds.w	r2, ip, r2
 8000d6a:	f106 37ff 	add.w	r7, r6, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x5a>
 8000d70:	4290      	cmp	r0, r2
 8000d72:	f200 8137 	bhi.w	8000fe4 <__udivmoddi4+0x2c8>
 8000d76:	463e      	mov	r6, r7
 8000d78:	1a12      	subs	r2, r2, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb2 f0f1 	udiv	r0, r2, r1
 8000d80:	fb01 2210 	mls	r2, r1, r0, r2
 8000d84:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x86>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x84>
 8000d9a:	45a6      	cmp	lr, r4
 8000d9c:	f200 811c 	bhi.w	8000fd8 <__udivmoddi4+0x2bc>
 8000da0:	4610      	mov	r0, r2
 8000da2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000da6:	eba4 040e 	sub.w	r4, r4, lr
 8000daa:	2600      	movs	r6, #0
 8000dac:	b11d      	cbz	r5, 8000db6 <__udivmoddi4+0x9a>
 8000dae:	40dc      	lsrs	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	e9c5 4300 	strd	r4, r3, [r5]
 8000db6:	4631      	mov	r1, r6
 8000db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dbc:	428b      	cmp	r3, r1
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0xb8>
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	f000 80fd 	beq.w	8000fc0 <__udivmoddi4+0x2a4>
 8000dc6:	2600      	movs	r6, #0
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4631      	mov	r1, r6
 8000dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dd4:	fab3 f683 	clz	r6, r3
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d14b      	bne.n	8000e74 <__udivmoddi4+0x158>
 8000ddc:	428b      	cmp	r3, r1
 8000dde:	f0c0 80f2 	bcc.w	8000fc6 <__udivmoddi4+0x2aa>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f240 80ef 	bls.w	8000fc6 <__udivmoddi4+0x2aa>
 8000de8:	4630      	mov	r0, r6
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d0e3      	beq.n	8000db6 <__udivmoddi4+0x9a>
 8000dee:	e9c5 4700 	strd	r4, r7, [r5]
 8000df2:	e7e0      	b.n	8000db6 <__udivmoddi4+0x9a>
 8000df4:	b902      	cbnz	r2, 8000df8 <__udivmoddi4+0xdc>
 8000df6:	deff      	udf	#255	; 0xff
 8000df8:	fab2 f382 	clz	r3, r2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	f040 809d 	bne.w	8000f3c <__udivmoddi4+0x220>
 8000e02:	1a89      	subs	r1, r1, r2
 8000e04:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e08:	b297      	uxth	r7, r2
 8000e0a:	2601      	movs	r6, #1
 8000e0c:	0c20      	lsrs	r0, r4, #16
 8000e0e:	fbb1 f2fe 	udiv	r2, r1, lr
 8000e12:	fb0e 1112 	mls	r1, lr, r2, r1
 8000e16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1a:	fb07 f002 	mul.w	r0, r7, r2
 8000e1e:	4288      	cmp	r0, r1
 8000e20:	d90f      	bls.n	8000e42 <__udivmoddi4+0x126>
 8000e22:	eb1c 0101 	adds.w	r1, ip, r1
 8000e26:	f102 38ff 	add.w	r8, r2, #4294967295
 8000e2a:	bf2c      	ite	cs
 8000e2c:	f04f 0901 	movcs.w	r9, #1
 8000e30:	f04f 0900 	movcc.w	r9, #0
 8000e34:	4288      	cmp	r0, r1
 8000e36:	d903      	bls.n	8000e40 <__udivmoddi4+0x124>
 8000e38:	f1b9 0f00 	cmp.w	r9, #0
 8000e3c:	f000 80cf 	beq.w	8000fde <__udivmoddi4+0x2c2>
 8000e40:	4642      	mov	r2, r8
 8000e42:	1a09      	subs	r1, r1, r0
 8000e44:	b2a4      	uxth	r4, r4
 8000e46:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e4a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e4e:	fb00 f707 	mul.w	r7, r0, r7
 8000e52:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e56:	42a7      	cmp	r7, r4
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x150>
 8000e5a:	eb1c 0404 	adds.w	r4, ip, r4
 8000e5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x14e>
 8000e64:	42a7      	cmp	r7, r4
 8000e66:	f200 80b4 	bhi.w	8000fd2 <__udivmoddi4+0x2b6>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	1be4      	subs	r4, r4, r7
 8000e6e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000e72:	e79b      	b.n	8000dac <__udivmoddi4+0x90>
 8000e74:	f1c6 0720 	rsb	r7, r6, #32
 8000e78:	40b3      	lsls	r3, r6
 8000e7a:	fa01 f406 	lsl.w	r4, r1, r6
 8000e7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e82:	40f9      	lsrs	r1, r7
 8000e84:	40b2      	lsls	r2, r6
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa20 f307 	lsr.w	r3, r0, r7
 8000e8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e92:	431c      	orrs	r4, r3
 8000e94:	fa1f fe8c 	uxth.w	lr, ip
 8000e98:	fa00 f306 	lsl.w	r3, r0, r6
 8000e9c:	0c20      	lsrs	r0, r4, #16
 8000e9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ea2:	fb09 1118 	mls	r1, r9, r8, r1
 8000ea6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eaa:	fb08 f00e 	mul.w	r0, r8, lr
 8000eae:	4288      	cmp	r0, r1
 8000eb0:	d90f      	bls.n	8000ed2 <__udivmoddi4+0x1b6>
 8000eb2:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb6:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eba:	bf2c      	ite	cs
 8000ebc:	f04f 0b01 	movcs.w	fp, #1
 8000ec0:	f04f 0b00 	movcc.w	fp, #0
 8000ec4:	4288      	cmp	r0, r1
 8000ec6:	d903      	bls.n	8000ed0 <__udivmoddi4+0x1b4>
 8000ec8:	f1bb 0f00 	cmp.w	fp, #0
 8000ecc:	f000 808d 	beq.w	8000fea <__udivmoddi4+0x2ce>
 8000ed0:	46d0      	mov	r8, sl
 8000ed2:	1a09      	subs	r1, r1, r0
 8000ed4:	b2a4      	uxth	r4, r4
 8000ed6:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eda:	fb09 1110 	mls	r1, r9, r0, r1
 8000ede:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ee2:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ee6:	458e      	cmp	lr, r1
 8000ee8:	d907      	bls.n	8000efa <__udivmoddi4+0x1de>
 8000eea:	eb1c 0101 	adds.w	r1, ip, r1
 8000eee:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ef2:	d201      	bcs.n	8000ef8 <__udivmoddi4+0x1dc>
 8000ef4:	458e      	cmp	lr, r1
 8000ef6:	d87f      	bhi.n	8000ff8 <__udivmoddi4+0x2dc>
 8000ef8:	4620      	mov	r0, r4
 8000efa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000efe:	eba1 010e 	sub.w	r1, r1, lr
 8000f02:	fba0 9802 	umull	r9, r8, r0, r2
 8000f06:	4541      	cmp	r1, r8
 8000f08:	464c      	mov	r4, r9
 8000f0a:	46c6      	mov	lr, r8
 8000f0c:	d302      	bcc.n	8000f14 <__udivmoddi4+0x1f8>
 8000f0e:	d106      	bne.n	8000f1e <__udivmoddi4+0x202>
 8000f10:	454b      	cmp	r3, r9
 8000f12:	d204      	bcs.n	8000f1e <__udivmoddi4+0x202>
 8000f14:	3801      	subs	r0, #1
 8000f16:	ebb9 0402 	subs.w	r4, r9, r2
 8000f1a:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	d070      	beq.n	8001004 <__udivmoddi4+0x2e8>
 8000f22:	1b1a      	subs	r2, r3, r4
 8000f24:	eb61 010e 	sbc.w	r1, r1, lr
 8000f28:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2c:	fa01 f707 	lsl.w	r7, r1, r7
 8000f30:	40f1      	lsrs	r1, r6
 8000f32:	2600      	movs	r6, #0
 8000f34:	431f      	orrs	r7, r3
 8000f36:	e9c5 7100 	strd	r7, r1, [r5]
 8000f3a:	e73c      	b.n	8000db6 <__udivmoddi4+0x9a>
 8000f3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f40:	f1c3 0020 	rsb	r0, r3, #32
 8000f44:	fa01 f203 	lsl.w	r2, r1, r3
 8000f48:	fa21 f600 	lsr.w	r6, r1, r0
 8000f4c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000f50:	fa24 f100 	lsr.w	r1, r4, r0
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	409c      	lsls	r4, r3
 8000f5a:	4311      	orrs	r1, r2
 8000f5c:	fbb6 f0fe 	udiv	r0, r6, lr
 8000f60:	0c0a      	lsrs	r2, r1, #16
 8000f62:	fb0e 6610 	mls	r6, lr, r0, r6
 8000f66:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000f6a:	fb00 f607 	mul.w	r6, r0, r7
 8000f6e:	4296      	cmp	r6, r2
 8000f70:	d90e      	bls.n	8000f90 <__udivmoddi4+0x274>
 8000f72:	eb1c 0202 	adds.w	r2, ip, r2
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	bf2c      	ite	cs
 8000f7c:	f04f 0901 	movcs.w	r9, #1
 8000f80:	f04f 0900 	movcc.w	r9, #0
 8000f84:	4296      	cmp	r6, r2
 8000f86:	d902      	bls.n	8000f8e <__udivmoddi4+0x272>
 8000f88:	f1b9 0f00 	cmp.w	r9, #0
 8000f8c:	d031      	beq.n	8000ff2 <__udivmoddi4+0x2d6>
 8000f8e:	4640      	mov	r0, r8
 8000f90:	1b92      	subs	r2, r2, r6
 8000f92:	b289      	uxth	r1, r1
 8000f94:	fbb2 f6fe 	udiv	r6, r2, lr
 8000f98:	fb0e 2216 	mls	r2, lr, r6, r2
 8000f9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000fa0:	fb06 f207 	mul.w	r2, r6, r7
 8000fa4:	428a      	cmp	r2, r1
 8000fa6:	d907      	bls.n	8000fb8 <__udivmoddi4+0x29c>
 8000fa8:	eb1c 0101 	adds.w	r1, ip, r1
 8000fac:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb0:	d201      	bcs.n	8000fb6 <__udivmoddi4+0x29a>
 8000fb2:	428a      	cmp	r2, r1
 8000fb4:	d823      	bhi.n	8000ffe <__udivmoddi4+0x2e2>
 8000fb6:	4646      	mov	r6, r8
 8000fb8:	1a89      	subs	r1, r1, r2
 8000fba:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fbe:	e725      	b.n	8000e0c <__udivmoddi4+0xf0>
 8000fc0:	462e      	mov	r6, r5
 8000fc2:	4628      	mov	r0, r5
 8000fc4:	e6f7      	b.n	8000db6 <__udivmoddi4+0x9a>
 8000fc6:	1a84      	subs	r4, r0, r2
 8000fc8:	eb61 0303 	sbc.w	r3, r1, r3
 8000fcc:	2001      	movs	r0, #1
 8000fce:	461f      	mov	r7, r3
 8000fd0:	e70b      	b.n	8000dea <__udivmoddi4+0xce>
 8000fd2:	4464      	add	r4, ip
 8000fd4:	3802      	subs	r0, #2
 8000fd6:	e749      	b.n	8000e6c <__udivmoddi4+0x150>
 8000fd8:	4464      	add	r4, ip
 8000fda:	3802      	subs	r0, #2
 8000fdc:	e6e1      	b.n	8000da2 <__udivmoddi4+0x86>
 8000fde:	3a02      	subs	r2, #2
 8000fe0:	4461      	add	r1, ip
 8000fe2:	e72e      	b.n	8000e42 <__udivmoddi4+0x126>
 8000fe4:	3e02      	subs	r6, #2
 8000fe6:	4462      	add	r2, ip
 8000fe8:	e6c6      	b.n	8000d78 <__udivmoddi4+0x5c>
 8000fea:	f1a8 0802 	sub.w	r8, r8, #2
 8000fee:	4461      	add	r1, ip
 8000ff0:	e76f      	b.n	8000ed2 <__udivmoddi4+0x1b6>
 8000ff2:	3802      	subs	r0, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	e7cb      	b.n	8000f90 <__udivmoddi4+0x274>
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	4461      	add	r1, ip
 8000ffc:	e77d      	b.n	8000efa <__udivmoddi4+0x1de>
 8000ffe:	3e02      	subs	r6, #2
 8001000:	4461      	add	r1, ip
 8001002:	e7d9      	b.n	8000fb8 <__udivmoddi4+0x29c>
 8001004:	462e      	mov	r6, r5
 8001006:	e6d6      	b.n	8000db6 <__udivmoddi4+0x9a>

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001018:	2334      	movs	r3, #52	; 0x34
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	f241 6374 	movw	r3, #5748	; 0x1674
 8001020:	4a0a      	ldr	r2, [pc, #40]	; (800104c <tx_application_define+0x40>)
 8001022:	490b      	ldr	r1, [pc, #44]	; (8001050 <tx_application_define+0x44>)
 8001024:	480b      	ldr	r0, [pc, #44]	; (8001054 <tx_application_define+0x48>)
 8001026:	f012 fd09 	bl	8013a3c <_txe_byte_pool_create>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d109      	bne.n	8001044 <tx_application_define+0x38>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <tx_application_define+0x48>)
 8001032:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8001034:	68b8      	ldr	r0, [r7, #8]
 8001036:	f003 fba9 	bl	800478c <App_ThreadX_Init>
 800103a:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d000      	beq.n	8001044 <tx_application_define+0x38>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8001042:	e7fe      	b.n	8001042 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000094 	.word	0x20000094
 8001050:	08014ab0 	.word	0x08014ab0
 8001054:	20001708 	.word	0x20001708

08001058 <BSP_I2C1_Init>:
#define i2c_initialized (1)
#define i2c_uninitialized (0)


void BSP_I2C1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	if(hi2c1.State == HAL_I2C_STATE_RESET)
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <BSP_I2C1_Init+0x18>)
 800105e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	d101      	bne.n	800106c <BSP_I2C1_Init+0x14>
	{
        I2C1_Init();
 8001068:	f004 fd58 	bl	8005b1c <I2C1_Init>
	}
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20001f3c 	.word	0x20001f3c

08001074 <BSP_I2C1_DeInit>:

void BSP_I2C1_DeInit(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c1);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <BSP_I2C1_DeInit+0x10>)
 800107a:	f007 ffd4 	bl	8009026 <HAL_I2C_DeInit>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20001f3c 	.word	0x20001f3c

08001088 <BSP_I2C2_Init>:

void BSP_I2C2_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	if(hi2c2.State == HAL_I2C_STATE_RESET)
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <BSP_I2C2_Init+0x18>)
 800108e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d101      	bne.n	800109c <BSP_I2C2_Init+0x14>
	{
        I2C2_Init();
 8001098:	f004 fd80 	bl	8005b9c <I2C2_Init>
	}
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20001f88 	.word	0x20001f88

080010a4 <BSP_I2C2_DeInit>:

void BSP_I2C2_DeInit(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c2);
 80010a8:	4802      	ldr	r0, [pc, #8]	; (80010b4 <BSP_I2C2_DeInit+0x10>)
 80010aa:	f007 ffbc 	bl	8009026 <HAL_I2C_DeInit>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20001f88 	.word	0x20001f88

080010b8 <BSP_I2C1_WriteReg16>:
int32_t BSP_I2C1_ReadReg(uint16_t Address, uint16_t Reg, uint8_t *pData, uint16_t Length){
    int32_t ret = HAL_I2C_Mem_Read(&hi2c1, Address, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 1000);
    return ret;
}

int32_t BSP_I2C1_WriteReg16(uint16_t Address, uint16_t Reg, uint8_t *pData, uint16_t Length){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af04      	add	r7, sp, #16
 80010be:	60ba      	str	r2, [r7, #8]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4603      	mov	r3, r0
 80010c4:	81fb      	strh	r3, [r7, #14]
 80010c6:	460b      	mov	r3, r1
 80010c8:	81bb      	strh	r3, [r7, #12]
 80010ca:	4613      	mov	r3, r2
 80010cc:	80fb      	strh	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Write(&hi2c1, Address, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, 1000);
 80010ce:	89ba      	ldrh	r2, [r7, #12]
 80010d0:	89f9      	ldrh	r1, [r7, #14]
 80010d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d6:	9302      	str	r3, [sp, #8]
 80010d8:	88fb      	ldrh	r3, [r7, #6]
 80010da:	9301      	str	r3, [sp, #4]
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2302      	movs	r3, #2
 80010e2:	4805      	ldr	r0, [pc, #20]	; (80010f8 <BSP_I2C1_WriteReg16+0x40>)
 80010e4:	f007 ffce 	bl	8009084 <HAL_I2C_Mem_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	617b      	str	r3, [r7, #20]
    return ret;
 80010ec:	697b      	ldr	r3, [r7, #20]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20001f3c 	.word	0x20001f3c

080010fc <BSP_I2C1_ReadReg16>:

int32_t BSP_I2C1_ReadReg16(uint16_t Address, uint16_t Reg, uint8_t *pData, uint16_t Length){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af04      	add	r7, sp, #16
 8001102:	60ba      	str	r2, [r7, #8]
 8001104:	461a      	mov	r2, r3
 8001106:	4603      	mov	r3, r0
 8001108:	81fb      	strh	r3, [r7, #14]
 800110a:	460b      	mov	r3, r1
 800110c:	81bb      	strh	r3, [r7, #12]
 800110e:	4613      	mov	r3, r2
 8001110:	80fb      	strh	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Read(&hi2c1, Address, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, 1000);
 8001112:	89ba      	ldrh	r2, [r7, #12]
 8001114:	89f9      	ldrh	r1, [r7, #14]
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	9302      	str	r3, [sp, #8]
 800111c:	88fb      	ldrh	r3, [r7, #6]
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2302      	movs	r3, #2
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <BSP_I2C1_ReadReg16+0x40>)
 8001128:	f008 f8c0 	bl	80092ac <HAL_I2C_Mem_Read>
 800112c:	4603      	mov	r3, r0
 800112e:	617b      	str	r3, [r7, #20]
    return ret;
 8001130:	697b      	ldr	r3, [r7, #20]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20001f3c 	.word	0x20001f3c

08001140 <BSP_I2C2_WriteRegHTS221>:

int32_t BSP_I2C2_WriteRegHTS221(uint8_t Reg, uint8_t *pData, uint8_t Length){
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af04      	add	r7, sp, #16
 8001146:	4603      	mov	r3, r0
 8001148:	6039      	str	r1, [r7, #0]
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	4613      	mov	r3, r2
 800114e:	71bb      	strb	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Write(&hi2c2, HTS221_I2C_ADDR, Reg | 0x80, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001156:	b2db      	uxtb	r3, r3
 8001158:	b29a      	uxth	r2, r3
 800115a:	79bb      	ldrb	r3, [r7, #6]
 800115c:	b29b      	uxth	r3, r3
 800115e:	2164      	movs	r1, #100	; 0x64
 8001160:	9102      	str	r1, [sp, #8]
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	2301      	movs	r3, #1
 800116a:	21be      	movs	r1, #190	; 0xbe
 800116c:	4804      	ldr	r0, [pc, #16]	; (8001180 <BSP_I2C2_WriteRegHTS221+0x40>)
 800116e:	f007 ff89 	bl	8009084 <HAL_I2C_Mem_Write>
 8001172:	4603      	mov	r3, r0
 8001174:	60fb      	str	r3, [r7, #12]
    return ret;
 8001176:	68fb      	ldr	r3, [r7, #12]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20001f88 	.word	0x20001f88

08001184 <BSP_I2C2_ReadRegHTS221>:

int32_t BSP_I2C2_ReadRegHTS221(uint8_t Reg, uint8_t *pData, uint8_t Length){
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af04      	add	r7, sp, #16
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
 8001190:	4613      	mov	r3, r2
 8001192:	71bb      	strb	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Read(&hi2c2, HTS221_I2C_ADDR, Reg | 0x80, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800119a:	b2db      	uxtb	r3, r3
 800119c:	b29a      	uxth	r2, r3
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	2164      	movs	r1, #100	; 0x64
 80011a4:	9102      	str	r1, [sp, #8]
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	21be      	movs	r1, #190	; 0xbe
 80011b0:	4804      	ldr	r0, [pc, #16]	; (80011c4 <BSP_I2C2_ReadRegHTS221+0x40>)
 80011b2:	f008 f87b 	bl	80092ac <HAL_I2C_Mem_Read>
 80011b6:	4603      	mov	r3, r0
 80011b8:	60fb      	str	r3, [r7, #12]
    return ret;
 80011ba:	68fb      	ldr	r3, [r7, #12]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20001f88 	.word	0x20001f88

080011c8 <BSP_I2C2_ReadRegISM330DHCX>:

int32_t BSP_I2C2_ReadRegISM330DHCX(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af04      	add	r7, sp, #16
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	4613      	mov	r3, r2
 80011d6:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, ISM330DHCX_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	79bb      	ldrb	r3, [r7, #6]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	2164      	movs	r1, #100	; 0x64
 80011e2:	9102      	str	r1, [sp, #8]
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	21d6      	movs	r1, #214	; 0xd6
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <BSP_I2C2_ReadRegISM330DHCX+0x3c>)
 80011f0:	f008 f85c 	bl	80092ac <HAL_I2C_Mem_Read>
 80011f4:	4603      	mov	r3, r0
 80011f6:	60fb      	str	r3, [r7, #12]
    return ret;
 80011f8:	68fb      	ldr	r3, [r7, #12]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20001f88 	.word	0x20001f88

08001208 <BSP_I2C2_WriteRegISM330DHCX>:

int32_t BSP_I2C2_WriteRegISM330DHCX(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af04      	add	r7, sp, #16
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	71fb      	strb	r3, [r7, #7]
 8001214:	4613      	mov	r3, r2
 8001216:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, ISM330DHCX_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	b29a      	uxth	r2, r3
 800121c:	79bb      	ldrb	r3, [r7, #6]
 800121e:	b29b      	uxth	r3, r3
 8001220:	2164      	movs	r1, #100	; 0x64
 8001222:	9102      	str	r1, [sp, #8]
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2301      	movs	r3, #1
 800122c:	21d6      	movs	r1, #214	; 0xd6
 800122e:	4805      	ldr	r0, [pc, #20]	; (8001244 <BSP_I2C2_WriteRegISM330DHCX+0x3c>)
 8001230:	f007 ff28 	bl	8009084 <HAL_I2C_Mem_Write>
 8001234:	4603      	mov	r3, r0
 8001236:	60fb      	str	r3, [r7, #12]
    return ret;
 8001238:	68fb      	ldr	r3, [r7, #12]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20001f88 	.word	0x20001f88

08001248 <BSP_ReadPinISM330DHCX>:

int32_t BSP_ReadPinISM330DHCX(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(Mems_ISM330DLC_INT1_GPIO_Port, Mems_ISM330DLC_INT1_Pin);
 800124c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001250:	4802      	ldr	r0, [pc, #8]	; (800125c <BSP_ReadPinISM330DHCX+0x14>)
 8001252:	f007 fe0f 	bl	8008e74 <HAL_GPIO_ReadPin>
 8001256:	4603      	mov	r3, r0
}
 8001258:	4618      	mov	r0, r3
 800125a:	bd80      	pop	{r7, pc}
 800125c:	42021000 	.word	0x42021000

08001260 <BSP_ISM330DHCX_IO_Init>:

void BSP_ISM330DHCX_IO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    MotionSensor_GPIO_Init();
 8001264:	f004 faf4 	bl	8005850 <MotionSensor_GPIO_Init>
	BSP_I2C2_Init();
 8001268:	f7ff ff0e 	bl	8001088 <BSP_I2C2_Init>
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}

08001270 <BSP_LPS22HH_IO_Init>:

void BSP_LPS22HH_IO_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	PressureSensor_GPIO_Init();
 8001274:	f004 fb0c 	bl	8005890 <PressureSensor_GPIO_Init>
	BSP_I2C2_Init();
 8001278:	f7ff ff06 	bl	8001088 <BSP_I2C2_Init>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <BSP_I2C2_ReadRegLPS22HH>:

int32_t BSP_I2C2_ReadRegLPS22HH(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af04      	add	r7, sp, #16
 8001286:	4603      	mov	r3, r0
 8001288:	6039      	str	r1, [r7, #0]
 800128a:	71fb      	strb	r3, [r7, #7]
 800128c:	4613      	mov	r3, r2
 800128e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, LPS22HH_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	b29a      	uxth	r2, r3
 8001294:	79bb      	ldrb	r3, [r7, #6]
 8001296:	b29b      	uxth	r3, r3
 8001298:	2164      	movs	r1, #100	; 0x64
 800129a:	9102      	str	r1, [sp, #8]
 800129c:	9301      	str	r3, [sp, #4]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	2301      	movs	r3, #1
 80012a4:	21ba      	movs	r1, #186	; 0xba
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <BSP_I2C2_ReadRegLPS22HH+0x3c>)
 80012a8:	f008 f800 	bl	80092ac <HAL_I2C_Mem_Read>
 80012ac:	4603      	mov	r3, r0
 80012ae:	60fb      	str	r3, [r7, #12]
    return ret;
 80012b0:	68fb      	ldr	r3, [r7, #12]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20001f88 	.word	0x20001f88

080012c0 <BSP_I2C2_WriteRegLPS22HH>:

int32_t BSP_I2C2_WriteRegLPS22HH(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af04      	add	r7, sp, #16
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	4613      	mov	r3, r2
 80012ce:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, LPS22HH_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	2164      	movs	r1, #100	; 0x64
 80012da:	9102      	str	r1, [sp, #8]
 80012dc:	9301      	str	r3, [sp, #4]
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	2301      	movs	r3, #1
 80012e4:	21ba      	movs	r1, #186	; 0xba
 80012e6:	4813      	ldr	r0, [pc, #76]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 80012e8:	f007 fecc 	bl	8009084 <HAL_I2C_Mem_Write>
 80012ec:	4603      	mov	r3, r0
 80012ee:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK && hi2c2.ErrorCode == HAL_I2C_ERROR_AF)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d013      	beq.n	800131e <BSP_I2C2_WriteRegLPS22HH+0x5e>
 80012f6:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d10f      	bne.n	800131e <BSP_I2C2_WriteRegLPS22HH+0x5e>
	{
		ret = HAL_I2C_Mem_Write(&hi2c2, LPS22HH_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100); //Retry
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	b29a      	uxth	r2, r3
 8001302:	79bb      	ldrb	r3, [r7, #6]
 8001304:	b29b      	uxth	r3, r3
 8001306:	2164      	movs	r1, #100	; 0x64
 8001308:	9102      	str	r1, [sp, #8]
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2301      	movs	r3, #1
 8001312:	21ba      	movs	r1, #186	; 0xba
 8001314:	4807      	ldr	r0, [pc, #28]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 8001316:	f007 feb5 	bl	8009084 <HAL_I2C_Mem_Write>
 800131a:	4603      	mov	r3, r0
 800131c:	60fb      	str	r3, [r7, #12]
	}

	if(ret != HAL_OK)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <BSP_I2C2_WriteRegLPS22HH+0x6a>
	{
		return hi2c2.ErrorCode;
 8001324:	4b03      	ldr	r3, [pc, #12]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 8001326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001328:	e000      	b.n	800132c <BSP_I2C2_WriteRegLPS22HH+0x6c>
	}
    return ret;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20001f88 	.word	0x20001f88

08001338 <BSP_ReadPinLPS22HH>:

int32_t BSP_ReadPinLPS22HH(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Mems_INT_LPS22HH_GPIO_Port, Mems_INT_LPS22HH_Pin);
 800133c:	2104      	movs	r1, #4
 800133e:	4803      	ldr	r0, [pc, #12]	; (800134c <BSP_ReadPinLPS22HH+0x14>)
 8001340:	f007 fd98 	bl	8008e74 <HAL_GPIO_ReadPin>
 8001344:	4603      	mov	r3, r0
}
 8001346:	4618      	mov	r0, r3
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	42021800 	.word	0x42021800

08001350 <BSP_IIS2MDC_IO_Init>:

void BSP_IIS2MDC_IO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	MagSensor_GPIO_Init();
 8001354:	f004 fabc 	bl	80058d0 <MagSensor_GPIO_Init>
	BSP_I2C2_Init();
 8001358:	f7ff fe96 	bl	8001088 <BSP_I2C2_Init>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <BSP_I2C2_ReadRegIIS2MDC>:

int32_t BSP_I2C2_ReadRegIIS2MDC(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af04      	add	r7, sp, #16
 8001366:	4603      	mov	r3, r0
 8001368:	6039      	str	r1, [r7, #0]
 800136a:	71fb      	strb	r3, [r7, #7]
 800136c:	4613      	mov	r3, r2
 800136e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, IIS2MDC_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	b29a      	uxth	r2, r3
 8001374:	79bb      	ldrb	r3, [r7, #6]
 8001376:	b29b      	uxth	r3, r3
 8001378:	2164      	movs	r1, #100	; 0x64
 800137a:	9102      	str	r1, [sp, #8]
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	213c      	movs	r1, #60	; 0x3c
 8001386:	4808      	ldr	r0, [pc, #32]	; (80013a8 <BSP_I2C2_ReadRegIIS2MDC+0x48>)
 8001388:	f007 ff90 	bl	80092ac <HAL_I2C_Mem_Read>
 800138c:	4603      	mov	r3, r0
 800138e:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d002      	beq.n	800139c <BSP_I2C2_ReadRegIIS2MDC+0x3c>
	{
		return hi2c2.ErrorCode;
 8001396:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <BSP_I2C2_ReadRegIIS2MDC+0x48>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139a:	e000      	b.n	800139e <BSP_I2C2_ReadRegIIS2MDC+0x3e>
	}
    return ret;
 800139c:	68fb      	ldr	r3, [r7, #12]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20001f88 	.word	0x20001f88

080013ac <BSP_I2C2_WriteRegIIS2MDC>:

int32_t BSP_I2C2_WriteRegIIS2MDC(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af04      	add	r7, sp, #16
 80013b2:	4603      	mov	r3, r0
 80013b4:	6039      	str	r1, [r7, #0]
 80013b6:	71fb      	strb	r3, [r7, #7]
 80013b8:	4613      	mov	r3, r2
 80013ba:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, IIS2MDC_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	b29a      	uxth	r2, r3
 80013c0:	79bb      	ldrb	r3, [r7, #6]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	2164      	movs	r1, #100	; 0x64
 80013c6:	9102      	str	r1, [sp, #8]
 80013c8:	9301      	str	r3, [sp, #4]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	213c      	movs	r1, #60	; 0x3c
 80013d2:	4808      	ldr	r0, [pc, #32]	; (80013f4 <BSP_I2C2_WriteRegIIS2MDC+0x48>)
 80013d4:	f007 fe56 	bl	8009084 <HAL_I2C_Mem_Write>
 80013d8:	4603      	mov	r3, r0
 80013da:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <BSP_I2C2_WriteRegIIS2MDC+0x3c>
	{
		return hi2c2.ErrorCode;
 80013e2:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <BSP_I2C2_WriteRegIIS2MDC+0x48>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	e000      	b.n	80013ea <BSP_I2C2_WriteRegIIS2MDC+0x3e>
	}
    return ret;
 80013e8:	68fb      	ldr	r3, [r7, #12]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20001f88 	.word	0x20001f88

080013f8 <BSP_ReadPinIIS2MDC>:

int32_t BSP_ReadPinIIS2MDC(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Mems_INT_IIS2MDC_GPIO_Port, Mems_INT_IIS2MDC_Pin);
 80013fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001400:	4802      	ldr	r0, [pc, #8]	; (800140c <BSP_ReadPinIIS2MDC+0x14>)
 8001402:	f007 fd37 	bl	8008e74 <HAL_GPIO_ReadPin>
 8001406:	4603      	mov	r3, r0
}
 8001408:	4618      	mov	r0, r3
 800140a:	bd80      	pop	{r7, pc}
 800140c:	42020c00 	.word	0x42020c00

08001410 <BSP_GetTick>:

uint32_t BSP_GetTick(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8001414:	f005 fafc 	bl	8006a10 <HAL_GetTick>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <BSP_I2C2_ReadRegVEML6030>:

int32_t BSP_I2C2_ReadRegVEML6030(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af04      	add	r7, sp, #16
 8001426:	4603      	mov	r3, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
 800142c:	4613      	mov	r3, r2
 800142e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, VEML6030_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	b29a      	uxth	r2, r3
 8001434:	79bb      	ldrb	r3, [r7, #6]
 8001436:	b29b      	uxth	r3, r3
 8001438:	2164      	movs	r1, #100	; 0x64
 800143a:	9102      	str	r1, [sp, #8]
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2301      	movs	r3, #1
 8001444:	2120      	movs	r1, #32
 8001446:	4808      	ldr	r0, [pc, #32]	; (8001468 <BSP_I2C2_ReadRegVEML6030+0x48>)
 8001448:	f007 ff30 	bl	80092ac <HAL_I2C_Mem_Read>
 800144c:	4603      	mov	r3, r0
 800144e:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d002      	beq.n	800145c <BSP_I2C2_ReadRegVEML6030+0x3c>
	{
		return hi2c2.ErrorCode;
 8001456:	4b04      	ldr	r3, [pc, #16]	; (8001468 <BSP_I2C2_ReadRegVEML6030+0x48>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145a:	e000      	b.n	800145e <BSP_I2C2_ReadRegVEML6030+0x3e>
	}
    return ret;
 800145c:	68fb      	ldr	r3, [r7, #12]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20001f88 	.word	0x20001f88

0800146c <BSP_I2C2_WriteRegVEML6030>:

int32_t BSP_I2C2_WriteRegVEML6030(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af04      	add	r7, sp, #16
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
 8001478:	4613      	mov	r3, r2
 800147a:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, VEML6030_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	b29a      	uxth	r2, r3
 8001480:	79bb      	ldrb	r3, [r7, #6]
 8001482:	b29b      	uxth	r3, r3
 8001484:	2164      	movs	r1, #100	; 0x64
 8001486:	9102      	str	r1, [sp, #8]
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	2120      	movs	r1, #32
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <BSP_I2C2_WriteRegVEML6030+0x48>)
 8001494:	f007 fdf6 	bl	8009084 <HAL_I2C_Mem_Write>
 8001498:	4603      	mov	r3, r0
 800149a:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <BSP_I2C2_WriteRegVEML6030+0x3c>
	{
		return hi2c2.ErrorCode;
 80014a2:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <BSP_I2C2_WriteRegVEML6030+0x48>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a6:	e000      	b.n	80014aa <BSP_I2C2_WriteRegVEML6030+0x3e>
	}
    return ret;
 80014a8:	68fb      	ldr	r3, [r7, #12]
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20001f88 	.word	0x20001f88

080014b8 <BSP_LEDToggleRed>:
#include "BSP_LED.h"
#include "stm32u5xx_hal.h"
#include "main.h"

void BSP_LEDToggleRed(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80014bc:	2140      	movs	r1, #64	; 0x40
 80014be:	4802      	ldr	r0, [pc, #8]	; (80014c8 <BSP_LEDToggleRed+0x10>)
 80014c0:	f007 fd08 	bl	8008ed4 <HAL_GPIO_TogglePin>
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	42021c00 	.word	0x42021c00

080014cc <BSP_LEDToggleGreen>:

void BSP_LEDToggleGreen(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 80014d0:	2180      	movs	r1, #128	; 0x80
 80014d2:	4802      	ldr	r0, [pc, #8]	; (80014dc <BSP_LEDToggleGreen+0x10>)
 80014d4:	f007 fcfe 	bl	8008ed4 <HAL_GPIO_TogglePin>
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	42021c00 	.word	0x42021c00

080014e0 <BSP_CameraInit>:

static void BSP_CameraHwReset(void);
static void BSP_CameraHWInit(void);

BSP_CameraStatus_t BSP_CameraInit(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	MX_GPDMA1_Init();
 80014e4:	f003 fe1c 	bl	8005120 <MX_GPDMA1_Init>
	MX_DCMI_Init();
 80014e8:	f003 fcec 	bl	8004ec4 <MX_DCMI_Init>
	BSP_CameraHwReset();//Reset it
 80014ec:	f000 f818 	bl	8001520 <BSP_CameraHwReset>
    BSP_CameraHWInit(); //Init OV5460 driver
 80014f0:	f000 f83a 	bl	8001568 <BSP_CameraHWInit>
	return CameraOK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <BSP_CameraStart>:

void BSP_CameraStart(uint8_t* Buffer){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	  HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)Buffer, CAMERA_DATA_SIZE);
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800150a:	2100      	movs	r1, #0
 800150c:	4803      	ldr	r0, [pc, #12]	; (800151c <BSP_CameraStart+0x20>)
 800150e:	f005 fcf1 	bl	8006ef4 <HAL_DCMI_Start_DMA>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20001e74 	.word	0x20001e74

08001520 <BSP_CameraHwReset>:
void BSP_CameraStop(void){
	  HAL_DCMI_Stop(&hdcmi);
}

static void BSP_CameraHwReset(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
    /* Camera sensor RESET sequence */
    /* Assert the camera STANDBY and RSTI pins */

    HAL_GPIO_WritePin(CAM_XSDN_GPIO_Port, CAM_XSDN_Pin, GPIO_PIN_SET);
 8001524:	2201      	movs	r2, #1
 8001526:	2108      	movs	r1, #8
 8001528:	480e      	ldr	r0, [pc, #56]	; (8001564 <BSP_CameraHwReset+0x44>)
 800152a:	f007 fcbb 	bl	8008ea4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CAM_RSTI_GPIO_Port, CAM_RSTI_Pin, GPIO_PIN_RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	2104      	movs	r1, #4
 8001532:	480c      	ldr	r0, [pc, #48]	; (8001564 <BSP_CameraHwReset+0x44>)
 8001534:	f007 fcb6 	bl	8008ea4 <HAL_GPIO_WritePin>
    HAL_Delay(100);   /* RST and XSDN signals asserted during 100ms */
 8001538:	2064      	movs	r0, #100	; 0x64
 800153a:	f005 fa75 	bl	8006a28 <HAL_Delay>

    /* De-assert the camera STANDBY pin (active high) */
    HAL_GPIO_WritePin(CAM_XSDN_GPIO_Port, CAM_XSDN_Pin, GPIO_PIN_RESET);
 800153e:	2200      	movs	r2, #0
 8001540:	2108      	movs	r1, #8
 8001542:	4808      	ldr	r0, [pc, #32]	; (8001564 <BSP_CameraHwReset+0x44>)
 8001544:	f007 fcae 	bl	8008ea4 <HAL_GPIO_WritePin>
    HAL_Delay(3);     /* RST de-asserted and XSDN de-asserted during 3ms */
 8001548:	2003      	movs	r0, #3
 800154a:	f005 fa6d 	bl	8006a28 <HAL_Delay>

    /* De-assert the camera RSTI pin (active low) */
    HAL_GPIO_WritePin(CAM_RSTI_GPIO_Port, CAM_RSTI_Pin, GPIO_PIN_SET);
 800154e:	2201      	movs	r2, #1
 8001550:	2104      	movs	r1, #4
 8001552:	4804      	ldr	r0, [pc, #16]	; (8001564 <BSP_CameraHwReset+0x44>)
 8001554:	f007 fca6 	bl	8008ea4 <HAL_GPIO_WritePin>
    HAL_Delay(20);     /* RST de-asserted during 20ms */
 8001558:	2014      	movs	r0, #20
 800155a:	f005 fa65 	bl	8006a28 <HAL_Delay>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	42022000 	.word	0x42022000

08001568 <BSP_CameraHWInit>:

static void BSP_CameraHWInit(void){
 8001568:	b580      	push	{r7, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	af00      	add	r7, sp, #0
	  uint32_t temp = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
	  OV5640_IO_t              IO;
	  static OV5640_Handle_t   OV5640_Handle;
	  IO.Address = CAMERA_OV5640_ADDRESS;
 8001572:	2378      	movs	r3, #120	; 0x78
 8001574:	80bb      	strh	r3, [r7, #4]
	  IO.Init = BSP_I2C1_Init;
 8001576:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <BSP_CameraHWInit+0x4c>)
 8001578:	60bb      	str	r3, [r7, #8]
	  IO.DeInit = BSP_I2C1_DeInit;
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <BSP_CameraHWInit+0x50>)
 800157c:	60fb      	str	r3, [r7, #12]
      IO.Read = BSP_I2C1_ReadReg16;
 800157e:	4b0f      	ldr	r3, [pc, #60]	; (80015bc <BSP_CameraHWInit+0x54>)
 8001580:	617b      	str	r3, [r7, #20]
      IO.Write = BSP_I2C1_WriteReg16;
 8001582:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <BSP_CameraHWInit+0x58>)
 8001584:	613b      	str	r3, [r7, #16]
      IO.GetTick = BSP_GetTick;
 8001586:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <BSP_CameraHWInit+0x5c>)
 8001588:	61bb      	str	r3, [r7, #24]
      OV5640_LinkBus(&OV5640_Handle, &IO);
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4619      	mov	r1, r3
 800158e:	480e      	ldr	r0, [pc, #56]	; (80015c8 <BSP_CameraHWInit+0x60>)
 8001590:	f002 fb2a 	bl	8003be8 <OV5640_LinkBus>
      OV5640_ReadID(&OV5640_Handle,&temp);
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	4619      	mov	r1, r3
 800159a:	480b      	ldr	r0, [pc, #44]	; (80015c8 <BSP_CameraHWInit+0x60>)
 800159c:	f002 ff00 	bl	80043a0 <OV5640_ReadID>
      OV5640_Init(&OV5640_Handle, OV5640_R480x272, CAMERA_PF);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2102      	movs	r1, #2
 80015a4:	4808      	ldr	r0, [pc, #32]	; (80015c8 <BSP_CameraHWInit+0x60>)
 80015a6:	f002 fb43 	bl	8003c30 <OV5640_Init>
}
 80015aa:	bf00      	nop
 80015ac:	3720      	adds	r7, #32
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	08001059 	.word	0x08001059
 80015b8:	08001075 	.word	0x08001075
 80015bc:	080010fd 	.word	0x080010fd
 80015c0:	080010b9 	.word	0x080010b9
 80015c4:	08001411 	.word	0x08001411
 80015c8:	2000173c 	.word	0x2000173c

080015cc <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
    UNUSED(hdcmi);
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr

080015e0 <BSP_TempHumSensorInit>:

static VEML6030_Handle_t AmbientLightSensor = {0};


int32_t BSP_TempHumSensorInit(void)
{
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b08a      	sub	sp, #40	; 0x28
 80015e4:	af00      	add	r7, sp, #0
	int32_t ret = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
	HTS221_IO_t TempSensor_IO = {.Init = BSP_I2C2_Init,
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <BSP_TempHumSensorInit+0x48>)
 80015ec:	f107 040c 	add.w	r4, r7, #12
 80015f0:	461d      	mov	r5, r3
 80015f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015fa:	e884 0003 	stmia.w	r4, {r0, r1}
								 .Write = BSP_I2C2_WriteRegHTS221,
								 .GetTick = BSP_GetTick,
								 .ReadPin = NULL
	};

	HTS221_Init_Struct_t Settings = { .DataReadyConfig = HTS221_DataReadyDisable,
 80015fe:	4a0b      	ldr	r2, [pc, #44]	; (800162c <BSP_TempHumSensorInit+0x4c>)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001606:	6018      	str	r0, [r3, #0]
 8001608:	3304      	adds	r3, #4
 800160a:	8019      	strh	r1, [r3, #0]
									  .HumidityResolution = HTS221_Hum64Samples,
									  .OutputDataRate = HTS221_1_0Hz,
									  .TemperatureResolution = HTS221_Temp32amples

	};
	ret = HTS221_Init(&TempSensor_Handle, Settings, &TempSensor_IO);
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	1d3a      	adds	r2, r7, #4
 8001612:	ca06      	ldmia	r2, {r1, r2}
 8001614:	4806      	ldr	r0, [pc, #24]	; (8001630 <BSP_TempHumSensorInit+0x50>)
 8001616:	f000 fa3b 	bl	8001a90 <HTS221_Init>
 800161a:	6278      	str	r0, [r7, #36]	; 0x24
	return ret;
 800161c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800161e:	4618      	mov	r0, r3
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bdb0      	pop	{r4, r5, r7, pc}
 8001626:	bf00      	nop
 8001628:	08014ac4 	.word	0x08014ac4
 800162c:	08014adc 	.word	0x08014adc
 8001630:	20001760 	.word	0x20001760

08001634 <BSP_ReadTemperature>:

int32_t BSP_ReadTemperature(float *result)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	return HTS221_ReadTemperature(&TempSensor_Handle, result);
 800163c:	6879      	ldr	r1, [r7, #4]
 800163e:	4804      	ldr	r0, [pc, #16]	; (8001650 <BSP_ReadTemperature+0x1c>)
 8001640:	f000 fa88 	bl	8001b54 <HTS221_ReadTemperature>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20001760 	.word	0x20001760

08001654 <BSP_ReadHumidity>:


int32_t BSP_ReadHumidity(float *result)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	return HTS221_ReadHumidity(&TempSensor_Handle, result);
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	4804      	ldr	r0, [pc, #16]	; (8001670 <BSP_ReadHumidity+0x1c>)
 8001660:	f000 fabd 	bl	8001bde <HTS221_ReadHumidity>
 8001664:	4603      	mov	r3, r0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20001760 	.word	0x20001760

08001674 <BSP_PressureSensorInit>:
{
	return HTS221_DisableHeater(&TempSensor_Handle);
}

int32_t BSP_PressureSensorInit(void)
{
 8001674:	b5b0      	push	{r4, r5, r7, lr}
 8001676:	b090      	sub	sp, #64	; 0x40
 8001678:	af04      	add	r7, sp, #16
	LPS22HH_IO_t PressureSensor_IO =
 800167a:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <BSP_PressureSensorInit+0x54>)
 800167c:	f107 0414 	add.w	r4, r7, #20
 8001680:	461d      	mov	r5, r3
 8001682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001684:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001686:	e895 0003 	ldmia.w	r5, {r0, r1}
 800168a:	e884 0003 	stmia.w	r4, {r0, r1}
			.Write = BSP_I2C2_WriteRegLPS22HH,
			.GetTick = BSP_GetTick,
			.ReadPin = BSP_ReadPinLPS22HH
	};

	LPS22HH_Init_Struct_t PressureSettings =
 800168e:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <BSP_PressureSensorInit+0x58>)
 8001690:	463c      	mov	r4, r7
 8001692:	461d      	mov	r5, r3
 8001694:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001696:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001698:	682b      	ldr	r3, [r5, #0]
 800169a:	6023      	str	r3, [r4, #0]
			.F_MODE = LPS22HH_FifoBypass,
			.WTM = LPS22HH_DefaultSetting,
			.REF_P = LPS22HH_DefaultSetting
	};

	int32_t ret = LPS22HH_Init(&PressureSensor, PressureSettings, &PressureSensor_IO);
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	9302      	str	r3, [sp, #8]
 80016a2:	466a      	mov	r2, sp
 80016a4:	f107 030c 	add.w	r3, r7, #12
 80016a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80016ac:	e882 0003 	stmia.w	r2, {r0, r1}
 80016b0:	463b      	mov	r3, r7
 80016b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016b4:	4806      	ldr	r0, [pc, #24]	; (80016d0 <BSP_PressureSensorInit+0x5c>)
 80016b6:	f001 fedf 	bl	8003478 <LPS22HH_Init>
 80016ba:	62f8      	str	r0, [r7, #44]	; 0x2c
	return ret;
 80016bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3730      	adds	r7, #48	; 0x30
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bdb0      	pop	{r4, r5, r7, pc}
 80016c6:	bf00      	nop
 80016c8:	08014ae4 	.word	0x08014ae4
 80016cc:	08014afc 	.word	0x08014afc
 80016d0:	20001788 	.word	0x20001788

080016d4 <BSP_ReadPressure>:

int32_t BSP_ReadPressure(float *result)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	int32_t ret = LPS22HH_ReadPressure(&PressureSensor, result);
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	4804      	ldr	r0, [pc, #16]	; (80016f0 <BSP_ReadPressure+0x1c>)
 80016e0:	f001 ff54 	bl	800358c <LPS22HH_ReadPressure>
 80016e4:	60f8      	str	r0, [r7, #12]
	return ret;
 80016e6:	68fb      	ldr	r3, [r7, #12]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20001788 	.word	0x20001788

080016f4 <BSP_MagnetometerInit>:
    return ret;
}
*/

int32_t BSP_MagnetometerInit(void)
{
 80016f4:	b5b0      	push	{r4, r5, r7, lr}
 80016f6:	b090      	sub	sp, #64	; 0x40
 80016f8:	af04      	add	r7, sp, #16
    IIS2MDC_IO_t MagnetometerIO =
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <BSP_MagnetometerInit+0x54>)
 80016fc:	f107 0414 	add.w	r4, r7, #20
 8001700:	461d      	mov	r5, r3
 8001702:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001704:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001706:	e895 0003 	ldmia.w	r5, {r0, r1}
 800170a:	e884 0003 	stmia.w	r4, {r0, r1}
			.Write = BSP_I2C2_WriteRegIIS2MDC,
			.GetTick = BSP_GetTick,
			.ReadPin = BSP_ReadPinIIS2MDC
    };

    IIS2MDC_InitStruct_t MagnetometerSettings =
 800170e:	4b0f      	ldr	r3, [pc, #60]	; (800174c <BSP_MagnetometerInit+0x58>)
 8001710:	463c      	mov	r4, r7
 8001712:	461d      	mov	r5, r3
 8001714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001718:	682b      	ldr	r3, [r5, #0]
 800171a:	6023      	str	r3, [r4, #0]
			.OffsetX = 0,
			.OffsetY = 0,
			.OffsetZ = 0
    };

    int32_t ret = IIS2MDC_Init(&Magnetometer, MagnetometerSettings, &MagnetometerIO);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	9302      	str	r3, [sp, #8]
 8001722:	466a      	mov	r2, sp
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	e893 0003 	ldmia.w	r3, {r0, r1}
 800172c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001730:	463b      	mov	r3, r7
 8001732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001734:	4806      	ldr	r0, [pc, #24]	; (8001750 <BSP_MagnetometerInit+0x5c>)
 8001736:	f000 fda1 	bl	800227c <IIS2MDC_Init>
 800173a:	62f8      	str	r0, [r7, #44]	; 0x2c
    return ret;
 800173c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800173e:	4618      	mov	r0, r3
 8001740:	3730      	adds	r7, #48	; 0x30
 8001742:	46bd      	mov	sp, r7
 8001744:	bdb0      	pop	{r4, r5, r7, pc}
 8001746:	bf00      	nop
 8001748:	08014b10 	.word	0x08014b10
 800174c:	08014b28 	.word	0x08014b28
 8001750:	200017b0 	.word	0x200017b0

08001754 <BSP_ReadMagnetometerXYZ>:

int32_t BSP_ReadMagnetometerXYZ(float *Mx, float *My, float *Mz)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
    int32_t ret = IIS2MDC_ReadMagnetismXYZ(&Magnetometer, Mx, My, Mz);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	68f9      	ldr	r1, [r7, #12]
 8001766:	4804      	ldr	r0, [pc, #16]	; (8001778 <BSP_ReadMagnetometerXYZ+0x24>)
 8001768:	f000 fe7e 	bl	8002468 <IIS2MDC_ReadMagnetismXYZ>
 800176c:	6178      	str	r0, [r7, #20]
    return ret;
 800176e:	697b      	ldr	r3, [r7, #20]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	200017b0 	.word	0x200017b0

0800177c <BSP_GetTempPeriod>:
	int32_t ret = IIS2MDC_ReadMagnetismZ(&Magnetometer, Mz);
	return ret;
}

int32_t BSP_GetTempPeriod(uint32_t *Period)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
    int32_t ret = HTS221_GetSamplePeriod(&TempSensor_Handle, Period);
 8001784:	6879      	ldr	r1, [r7, #4]
 8001786:	4804      	ldr	r0, [pc, #16]	; (8001798 <BSP_GetTempPeriod+0x1c>)
 8001788:	f000 fcc8 	bl	800211c <HTS221_GetSamplePeriod>
 800178c:	60f8      	str	r0, [r7, #12]
    return ret;
 800178e:	68fb      	ldr	r3, [r7, #12]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20001760 	.word	0x20001760

0800179c <BSP_GetMagneticPeriod>:


int32_t BSP_GetMagneticPeriod(uint32_t *Period)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    int32_t ret = IIS2MDC_GetSamplePeriod(&Magnetometer, Period);
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	4804      	ldr	r0, [pc, #16]	; (80017b8 <BSP_GetMagneticPeriod+0x1c>)
 80017a8:	f001 f844 	bl	8002834 <IIS2MDC_GetSamplePeriod>
 80017ac:	60f8      	str	r0, [r7, #12]
    return ret;
 80017ae:	68fb      	ldr	r3, [r7, #12]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3710      	adds	r7, #16
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	200017b0 	.word	0x200017b0

080017bc <BSP_GetPressurePeriod>:

int32_t BSP_GetPressurePeriod(uint32_t *Period){
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
    int32_t ret = LPS22HH_GetSamplePeriod(&PressureSensor, Period);
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <BSP_GetPressurePeriod+0x1c>)
 80017c8:	f002 f93a 	bl	8003a40 <LPS22HH_GetSamplePeriod>
 80017cc:	60f8      	str	r0, [r7, #12]
    return ret;
 80017ce:	68fb      	ldr	r3, [r7, #12]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20001788 	.word	0x20001788

080017dc <BSP_AmbientLightInit>:

int32_t BSP_AmbientLightInit(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
    VEML6030_IO_t IO = {
 80017e2:	1d3b      	adds	r3, r7, #4
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
 80017f0:	615a      	str	r2, [r3, #20]
 80017f2:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <BSP_AmbientLightInit+0x48>)
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <BSP_AmbientLightInit+0x4c>)
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <BSP_AmbientLightInit+0x50>)
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <BSP_AmbientLightInit+0x54>)
 8001800:	617b      	str	r3, [r7, #20]
			.GetTick = BSP_GetTick,
			.Read = BSP_I2C2_ReadRegVEML6030,
			.Write = BSP_I2C2_WriteRegVEML6030
    };

    VEML_InitSettings_t Settings =
 8001802:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001806:	803b      	strh	r3, [r7, #0]
 8001808:	2300      	movs	r3, #0
 800180a:	70bb      	strb	r3, [r7, #2]
    {
    		.ALSConfig = VEML6030_INTTIME_100 | VEML6030_ALS_GAIN_DIV4 | VEML6030_PERS_1,
			.PowerSavingMode = VEML_POWERSAVING_MODE1
    };

    int32_t ret = VEML6030_Init(&AmbientLightSensor, Settings, &IO);
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	461a      	mov	r2, r3
 8001810:	6839      	ldr	r1, [r7, #0]
 8001812:	4808      	ldr	r0, [pc, #32]	; (8001834 <BSP_AmbientLightInit+0x58>)
 8001814:	f002 fe14 	bl	8004440 <VEML6030_Init>
 8001818:	61f8      	str	r0, [r7, #28]
    return ret;
 800181a:	69fb      	ldr	r3, [r7, #28]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	08001089 	.word	0x08001089
 8001828:	0800146d 	.word	0x0800146d
 800182c:	08001421 	.word	0x08001421
 8001830:	08001411 	.word	0x08001411
 8001834:	200017d8 	.word	0x200017d8

08001838 <BSP_ReadAmbientLight>:

int32_t BSP_ReadAmbientLight(float *Light)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
    int32_t ret = VEML6030_ReadLight(&AmbientLightSensor, Light);
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	4804      	ldr	r0, [pc, #16]	; (8001854 <BSP_ReadAmbientLight+0x1c>)
 8001844:	f002 fe96 	bl	8004574 <VEML6030_ReadLight>
 8001848:	60f8      	str	r0, [r7, #12]
    return ret;
 800184a:	68fb      	ldr	r3, [r7, #12]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	200017d8 	.word	0x200017d8

08001858 <BSP_MotionSensorInit>:
#include "tim.h"

static ISM330DHCX_Handle_t MotionSensor;

int32_t BSP_MotionSensorInit(void)
{
 8001858:	b5b0      	push	{r4, r5, r7, lr}
 800185a:	b0a6      	sub	sp, #152	; 0x98
 800185c:	af0c      	add	r7, sp, #48	; 0x30
	int32_t ret = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	663b      	str	r3, [r7, #96]	; 0x60
	float JunkData[3];
	uint8_t DiscardedXLSamples = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint8_t DiscardedGyroSamples = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	ISM330DHCX_IO_t SensorIO =
 800186e:	4b39      	ldr	r3, [pc, #228]	; (8001954 <BSP_MotionSensorInit+0xfc>)
 8001870:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001874:	461d      	mov	r5, r3
 8001876:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001878:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800187a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800187e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			.GetTick = BSP_GetTick,
			.ReadInt1Pin = BSP_ReadPinISM330DHCX,
			.ReadInt2Pin = NULL
	};

	ISM330DHCX_Init_Struct_t Init =
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	2234      	movs	r2, #52	; 0x34
 8001886:	2100      	movs	r1, #0
 8001888:	4618      	mov	r0, r3
 800188a:	f012 fc01 	bl	8014090 <memset>
 800188e:	2304      	movs	r3, #4
 8001890:	71bb      	strb	r3, [r7, #6]
 8001892:	2330      	movs	r3, #48	; 0x30
 8001894:	773b      	strb	r3, [r7, #28]
 8001896:	2302      	movs	r3, #2
 8001898:	77fb      	strb	r3, [r7, #31]
 800189a:	2360      	movs	r3, #96	; 0x60
 800189c:	f887 3020 	strb.w	r3, [r7, #32]
 80018a0:	230c      	movs	r3, #12
 80018a2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80018a6:	2330      	movs	r3, #48	; 0x30
 80018a8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80018ac:	2308      	movs	r3, #8
 80018ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80018b2:	2303      	movs	r3, #3
 80018b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

			.TIMESTAMP_EN = ISM330DHCX_DefaultSetting

	};

	ret = ISM330DHCX_Init(&MotionSensor, Init, &SensorIO);
 80018b8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018bc:	930a      	str	r3, [sp, #40]	; 0x28
 80018be:	466d      	mov	r5, sp
 80018c0:	f107 0410 	add.w	r4, r7, #16
 80018c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018d8:	481f      	ldr	r0, [pc, #124]	; (8001958 <BSP_MotionSensorInit+0x100>)
 80018da:	f001 f87f 	bl	80029dc <ISM330DHCX_Init>
 80018de:	6638      	str	r0, [r7, #96]	; 0x60
	if(ret !=ISM330DHCX_Ok)
 80018e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d029      	beq.n	800193a <BSP_MotionSensorInit+0xe2>
	{
		return ret;
 80018e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018e8:	e030      	b.n	800194c <BSP_MotionSensorInit+0xf4>
	}

	//Discard Junk Samples
	while(DiscardedXLSamples < 6 && DiscardedGyroSamples < 6)
	{
        if(BSP_ReadAccelXYZ(&JunkData[0],&JunkData[1],&JunkData[2]) ==ISM330DHCX_DataReady)
 80018ea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018ee:	f103 0208 	add.w	r2, r3, #8
 80018f2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018f6:	1d19      	adds	r1, r3, #4
 80018f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018fc:	4618      	mov	r0, r3
 80018fe:	f000 f82d 	bl	800195c <BSP_ReadAccelXYZ>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d104      	bne.n	8001912 <BSP_MotionSensorInit+0xba>
        {
        	DiscardedXLSamples++;
 8001908:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800190c:	3301      	adds	r3, #1
 800190e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        }

        if(BSP_ReadGyroXYZ(&JunkData[0],&JunkData[1],&JunkData[2]) ==ISM330DHCX_DataReady)
 8001912:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001916:	f103 0208 	add.w	r2, r3, #8
 800191a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800191e:	1d19      	adds	r1, r3, #4
 8001920:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001924:	4618      	mov	r0, r3
 8001926:	f000 f835 	bl	8001994 <BSP_ReadGyroXYZ>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d104      	bne.n	800193a <BSP_MotionSensorInit+0xe2>
        {
        	DiscardedGyroSamples++;
 8001930:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001934:	3301      	adds	r3, #1
 8001936:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	while(DiscardedXLSamples < 6 && DiscardedGyroSamples < 6)
 800193a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800193e:	2b05      	cmp	r3, #5
 8001940:	d803      	bhi.n	800194a <BSP_MotionSensorInit+0xf2>
 8001942:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001946:	2b05      	cmp	r3, #5
 8001948:	d9cf      	bls.n	80018ea <BSP_MotionSensorInit+0x92>
        }
	}
	return ISM330DHCX_Ok;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3768      	adds	r7, #104	; 0x68
 8001950:	46bd      	mov	sp, r7
 8001952:	bdb0      	pop	{r4, r5, r7, pc}
 8001954:	08014b3c 	.word	0x08014b3c
 8001958:	20001804 	.word	0x20001804

0800195c <BSP_ReadAccelXYZ>:

int32_t BSP_ReadAccelXYZ(float *Ax, float *Ay, float *Az)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
    int32_t ret = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
    ret = ISM330DHCX_ReadAccel(&MotionSensor, Ax, Ay, Az);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	68f9      	ldr	r1, [r7, #12]
 8001972:	4807      	ldr	r0, [pc, #28]	; (8001990 <BSP_ReadAccelXYZ+0x34>)
 8001974:	f001 f8e2 	bl	8002b3c <ISM330DHCX_ReadAccel>
 8001978:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_DataReady)
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <BSP_ReadAccelXYZ+0x28>
    {
    	return ret;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	e000      	b.n	8001986 <BSP_ReadAccelXYZ+0x2a>
    }
    return ISM330DHCX_DataReady;
 8001984:	2300      	movs	r3, #0

}
 8001986:	4618      	mov	r0, r3
 8001988:	3718      	adds	r7, #24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20001804 	.word	0x20001804

08001994 <BSP_ReadGyroXYZ>:

int32_t BSP_ReadGyroXYZ(float *Wx, float *Wy, float *Wz)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
    int32_t ret = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]
    ret = ISM330DHCX_ReadGyro(&MotionSensor, Wx, Wy, Wz);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	68f9      	ldr	r1, [r7, #12]
 80019aa:	4807      	ldr	r0, [pc, #28]	; (80019c8 <BSP_ReadGyroXYZ+0x34>)
 80019ac:	f001 f925 	bl	8002bfa <ISM330DHCX_ReadGyro>
 80019b0:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_DataReady)
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <BSP_ReadGyroXYZ+0x28>
    {
    	return ret;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	e000      	b.n	80019be <BSP_ReadGyroXYZ+0x2a>
    }
    return ISM330DHCX_DataReady;
 80019bc:	2300      	movs	r3, #0

}
 80019be:	4618      	mov	r0, r3
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20001804 	.word	0x20001804

080019cc <BSP_SynchronizeIRQ>:
	int32_t ret = ISM330DHCX_GetGyroPeriod(&MotionSensor, Period);
	return ret;
}

void BSP_SynchronizeIRQ(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
    float dummy_data[3];
    //Read any data thats available
    BSP_ReadAccelXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]);
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	f103 0208 	add.w	r2, r3, #8
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	1d19      	adds	r1, r3, #4
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff ffbc 	bl	800195c <BSP_ReadAccelXYZ>
    BSP_ReadGyroXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]);
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	f103 0208 	add.w	r2, r3, #8
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	1d19      	adds	r1, r3, #4
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ffcf 	bl	8001994 <BSP_ReadGyroXYZ>
    //Wait for New Data
    while(BSP_ReadAccelXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]) == ISM330DHCX_DataNotReady);
 80019f6:	bf00      	nop
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	f103 0208 	add.w	r2, r3, #8
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	1d19      	adds	r1, r3, #4
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff ffa9 	bl	800195c <BSP_ReadAccelXYZ>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f64b 62ef 	movw	r2, #48879	; 0xbeef
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d0f1      	beq.n	80019f8 <BSP_SynchronizeIRQ+0x2c>
    BSP_ReadGyroXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]);
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	f103 0208 	add.w	r2, r3, #8
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	1d19      	adds	r1, r3, #4
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ffb7 	bl	8001994 <BSP_ReadGyroXYZ>
    HAL_TIM_Base_Start_IT(&htim7);
 8001a26:	4803      	ldr	r0, [pc, #12]	; (8001a34 <BSP_SynchronizeIRQ+0x68>)
 8001a28:	f00d fb88 	bl	800f13c <HAL_TIM_Base_Start_IT>
}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	200020e0 	.word	0x200020e0

08001a38 <BSP_RamInit>:
#include "octospi.h"
#include <stdint.h>



void BSP_RamInit(void){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
    Ram_GPIO_Init();
 8001a3c:	f003 fe0e 	bl	800565c <Ram_GPIO_Init>
    OSPI_RamInit();
 8001a40:	f004 fbca 	bl	80061d8 <OSPI_RamInit>
    OSPI_DelayBlockConfig();
 8001a44:	f004 fc90 	bl	8006368 <OSPI_DelayBlockConfig>
    OSPI_EnableMemMappedMode();
 8001a48:	f004 fc32 	bl	80062b0 <OSPI_EnableMemMappedMode>
    BSP_RamErase();
 8001a4c:	f000 f802 	bl	8001a54 <BSP_RamErase>
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <BSP_RamErase>:

void BSP_RamErase(void){
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
	  uint32_t *pRam = (uint32_t*)OSPI1_RAM_BASE;
 8001a5a:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8001a5e:	603b      	str	r3, [r7, #0]
	  for(uint32_t i = 0; i < (OSPI1_RAM_LENGTH / 4); i = i + 1){
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	e008      	b.n	8001a78 <BSP_RamErase+0x24>
		  *(pRam + i) = 0;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
	  for(uint32_t i = 0; i < (OSPI1_RAM_LENGTH / 4); i = i + 1){
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3301      	adds	r3, #1
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a7e:	d3f2      	bcc.n	8001a66 <BSP_RamErase+0x12>
	  }
}
 8001a80:	bf00      	nop
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <HTS221_Init>:
static int32_t HTS221_CalculateTemperature(HTS221_Handle_t *Handle, float *temperature);
static int32_t HTS221_CalculateHumidity(HTS221_Handle_t *Handle, float *humidity);


int32_t HTS221_Init(HTS221_Handle_t *Handle, HTS221_Init_Struct_t Settings, HTS221_IO_t *IO)
{
 8001a90:	b5b0      	push	{r4, r5, r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	1d38      	adds	r0, r7, #4
 8001a9a:	e880 0006 	stmia.w	r0, {r1, r2}
 8001a9e:	603b      	str	r3, [r7, #0]
    if(Handle == NULL)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d102      	bne.n	8001aac <HTS221_Init+0x1c>
    {
    	return HTS221_Error;
 8001aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aaa:	e036      	b.n	8001b1a <HTS221_Init+0x8a>
    }
    Handle->IO = *IO;
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	4614      	mov	r4, r2
 8001ab2:	461d      	mov	r5, r3
 8001ab4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ab6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ab8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001abc:	e884 0003 	stmia.w	r4, {r0, r1}
    Handle->Context.Handle = Handle;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	619a      	str	r2, [r3, #24]
    Handle->Context.Read = HTS221_ReadRegWrapper;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4a16      	ldr	r2, [pc, #88]	; (8001b24 <HTS221_Init+0x94>)
 8001aca:	61da      	str	r2, [r3, #28]
    Handle->Context.Write = HTS221_WriteRegWrapper;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	4a16      	ldr	r2, [pc, #88]	; (8001b28 <HTS221_Init+0x98>)
 8001ad0:	621a      	str	r2, [r3, #32]

    if(Settings.DataReadyConfig == HTS221_DataReadyEnable && Handle->IO.ReadPin == NULL)
 8001ad2:	7a7b      	ldrb	r3, [r7, #9]
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d106      	bne.n	8001ae6 <HTS221_Init+0x56>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	695b      	ldr	r3, [r3, #20]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <HTS221_Init+0x56>
    {
    	return HTS221_Error; //Must provide a read pin function if using the data ready pin
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae4:	e019      	b.n	8001b1a <HTS221_Init+0x8a>
    }
    Handle->DRDY_Config = Settings.DataReadyConfig;
 8001ae6:	7a7a      	ldrb	r2, [r7, #9]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    Handle->DRDY_Polarity = Settings.DataReadySignalPolarity;
 8001aee:	79fa      	ldrb	r2, [r7, #7]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    //Initialized Bus
    if(Handle->IO.Init != NULL)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d002      	beq.n	8001b04 <HTS221_Init+0x74>
    {
        Handle->IO.Init();
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4798      	blx	r3
    }

    Handle->OutputDataRate = Settings.OutputDataRate;
 8001b04:	79ba      	ldrb	r2, [r7, #6]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    //Initialize Device
    return HTS221_RegisterInit(Handle, Settings);
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001b12:	68f8      	ldr	r0, [r7, #12]
 8001b14:	f000 f8d6 	bl	8001cc4 <HTS221_RegisterInit>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bdb0      	pop	{r4, r5, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	08001c69 	.word	0x08001c69
 8001b28:	08001c97 	.word	0x08001c97

08001b2c <HTS221_ResetRegisters>:
	temp &= ~HTS221_HEATER_ENABLE;                                           //Modify Reg
	return HTS221_WriteReg(&Handle->Context,HTS221_REG_CTRL_REG2, &temp, 1); //Store Reg
}

int32_t HTS221_ResetRegisters(HTS221_Handle_t *Handle)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	uint8_t temp = HTS221_RebootSignal;
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	73fb      	strb	r3, [r7, #15]
    return HTS221_WriteReg(&Handle->Context, HTS221_REG_CTRL_REG2, &temp, 1);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f103 0018 	add.w	r0, r3, #24
 8001b3e:	f107 020f 	add.w	r2, r7, #15
 8001b42:	2301      	movs	r3, #1
 8001b44:	2121      	movs	r1, #33	; 0x21
 8001b46:	f000 fb44 	bl	80021d2 <HTS221_WriteReg>
 8001b4a:	4603      	mov	r3, r0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <HTS221_ReadTemperature>:
	//turn on
	return HTS221_PowerUp(Handle);
}

int32_t HTS221_ReadTemperature(HTS221_Handle_t *Handle, float *temperature)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
    int32_t ret = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
    uint8_t reg = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	73fb      	strb	r3, [r7, #15]
	//Check if DRDY is used
	if(Handle->DRDY_Config == HTS221_DataReadyEnable)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b6c:	2b04      	cmp	r3, #4
 8001b6e:	d116      	bne.n	8001b9e <HTS221_ReadTemperature+0x4a>
	{
		//If its used, read it.
		int32_t PinState = Handle->IO.ReadPin();
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	4798      	blx	r3
 8001b76:	6138      	str	r0, [r7, #16]
		//If Its High and Polarity is Active Low OR If its Low and Polarity is Active High, return data not ready
        if((Handle->DRDY_Polarity == HTS221_DataActiveHigh && PinState == 0) || (Handle->DRDY_Polarity == HTS221_DataActiveLow && PinState != 0))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d102      	bne.n	8001b88 <HTS221_ReadTemperature+0x34>
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d007      	beq.n	8001b98 <HTS221_ReadTemperature+0x44>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b8e:	2b80      	cmp	r3, #128	; 0x80
 8001b90:	d11c      	bne.n	8001bcc <HTS221_ReadTemperature+0x78>
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d019      	beq.n	8001bcc <HTS221_ReadTemperature+0x78>
        {
            return HTS221_DataNotReady;
 8001b98:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001b9c:	e01b      	b.n	8001bd6 <HTS221_ReadTemperature+0x82>
        }
	} else
	{
		//Otherwise, read the status reg
        ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_STATUS_REG, &reg, 1);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f103 0018 	add.w	r0, r3, #24
 8001ba4:	f107 020f 	add.w	r2, r7, #15
 8001ba8:	2301      	movs	r3, #1
 8001baa:	2127      	movs	r1, #39	; 0x27
 8001bac:	f000 fae8 	bl	8002180 <HTS221_ReadReg>
 8001bb0:	6178      	str	r0, [r7, #20]
        if(ret != HTS221_Ok)
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HTS221_ReadTemperature+0x68>
        {
        	return ret;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	e00c      	b.n	8001bd6 <HTS221_ReadTemperature+0x82>
        } else if ((reg & HTS221_TEMPDATA_Msk) == 0)
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d102      	bne.n	8001bcc <HTS221_ReadTemperature+0x78>
        {
        	return HTS221_DataNotReady;
 8001bc6:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001bca:	e004      	b.n	8001bd6 <HTS221_ReadTemperature+0x82>
        }
	}
    return HTS221_CalculateTemperature(Handle, temperature);
 8001bcc:	6839      	ldr	r1, [r7, #0]
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f8b6 	bl	8001d40 <HTS221_CalculateTemperature>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HTS221_ReadHumidity>:
int32_t HTS221_ReadHumidity(HTS221_Handle_t *Handle, float *humidity)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b086      	sub	sp, #24
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	6039      	str	r1, [r7, #0]
    int32_t ret = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]
    uint8_t reg = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	73fb      	strb	r3, [r7, #15]
	//Check if DRDY is used
	if(Handle->DRDY_Config == HTS221_DataReadyEnable)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d116      	bne.n	8001c28 <HTS221_ReadHumidity+0x4a>
	{
		//If its used, read it.
		int32_t PinState = Handle->IO.ReadPin();
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	4798      	blx	r3
 8001c00:	6138      	str	r0, [r7, #16]
		//If Its High and Polarity is Active Low OR If its Low and Polarity is Active High, return data not ready
        if((Handle->DRDY_Polarity == HTS221_DataActiveHigh && PinState == 0) || (Handle->DRDY_Polarity == HTS221_DataActiveLow && PinState != 0))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d102      	bne.n	8001c12 <HTS221_ReadHumidity+0x34>
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d007      	beq.n	8001c22 <HTS221_ReadHumidity+0x44>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c18:	2b80      	cmp	r3, #128	; 0x80
 8001c1a:	d11c      	bne.n	8001c56 <HTS221_ReadHumidity+0x78>
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d019      	beq.n	8001c56 <HTS221_ReadHumidity+0x78>
        {
            return HTS221_DataNotReady;
 8001c22:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001c26:	e01b      	b.n	8001c60 <HTS221_ReadHumidity+0x82>
        }
	} else
	{
		//Otherwise, read the status reg
        ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_STATUS_REG, &reg, 1);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f103 0018 	add.w	r0, r3, #24
 8001c2e:	f107 020f 	add.w	r2, r7, #15
 8001c32:	2301      	movs	r3, #1
 8001c34:	2127      	movs	r1, #39	; 0x27
 8001c36:	f000 faa3 	bl	8002180 <HTS221_ReadReg>
 8001c3a:	6178      	str	r0, [r7, #20]
        if(ret != HTS221_Ok)
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HTS221_ReadHumidity+0x68>
        {
        	return ret;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	e00c      	b.n	8001c60 <HTS221_ReadHumidity+0x82>
        } else if ((reg & HTS221_HUMDATA_Msk) == 0)
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d102      	bne.n	8001c56 <HTS221_ReadHumidity+0x78>
        {
        	return HTS221_DataNotReady;
 8001c50:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001c54:	e004      	b.n	8001c60 <HTS221_ReadHumidity+0x82>
        }
	}

	return HTS221_CalculateHumidity(Handle, humidity);
 8001c56:	6839      	ldr	r1, [r7, #0]
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f96b 	bl	8001f34 <HTS221_CalculateHumidity>
 8001c5e:	4603      	mov	r3, r0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <HTS221_ReadRegWrapper>:
	return HTS221_WriteReg(&Handle->Context,HTS221_REG_CTRL_REG1, &temp, 1); //Store Reg
}


static int32_t HTS221_ReadRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	461a      	mov	r2, r3
 8001c74:	460b      	mov	r3, r1
 8001c76:	72fb      	strb	r3, [r7, #11]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	72bb      	strb	r3, [r7, #10]
	HTS221_Handle_t *HTS221_Handle = Handle;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	617b      	str	r3, [r7, #20]
	return HTS221_Handle->IO.Read(Reg, Buffer, Length);
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	7aba      	ldrb	r2, [r7, #10]
 8001c86:	7af8      	ldrb	r0, [r7, #11]
 8001c88:	6879      	ldr	r1, [r7, #4]
 8001c8a:	4798      	blx	r3
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HTS221_WriteRegWrapper>:

static int32_t HTS221_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b086      	sub	sp, #24
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	607a      	str	r2, [r7, #4]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	72fb      	strb	r3, [r7, #11]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	72bb      	strb	r3, [r7, #10]
	HTS221_Handle_t *HTS221_Handle = Handle;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	617b      	str	r3, [r7, #20]
	return HTS221_Handle->IO.Write(Reg, Buffer, Length);
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	7aba      	ldrb	r2, [r7, #10]
 8001cb4:	7af8      	ldrb	r0, [r7, #11]
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	4798      	blx	r3
 8001cba:	4603      	mov	r3, r0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HTS221_RegisterInit>:

static int32_t HTS221_RegisterInit(HTS221_Handle_t *Handle, HTS221_Init_Struct_t Settings)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	e883 0006 	stmia.w	r3, {r1, r2}
    int32_t ret =  0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
    uint8_t temp = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	74fb      	strb	r3, [r7, #19]

    //reset registers to factory default
    ret = HTS221_ResetRegisters(Handle);
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f7ff ff26 	bl	8001b2c <HTS221_ResetRegisters>
 8001ce0:	6178      	str	r0, [r7, #20]
    if(ret != HTS221_Ok)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <HTS221_RegisterInit+0x28>
    {
    	return ret;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	e025      	b.n	8001d38 <HTS221_RegisterInit+0x74>
    }

    temp = HTS221_BDU_ENABLE | Settings.OutputDataRate;
 8001cec:	79bb      	ldrb	r3, [r7, #6]
 8001cee:	f043 0304 	orr.w	r3, r3, #4
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	74fb      	strb	r3, [r7, #19]
    ret = HTS221_WriteReg(&Handle->Context, HTS221_REG_CTRL_REG1, &temp,1);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f103 0018 	add.w	r0, r3, #24
 8001cfc:	f107 0213 	add.w	r2, r7, #19
 8001d00:	2301      	movs	r3, #1
 8001d02:	2120      	movs	r1, #32
 8001d04:	f000 fa65 	bl	80021d2 <HTS221_WriteReg>
 8001d08:	6178      	str	r0, [r7, #20]
    if(ret != HTS221_Ok)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <HTS221_RegisterInit+0x50>
    {
    	return ret;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	e011      	b.n	8001d38 <HTS221_RegisterInit+0x74>
    }

    temp = Settings.DataReadySignalPolarity | Settings.DataReadyOutputMode | Settings.DataReadyConfig;
 8001d14:	79fa      	ldrb	r2, [r7, #7]
 8001d16:	7a3b      	ldrb	r3, [r7, #8]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	7a7b      	ldrb	r3, [r7, #9]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	74fb      	strb	r3, [r7, #19]
    return HTS221_WriteReg(&Handle->Context, HTS221_REG_CTRL_REG3, &temp,1);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f103 0018 	add.w	r0, r3, #24
 8001d2a:	f107 0213 	add.w	r2, r7, #19
 8001d2e:	2301      	movs	r3, #1
 8001d30:	2122      	movs	r1, #34	; 0x22
 8001d32:	f000 fa4e 	bl	80021d2 <HTS221_WriteReg>
 8001d36:	4603      	mov	r3, r0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HTS221_CalculateTemperature>:

static int32_t HTS221_CalculateTemperature(HTS221_Handle_t *Handle, float *temperature)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	; 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t Buffer[2] = {0};
 8001d4e:	2300      	movs	r3, #0
 8001d50:	81bb      	strh	r3, [r7, #12]
	int16_t temp = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	847b      	strh	r3, [r7, #34]	; 0x22
    float T0_OUT = 0, T1_OUT = 0;
 8001d56:	f04f 0300 	mov.w	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
 8001d5c:	f04f 0300 	mov.w	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
    float T1_DEGC = 0,  T0_DEGC = 0;
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]


    //Fetch T0
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T0_OUT, Buffer, 2);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f103 0018 	add.w	r0, r3, #24
 8001d74:	f107 020c 	add.w	r2, r7, #12
 8001d78:	2302      	movs	r3, #2
 8001d7a:	213c      	movs	r1, #60	; 0x3c
 8001d7c:	f000 fa00 	bl	8002180 <HTS221_ReadReg>
 8001d80:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HTS221_CalculateTemperature+0x4c>
    {
    	return ret;
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8a:	e0ce      	b.n	8001f2a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001d8c:	7b7b      	ldrb	r3, [r7, #13]
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	021b      	lsls	r3, r3, #8
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	7b3b      	ldrb	r3, [r7, #12]
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	4413      	add	r3, r2
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	847b      	strh	r3, [r7, #34]	; 0x22
    T0_OUT = temp * 1.0f;
 8001d9e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001daa:	edc7 7a07 	vstr	s15, [r7, #28]

    //Fetch T1
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T1_OUT, Buffer, 2);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f103 0018 	add.w	r0, r3, #24
 8001db4:	f107 020c 	add.w	r2, r7, #12
 8001db8:	2302      	movs	r3, #2
 8001dba:	213e      	movs	r1, #62	; 0x3e
 8001dbc:	f000 f9e0 	bl	8002180 <HTS221_ReadReg>
 8001dc0:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HTS221_CalculateTemperature+0x8c>
    {
    	return ret;
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dca:	e0ae      	b.n	8001f2a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001dcc:	7b7b      	ldrb	r3, [r7, #13]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	021b      	lsls	r3, r3, #8
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	7b3b      	ldrb	r3, [r7, #12]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	4413      	add	r3, r2
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	847b      	strh	r3, [r7, #34]	; 0x22
    T1_OUT = temp * 1.0f;
 8001dde:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001de2:	ee07 3a90 	vmov	s15, r3
 8001de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dea:	edc7 7a06 	vstr	s15, [r7, #24]

    //Fetch T0DegC
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T0_degC_x8, Buffer, 1); //Get LSB, store in Buffer16
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f103 0018 	add.w	r0, r3, #24
 8001df4:	f107 020c 	add.w	r2, r7, #12
 8001df8:	2301      	movs	r3, #1
 8001dfa:	2132      	movs	r1, #50	; 0x32
 8001dfc:	f000 f9c0 	bl	8002180 <HTS221_ReadReg>
 8001e00:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <HTS221_CalculateTemperature+0xcc>
    {
    	return ret;
 8001e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0a:	e08e      	b.n	8001f2a <HTS221_CalculateTemperature+0x1ea>
    }

    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T1_T0_msb, &Buffer[1], 1);  //Get MSB, store in Buffer8
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f103 0018 	add.w	r0, r3, #24
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	2301      	movs	r3, #1
 8001e1a:	2135      	movs	r1, #53	; 0x35
 8001e1c:	f000 f9b0 	bl	8002180 <HTS221_ReadReg>
 8001e20:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HTS221_CalculateTemperature+0xec>
    {
    	return ret;
 8001e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2a:	e07e      	b.n	8001f2a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = ((Buffer[1] & 0x03) << 8) + Buffer[0];
 8001e2c:	7b7b      	ldrb	r3, [r7, #13]
 8001e2e:	021b      	lsls	r3, r3, #8
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	7b3b      	ldrb	r3, [r7, #12]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	4413      	add	r3, r2
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	847b      	strh	r3, [r7, #34]	; 0x22
    T0_DEGC = temp / 8.0f; //Calculate
 8001e42:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001e46:	ee07 3a90 	vmov	s15, r3
 8001e4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e4e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001e52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e56:	edc7 7a04 	vstr	s15, [r7, #16]

    //Fetch T1DegC
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T1_degC_x8, Buffer, 1); //Get LSB, store in Buffer16
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f103 0018 	add.w	r0, r3, #24
 8001e60:	f107 020c 	add.w	r2, r7, #12
 8001e64:	2301      	movs	r3, #1
 8001e66:	2133      	movs	r1, #51	; 0x33
 8001e68:	f000 f98a 	bl	8002180 <HTS221_ReadReg>
 8001e6c:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <HTS221_CalculateTemperature+0x138>
    {
    	return ret;
 8001e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e76:	e058      	b.n	8001f2a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = ((Buffer[1] & 0x0C) << 6) + Buffer[0];
 8001e78:	7b7b      	ldrb	r3, [r7, #13]
 8001e7a:	019b      	lsls	r3, r3, #6
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	7b3b      	ldrb	r3, [r7, #12]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	4413      	add	r3, r2
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	847b      	strh	r3, [r7, #34]	; 0x22
    T1_DEGC = temp / 8.0f; //Calculate
 8001e8e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001e92:	ee07 3a90 	vmov	s15, r3
 8001e96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e9a:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001e9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ea2:	edc7 7a05 	vstr	s15, [r7, #20]

    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_TEMP_OUT_L, Buffer, 2);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f103 0018 	add.w	r0, r3, #24
 8001eac:	f107 020c 	add.w	r2, r7, #12
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	212a      	movs	r1, #42	; 0x2a
 8001eb4:	f000 f964 	bl	8002180 <HTS221_ReadReg>
 8001eb8:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HTS221_CalculateTemperature+0x184>
    {
    	return ret;
 8001ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec2:	e032      	b.n	8001f2a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001ec4:	7b7b      	ldrb	r3, [r7, #13]
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	021b      	lsls	r3, r3, #8
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	7b3b      	ldrb	r3, [r7, #12]
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	4413      	add	r3, r2
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	847b      	strh	r3, [r7, #34]	; 0x22
    *temperature = (((T1_DEGC - T0_DEGC) * temp) + ((T1_OUT * T0_DEGC) - (T0_OUT * T1_DEGC))) / (T1_OUT - T0_OUT); //Linear Interpolation
 8001ed6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001eda:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ede:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ee2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001ee6:	ee07 3a90 	vmov	s15, r3
 8001eea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ef2:	edd7 6a06 	vldr	s13, [r7, #24]
 8001ef6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001efa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001efe:	ed97 6a07 	vldr	s12, [r7, #28]
 8001f02:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f06:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f0a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001f0e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001f12:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f16:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	edc3 7a00 	vstr	s15, [r3]
    return HTS221_Ok;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3728      	adds	r7, #40	; 0x28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HTS221_CalculateHumidity>:

static int32_t HTS221_CalculateHumidity(HTS221_Handle_t *Handle, float *humidity)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	; 0x28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t Buffer[2] = {0};
 8001f42:	2300      	movs	r3, #0
 8001f44:	813b      	strh	r3, [r7, #8]
	int16_t temp = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	847b      	strh	r3, [r7, #34]	; 0x22
    float H0_OUT = 0, H1_OUT = 0;
 8001f4a:	f04f 0300 	mov.w	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
 8001f50:	f04f 0300 	mov.w	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
    float H1_REL = 0,  H0_REL = 0;
 8001f56:	f04f 0300 	mov.w	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	f04f 0300 	mov.w	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
    float result = 0;
 8001f62:	f04f 0300 	mov.w	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]

    //Fetch H0
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H0_T0_OUT, Buffer, 2);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f103 0018 	add.w	r0, r3, #24
 8001f6e:	f107 0208 	add.w	r2, r7, #8
 8001f72:	2302      	movs	r3, #2
 8001f74:	2136      	movs	r1, #54	; 0x36
 8001f76:	f000 f903 	bl	8002180 <HTS221_ReadReg>
 8001f7a:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <HTS221_CalculateHumidity+0x52>
    {
    	return ret;
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	e0c1      	b.n	800210a <HTS221_CalculateHumidity+0x1d6>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001f86:	7a7b      	ldrb	r3, [r7, #9]
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	021b      	lsls	r3, r3, #8
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	7a3b      	ldrb	r3, [r7, #8]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	4413      	add	r3, r2
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	847b      	strh	r3, [r7, #34]	; 0x22
    H0_OUT = temp * 1.0f;
 8001f98:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001f9c:	ee07 3a90 	vmov	s15, r3
 8001fa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fa4:	edc7 7a07 	vstr	s15, [r7, #28]

    //Fetch H1
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H1_T0_OUT, Buffer, 2);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f103 0018 	add.w	r0, r3, #24
 8001fae:	f107 0208 	add.w	r2, r7, #8
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	213a      	movs	r1, #58	; 0x3a
 8001fb6:	f000 f8e3 	bl	8002180 <HTS221_ReadReg>
 8001fba:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <HTS221_CalculateHumidity+0x92>
    {
    	return ret;
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc4:	e0a1      	b.n	800210a <HTS221_CalculateHumidity+0x1d6>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001fc6:	7a7b      	ldrb	r3, [r7, #9]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	7a3b      	ldrb	r3, [r7, #8]
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	847b      	strh	r3, [r7, #34]	; 0x22
    H1_OUT = temp * 1.0f;
 8001fd8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001fdc:	ee07 3a90 	vmov	s15, r3
 8001fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe4:	edc7 7a06 	vstr	s15, [r7, #24]

    //Fetch H0_Rh
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H0_rH_x2, Buffer, 1);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f103 0018 	add.w	r0, r3, #24
 8001fee:	f107 0208 	add.w	r2, r7, #8
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	2130      	movs	r1, #48	; 0x30
 8001ff6:	f000 f8c3 	bl	8002180 <HTS221_ReadReg>
 8001ffa:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HTS221_CalculateHumidity+0xd2>
    {
    	return ret;
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	e081      	b.n	800210a <HTS221_CalculateHumidity+0x1d6>
    }
    H0_REL = Buffer[0] / 2.0f;
 8002006:	7a3b      	ldrb	r3, [r7, #8]
 8002008:	ee07 3a90 	vmov	s15, r3
 800200c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002010:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002014:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002018:	edc7 7a04 	vstr	s15, [r7, #16]

    //Fetch H0_Rh
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H1_rH_x2, Buffer, 1);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f103 0018 	add.w	r0, r3, #24
 8002022:	f107 0208 	add.w	r2, r7, #8
 8002026:	2301      	movs	r3, #1
 8002028:	2131      	movs	r1, #49	; 0x31
 800202a:	f000 f8a9 	bl	8002180 <HTS221_ReadReg>
 800202e:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8002030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HTS221_CalculateHumidity+0x106>
    {
    	return ret;
 8002036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002038:	e067      	b.n	800210a <HTS221_CalculateHumidity+0x1d6>
    }
    H1_REL = Buffer[0] / 2.0f;
 800203a:	7a3b      	ldrb	r3, [r7, #8]
 800203c:	ee07 3a90 	vmov	s15, r3
 8002040:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002044:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002048:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800204c:	edc7 7a05 	vstr	s15, [r7, #20]

    //Fetch Measurement
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_HUMIDITY_OUT_L, Buffer, 2);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f103 0018 	add.w	r0, r3, #24
 8002056:	f107 0208 	add.w	r2, r7, #8
 800205a:	2302      	movs	r3, #2
 800205c:	2128      	movs	r1, #40	; 0x28
 800205e:	f000 f88f 	bl	8002180 <HTS221_ReadReg>
 8002062:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HTS221_CalculateHumidity+0x13a>
    {
    	return ret;
 800206a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206c:	e04d      	b.n	800210a <HTS221_CalculateHumidity+0x1d6>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 800206e:	7a7b      	ldrb	r3, [r7, #9]
 8002070:	b29b      	uxth	r3, r3
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	b29a      	uxth	r2, r3
 8002076:	7a3b      	ldrb	r3, [r7, #8]
 8002078:	b29b      	uxth	r3, r3
 800207a:	4413      	add	r3, r2
 800207c:	b29b      	uxth	r3, r3
 800207e:	847b      	strh	r3, [r7, #34]	; 0x22
    result = (((H1_REL - H0_REL) * temp) + ((H1_OUT * H0_REL) - (H0_OUT * H1_REL))) / (H1_OUT - H0_OUT); //Linear Interpolation
 8002080:	ed97 7a05 	vldr	s14, [r7, #20]
 8002084:	edd7 7a04 	vldr	s15, [r7, #16]
 8002088:	ee37 7a67 	vsub.f32	s14, s14, s15
 800208c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002090:	ee07 3a90 	vmov	s15, r3
 8002094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800209c:	edd7 6a06 	vldr	s13, [r7, #24]
 80020a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80020a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80020a8:	ed97 6a07 	vldr	s12, [r7, #28]
 80020ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80020b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80020b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80020b8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80020bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80020c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80020c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020cc:	edc7 7a03 	vstr	s15, [r7, #12]
    if(result > 100.0)
 80020d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80020d4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002114 <HTS221_CalculateHumidity+0x1e0>
 80020d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e0:	dd03      	ble.n	80020ea <HTS221_CalculateHumidity+0x1b6>
    {
    	*humidity = 100.0;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <HTS221_CalculateHumidity+0x1e4>)
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	e00e      	b.n	8002108 <HTS221_CalculateHumidity+0x1d4>
    } else if (result < 0.0)
 80020ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f6:	d504      	bpl.n	8002102 <HTS221_CalculateHumidity+0x1ce>
    {
    	*humidity = 0.0;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	e002      	b.n	8002108 <HTS221_CalculateHumidity+0x1d4>
    } else
    {
    	*humidity = result;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	601a      	str	r2, [r3, #0]
    }

    return HTS221_Ok;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3728      	adds	r7, #40	; 0x28
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	42c80000 	.word	0x42c80000
 8002118:	42c80000 	.word	0x42c80000

0800211c <HTS221_GetSamplePeriod>:

int32_t HTS221_GetSamplePeriod(HTS221_Handle_t *Handle, uint32_t *Period)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
	switch(Handle->OutputDataRate)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800212c:	2b03      	cmp	r3, #3
 800212e:	d81d      	bhi.n	800216c <HTS221_GetSamplePeriod+0x50>
 8002130:	a201      	add	r2, pc, #4	; (adr r2, 8002138 <HTS221_GetSamplePeriod+0x1c>)
 8002132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002136:	bf00      	nop
 8002138:	08002149 	.word	0x08002149
 800213c:	08002153 	.word	0x08002153
 8002140:	0800215d 	.word	0x0800215d
 8002144:	08002165 	.word	0x08002165
	{
	case(HTS221_OneShotMode):
			*Period = 0;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
	        return HTS221_PeriodOneShot;
 800214e:	2301      	movs	r3, #1
 8002150:	e010      	b.n	8002174 <HTS221_GetSamplePeriod+0x58>
			break;
	case(HTS221_1_0Hz):
			*Period = 1000;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002158:	601a      	str	r2, [r3, #0]
			break;
 800215a:	e00a      	b.n	8002172 <HTS221_GetSamplePeriod+0x56>
	case(HTS221_7_0p0Hz):
			*Period = 143;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	228f      	movs	r2, #143	; 0x8f
 8002160:	601a      	str	r2, [r3, #0]
	        break;
 8002162:	e006      	b.n	8002172 <HTS221_GetSamplePeriod+0x56>
	case(HTS221_12_5Hz):
			*Period = 80;
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	2250      	movs	r2, #80	; 0x50
 8002168:	601a      	str	r2, [r3, #0]
	        break;
 800216a:	e002      	b.n	8002172 <HTS221_GetSamplePeriod+0x56>
	default:
		   return HTS221_ODR_Error;
 800216c:	f06f 0301 	mvn.w	r3, #1
 8002170:	e000      	b.n	8002174 <HTS221_GetSamplePeriod+0x58>
	}
	return HTS221_Ok;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HTS221_ReadReg>:
#include "stddef.h"

static int32_t HTS221_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length);

int32_t HTS221_ReadReg(HTS221_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002180:	b590      	push	{r4, r7, lr}
 8002182:	b087      	sub	sp, #28
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	461a      	mov	r2, r3
 800218c:	460b      	mov	r3, r1
 800218e:	72fb      	strb	r3, [r7, #11]
 8002190:	4613      	mov	r3, r2
 8002192:	72bb      	strb	r3, [r7, #10]
	int32_t ret = HTS221_ValidateParams(Reg,Buffer,Length);
 8002194:	7aba      	ldrb	r2, [r7, #10]
 8002196:	7afb      	ldrb	r3, [r7, #11]
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4618      	mov	r0, r3
 800219c:	f000 f842 	bl	8002224 <HTS221_ValidateParams>
 80021a0:	6178      	str	r0, [r7, #20]
	if(ret != HTS221_REG_NO_ERR)
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <HTS221_ReadReg+0x2c>
	{
        return ret;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	e00e      	b.n	80021ca <HTS221_ReadReg+0x4a>
	}

    if(Context->Read != NULL)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d009      	beq.n	80021c8 <HTS221_ReadReg+0x48>
    {
        return Context->Read(Context->Handle, Reg, Buffer, Length);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	685c      	ldr	r4, [r3, #4]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6818      	ldr	r0, [r3, #0]
 80021bc:	7abb      	ldrb	r3, [r7, #10]
 80021be:	7af9      	ldrb	r1, [r7, #11]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	47a0      	blx	r4
 80021c4:	4603      	mov	r3, r0
 80021c6:	e000      	b.n	80021ca <HTS221_ReadReg+0x4a>
    }

    return HTS221_REG_CONTEXT_ERR;
 80021c8:	2308      	movs	r3, #8
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	371c      	adds	r7, #28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd90      	pop	{r4, r7, pc}

080021d2 <HTS221_WriteReg>:

int32_t HTS221_WriteReg(HTS221_Context_t *Context,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80021d2:	b590      	push	{r4, r7, lr}
 80021d4:	b087      	sub	sp, #28
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	60f8      	str	r0, [r7, #12]
 80021da:	607a      	str	r2, [r7, #4]
 80021dc:	461a      	mov	r2, r3
 80021de:	460b      	mov	r3, r1
 80021e0:	72fb      	strb	r3, [r7, #11]
 80021e2:	4613      	mov	r3, r2
 80021e4:	72bb      	strb	r3, [r7, #10]
	int32_t ret = HTS221_ValidateParams(Reg,Buffer,Length);
 80021e6:	7aba      	ldrb	r2, [r7, #10]
 80021e8:	7afb      	ldrb	r3, [r7, #11]
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 f819 	bl	8002224 <HTS221_ValidateParams>
 80021f2:	6178      	str	r0, [r7, #20]
	if(ret != HTS221_REG_NO_ERR)
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HTS221_WriteReg+0x2c>
	{
        return ret;
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	e00e      	b.n	800221c <HTS221_WriteReg+0x4a>
	}

	if(Context->Write != NULL)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d009      	beq.n	800221a <HTS221_WriteReg+0x48>
	{
	    return Context->Write(Context->Handle, Reg, Buffer, Length);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	689c      	ldr	r4, [r3, #8]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6818      	ldr	r0, [r3, #0]
 800220e:	7abb      	ldrb	r3, [r7, #10]
 8002210:	7af9      	ldrb	r1, [r7, #11]
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	47a0      	blx	r4
 8002216:	4603      	mov	r3, r0
 8002218:	e000      	b.n	800221c <HTS221_WriteReg+0x4a>
	}

	return HTS221_REG_CONTEXT_ERR;
 800221a:	2308      	movs	r3, #8
}
 800221c:	4618      	mov	r0, r3
 800221e:	371c      	adds	r7, #28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd90      	pop	{r4, r7, pc}

08002224 <HTS221_ValidateParams>:

static int32_t HTS221_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	6039      	str	r1, [r7, #0]
 800222e:	71fb      	strb	r3, [r7, #7]
 8002230:	4613      	mov	r3, r2
 8002232:	71bb      	strb	r3, [r7, #6]
	uint32_t ret = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]

	if(Reg < HTS221_REG_WHO_AM_I || Reg > 0x3F)
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	2b0e      	cmp	r3, #14
 800223c:	d902      	bls.n	8002244 <HTS221_ValidateParams+0x20>
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	2b3f      	cmp	r3, #63	; 0x3f
 8002242:	d903      	bls.n	800224c <HTS221_ValidateParams+0x28>
	{
		 ret |= HTS221_REG_PARAM_ERR;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
	}

	if(Buffer == NULL)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d103      	bne.n	800225a <HTS221_ValidateParams+0x36>
	{
		ret |= HTS221_BUFFER_PARAM_ERR;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f043 0302 	orr.w	r3, r3, #2
 8002258:	60fb      	str	r3, [r7, #12]
	}

	if(Length == 0 || Length > (0x3F - HTS221_REG_WHO_AM_I))
 800225a:	79bb      	ldrb	r3, [r7, #6]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <HTS221_ValidateParams+0x42>
 8002260:	79bb      	ldrb	r3, [r7, #6]
 8002262:	2b30      	cmp	r3, #48	; 0x30
 8002264:	d903      	bls.n	800226e <HTS221_ValidateParams+0x4a>
	{  //0x3F - 0x0F = 0x30 readable registers
        ret |= HTS221_LENGTH_PARAM_ERR;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f043 0304 	orr.w	r3, r3, #4
 800226c:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800226e:	68fb      	ldr	r3, [r7, #12]
}
 8002270:	4618      	mov	r0, r3
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <IIS2MDC_Init>:
static void ConvertMagData(uint8_t *buffer, float *magnetism);
static void DeConvertMagData(float magnetism, uint8_t *buffer);


int32_t IIS2MDC_Init(IIS2MDC_Handle_t *Handle, IIS2MDC_InitStruct_t Settings, IIS2MDC_IO_t *IO)
{
 800227c:	b084      	sub	sp, #16
 800227e:	b5b0      	push	{r4, r5, r7, lr}
 8002280:	b086      	sub	sp, #24
 8002282:	af02      	add	r7, sp, #8
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800228a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if(Handle->Status != IIS2MDC_Initialized)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002294:	2b01      	cmp	r3, #1
 8002296:	f000 80a5 	beq.w	80023e4 <IIS2MDC_Init+0x168>
    {
        if(Handle == NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d102      	bne.n	80022a6 <IIS2MDC_Init+0x2a>
        {
            return IIS2MDC_HandleError;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
 80022a4:	e09f      	b.n	80023e6 <IIS2MDC_Init+0x16a>
        }

        if(IO->Read == NULL || IO->Write == NULL || IO->GetTick == NULL)
 80022a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d007      	beq.n	80022be <IIS2MDC_Init+0x42>
 80022ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <IIS2MDC_Init+0x42>
 80022b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <IIS2MDC_Init+0x48>
        {
        	return IIS2MDC_IOError;
 80022be:	f06f 0301 	mvn.w	r3, #1
 80022c2:	e090      	b.n	80023e6 <IIS2MDC_Init+0x16a>
        }

        if(Settings.IntThreshold > 49150.5  || Settings.OffsetX > 49150.5 || Settings.OffsetY > 49150.5  || Settings.OffsetZ > 49150.5)
 80022c4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80022c8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80023f4 <IIS2MDC_Init+0x178>
 80022cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d4:	dc1a      	bgt.n	800230c <IIS2MDC_Init+0x90>
 80022d6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80022da:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80023f4 <IIS2MDC_Init+0x178>
 80022de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e6:	dc11      	bgt.n	800230c <IIS2MDC_Init+0x90>
 80022e8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80022ec:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80023f4 <IIS2MDC_Init+0x178>
 80022f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f8:	dc08      	bgt.n	800230c <IIS2MDC_Init+0x90>
 80022fa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80022fe:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80023f4 <IIS2MDC_Init+0x178>
 8002302:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800230a:	dd02      	ble.n	8002312 <IIS2MDC_Init+0x96>
        {
        	return IIS2MDC_FloatError;
 800230c:	f06f 0303 	mvn.w	r3, #3
 8002310:	e069      	b.n	80023e6 <IIS2MDC_Init+0x16a>
        }

        if(Settings.IntThreshold < -49150.5 || Settings.OffsetX < -49150.5 || Settings.OffsetY < -49150.5  || Settings.OffsetZ < -49150.5)
 8002312:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002316:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80023f8 <IIS2MDC_Init+0x17c>
 800231a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800231e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002322:	d41a      	bmi.n	800235a <IIS2MDC_Init+0xde>
 8002324:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002328:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80023f8 <IIS2MDC_Init+0x17c>
 800232c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002334:	d411      	bmi.n	800235a <IIS2MDC_Init+0xde>
 8002336:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800233a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80023f8 <IIS2MDC_Init+0x17c>
 800233e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002346:	d408      	bmi.n	800235a <IIS2MDC_Init+0xde>
 8002348:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800234c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80023f8 <IIS2MDC_Init+0x17c>
 8002350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002358:	d502      	bpl.n	8002360 <IIS2MDC_Init+0xe4>
        {
        	return IIS2MDC_FloatError;
 800235a:	f06f 0303 	mvn.w	r3, #3
 800235e:	e042      	b.n	80023e6 <IIS2MDC_Init+0x16a>
        }

        Handle->IO = *IO;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002364:	f103 040c 	add.w	r4, r3, #12
 8002368:	4615      	mov	r5, r2
 800236a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800236c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800236e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002372:	e884 0003 	stmia.w	r4, {r0, r1}
        Handle->Context.Handle = Handle;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	601a      	str	r2, [r3, #0]
        Handle->Context.Read = IIS2MDC_ReadRegWrapper;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a1f      	ldr	r2, [pc, #124]	; (80023fc <IIS2MDC_Init+0x180>)
 8002380:	605a      	str	r2, [r3, #4]
        Handle->Context.Write = IIS2MDC_WriteRegWrapper;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a1e      	ldr	r2, [pc, #120]	; (8002400 <IIS2MDC_Init+0x184>)
 8002386:	609a      	str	r2, [r3, #8]
        if((Settings.ConfigRegA & IIS2MDC_ODR_Msk) == IIS2MDC_ODR_OneShot)
 8002388:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800238c:	f003 030f 	and.w	r3, r3, #15
 8002390:	2b01      	cmp	r3, #1
 8002392:	d104      	bne.n	800239e <IIS2MDC_Init+0x122>
        {
        	Handle->DataMode = IIS2MDC_OneShotMode;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 800239c:	e003      	b.n	80023a6 <IIS2MDC_Init+0x12a>
        } else
        {
        	Handle->DataMode = IIS2MDC_Continuous;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        }

        Handle->OutputDataRate = Settings.ConfigRegA & IIS2MDC_ODR_Msk;
 80023a6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        int32_t ret = IIS2MDC_RegisterInit(Handle, Settings);
 80023b6:	466a      	mov	r2, sp
 80023b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023c0:	e882 0003 	stmia.w	r2, {r0, r1}
 80023c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f8d8 	bl	8002580 <IIS2MDC_RegisterInit>
 80023d0:	60f8      	str	r0, [r7, #12]
        if(ret != IIS2MDC_Ok)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <IIS2MDC_Init+0x160>
        {
        	return ret;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	e004      	b.n	80023e6 <IIS2MDC_Init+0x16a>
        }
        Handle->Status = IIS2MDC_Initialized;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    return IIS2MDC_Ok;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80023f0:	b004      	add	sp, #16
 80023f2:	4770      	bx	lr
 80023f4:	473ffe80 	.word	0x473ffe80
 80023f8:	c73ffe80 	.word	0xc73ffe80
 80023fc:	08002545 	.word	0x08002545
 8002400:	08002509 	.word	0x08002509

08002404 <IIS2MDC_ResetDevice>:

    return IIS2MDC_Ok;
}

int32_t IIS2MDC_ResetDevice(IIS2MDC_Handle_t *Handle)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	int32_t ret = IIS2MDC_Ok;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
	if(Handle == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d102      	bne.n	800241c <IIS2MDC_ResetDevice+0x18>
	{
		return IIS2MDC_HandleError;
 8002416:	f04f 33ff 	mov.w	r3, #4294967295
 800241a:	e021      	b.n	8002460 <IIS2MDC_ResetDevice+0x5c>
	}

    if(Handle->IO.Write == NULL || Handle->IO.Read == NULL || Handle->IO.GetTick == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d007      	beq.n	8002434 <IIS2MDC_ResetDevice+0x30>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d003      	beq.n	8002434 <IIS2MDC_ResetDevice+0x30>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d102      	bne.n	800243a <IIS2MDC_ResetDevice+0x36>
    {
    	return IIS2MDC_IOError;
 8002434:	f06f 0301 	mvn.w	r3, #1
 8002438:	e012      	b.n	8002460 <IIS2MDC_ResetDevice+0x5c>
    }

	ret = IIS2MDC_Reboot(Handle);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f98b 	bl	8002756 <IIS2MDC_Reboot>
 8002440:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <IIS2MDC_ResetDevice+0x48>
	{
		return ret;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	e009      	b.n	8002460 <IIS2MDC_ResetDevice+0x5c>
	}


	ret = IIS2MDC_SWReset(Handle);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f94b 	bl	80026e8 <IIS2MDC_SWReset>
 8002452:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <IIS2MDC_ResetDevice+0x5a>
	{
		return ret;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	e000      	b.n	8002460 <IIS2MDC_ResetDevice+0x5c>
	}

	return IIS2MDC_Ok;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <IIS2MDC_ReadMagnetismXYZ>:
	}
	return IIS2MDC_Ok;
}

int32_t IIS2MDC_ReadMagnetismXYZ(IIS2MDC_Handle_t *Handle, float *Mx, float *My, float *Mz)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b088      	sub	sp, #32
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
 8002474:	603b      	str	r3, [r7, #0]
	if(Handle->Status != IIS2MDC_Initialized)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800247c:	2b01      	cmp	r3, #1
 800247e:	d002      	beq.n	8002486 <IIS2MDC_ReadMagnetismXYZ+0x1e>
	{
		return IIS2MDC_InitError;
 8002480:	f06f 0302 	mvn.w	r3, #2
 8002484:	e03c      	b.n	8002500 <IIS2MDC_ReadMagnetismXYZ+0x98>
	}

	uint8_t Buffer[6] = {0};
 8002486:	2300      	movs	r3, #0
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	2300      	movs	r3, #0
 800248c:	833b      	strh	r3, [r7, #24]
	uint32_t ret = IIS2MDC_ReadReg(&Handle->Context, IIS2MDC_REG_STATUS_REG, Buffer, 1);
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f107 0214 	add.w	r2, r7, #20
 8002494:	2301      	movs	r3, #1
 8002496:	2167      	movs	r1, #103	; 0x67
 8002498:	f000 fa58 	bl	800294c <IIS2MDC_ReadReg>
 800249c:	4603      	mov	r3, r0
 800249e:	61fb      	str	r3, [r7, #28]
	if(ret != IIS2MDC_Ok)
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <IIS2MDC_ReadMagnetismXYZ+0x42>
	{
		return ret;
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	e02a      	b.n	8002500 <IIS2MDC_ReadMagnetismXYZ+0x98>
	}
	if(Buffer[0] & (IIS2MDC_XDATA_Msk | IIS2MDC_YDATA_Msk | IIS2MDC_ZDATA_Msk))
 80024aa:	7d3b      	ldrb	r3, [r7, #20]
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d023      	beq.n	80024fc <IIS2MDC_ReadMagnetismXYZ+0x94>
	{
		ret = IIS2MDC_ReadReg(&Handle->Context, IIS2MDC_REG_OUTX_L_REG, Buffer, 6);
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f107 0214 	add.w	r2, r7, #20
 80024ba:	2306      	movs	r3, #6
 80024bc:	2168      	movs	r1, #104	; 0x68
 80024be:	f000 fa45 	bl	800294c <IIS2MDC_ReadReg>
 80024c2:	4603      	mov	r3, r0
 80024c4:	61fb      	str	r3, [r7, #28]
		if(ret != IIS2MDC_Ok)
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <IIS2MDC_ReadMagnetismXYZ+0x68>
		{
			return ret;
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	e017      	b.n	8002500 <IIS2MDC_ReadMagnetismXYZ+0x98>
		}
		ConvertMagData(Buffer, Mx);
 80024d0:	f107 0314 	add.w	r3, r7, #20
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f965 	bl	80027a6 <ConvertMagData>
		ConvertMagData(&Buffer[2], My);
 80024dc:	f107 0314 	add.w	r3, r7, #20
 80024e0:	3302      	adds	r3, #2
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f000 f95e 	bl	80027a6 <ConvertMagData>
		ConvertMagData(&Buffer[4], Mz);
 80024ea:	f107 0314 	add.w	r3, r7, #20
 80024ee:	3304      	adds	r3, #4
 80024f0:	6839      	ldr	r1, [r7, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 f957 	bl	80027a6 <ConvertMagData>
		return IIS2MDC_DataReady;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e001      	b.n	8002500 <IIS2MDC_ReadMagnetismXYZ+0x98>
	}
	return IIS2MDC_DataNotReady;
 80024fc:	f64b 63ef 	movw	r3, #48879	; 0xbeef
}
 8002500:	4618      	mov	r0, r3
 8002502:	3720      	adds	r7, #32
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <IIS2MDC_WriteRegWrapper>:
	return IIS2MDC_DataNotReady;
}


static int32_t IIS2MDC_WriteRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	607a      	str	r2, [r7, #4]
 8002512:	461a      	mov	r2, r3
 8002514:	460b      	mov	r3, r1
 8002516:	72fb      	strb	r3, [r7, #11]
 8002518:	4613      	mov	r3, r2
 800251a:	72bb      	strb	r3, [r7, #10]
	IIS2MDC_Handle_t *Dev= Handle;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Write != NULL)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d007      	beq.n	8002538 <IIS2MDC_WriteRegWrapper+0x30>
	{
		return Dev->IO.Write(Reg,Buffer,Length);
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	7aba      	ldrb	r2, [r7, #10]
 800252e:	7af8      	ldrb	r0, [r7, #11]
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	4798      	blx	r3
 8002534:	4603      	mov	r3, r0
 8002536:	e001      	b.n	800253c <IIS2MDC_WriteRegWrapper+0x34>
	}
    return IIS2MDC_IOError;
 8002538:	f06f 0301 	mvn.w	r3, #1
}
 800253c:	4618      	mov	r0, r3
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <IIS2MDC_ReadRegWrapper>:

static int32_t IIS2MDC_ReadRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	607a      	str	r2, [r7, #4]
 800254e:	461a      	mov	r2, r3
 8002550:	460b      	mov	r3, r1
 8002552:	72fb      	strb	r3, [r7, #11]
 8002554:	4613      	mov	r3, r2
 8002556:	72bb      	strb	r3, [r7, #10]
	IIS2MDC_Handle_t *Dev= Handle;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Read != NULL)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <IIS2MDC_ReadRegWrapper+0x30>
	{
		return Dev->IO.Read(Reg,Buffer,Length);
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	7aba      	ldrb	r2, [r7, #10]
 800256a:	7af8      	ldrb	r0, [r7, #11]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4798      	blx	r3
 8002570:	4603      	mov	r3, r0
 8002572:	e001      	b.n	8002578 <IIS2MDC_ReadRegWrapper+0x34>
	}
    return IIS2MDC_IOError;
 8002574:	f06f 0301 	mvn.w	r3, #1
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <IIS2MDC_RegisterInit>:

static int32_t IIS2MDC_RegisterInit(IIS2MDC_Handle_t *Handle, IIS2MDC_InitStruct_t Settings)
{
 8002580:	b084      	sub	sp, #16
 8002582:	b580      	push	{r7, lr}
 8002584:	b084      	sub	sp, #16
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	f107 001c 	add.w	r0, r7, #28
 800258e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret = IIS2MDC_ResetDevice(Handle);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ff36 	bl	8002404 <IIS2MDC_ResetDevice>
 8002598:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <IIS2MDC_RegisterInit+0x24>
	{
		return ret;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	e09a      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	uint8_t Buffer[2] = {0};
 80025a4:	2300      	movs	r3, #0
 80025a6:	813b      	strh	r3, [r7, #8]

	DeConvertMagData(Settings.IntThreshold, Buffer);
 80025a8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80025ac:	f107 0308 	add.w	r3, r7, #8
 80025b0:	4618      	mov	r0, r3
 80025b2:	eeb0 0a67 	vmov.f32	s0, s15
 80025b6:	f000 f91a 	bl	80027ee <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_INT_THS_H_REG,Buffer,2);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f107 0208 	add.w	r2, r7, #8
 80025c0:	2302      	movs	r3, #2
 80025c2:	2166      	movs	r1, #102	; 0x66
 80025c4:	f000 f9e6 	bl	8002994 <IIS2MDC_WriteReg>
 80025c8:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <IIS2MDC_RegisterInit+0x54>
	{
		return ret;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	e082      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}


	DeConvertMagData(Settings.OffsetX, Buffer);
 80025d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80025d8:	f107 0308 	add.w	r3, r7, #8
 80025dc:	4618      	mov	r0, r3
 80025de:	eeb0 0a67 	vmov.f32	s0, s15
 80025e2:	f000 f904 	bl	80027ee <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_OFFSET_X_REG_L,Buffer,2);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f107 0208 	add.w	r2, r7, #8
 80025ec:	2302      	movs	r3, #2
 80025ee:	2145      	movs	r1, #69	; 0x45
 80025f0:	f000 f9d0 	bl	8002994 <IIS2MDC_WriteReg>
 80025f4:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <IIS2MDC_RegisterInit+0x80>
	{
		return ret;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	e06c      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	DeConvertMagData(Settings.OffsetY, Buffer);
 8002600:	edd7 7a08 	vldr	s15, [r7, #32]
 8002604:	f107 0308 	add.w	r3, r7, #8
 8002608:	4618      	mov	r0, r3
 800260a:	eeb0 0a67 	vmov.f32	s0, s15
 800260e:	f000 f8ee 	bl	80027ee <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_OFFSET_Y_REG_L,Buffer,2);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f107 0208 	add.w	r2, r7, #8
 8002618:	2302      	movs	r3, #2
 800261a:	2147      	movs	r1, #71	; 0x47
 800261c:	f000 f9ba 	bl	8002994 <IIS2MDC_WriteReg>
 8002620:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <IIS2MDC_RegisterInit+0xac>
	{
		return ret;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	e056      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	DeConvertMagData(Settings.OffsetZ, Buffer);
 800262c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002630:	f107 0308 	add.w	r3, r7, #8
 8002634:	4618      	mov	r0, r3
 8002636:	eeb0 0a67 	vmov.f32	s0, s15
 800263a:	f000 f8d8 	bl	80027ee <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_OFFSET_Z_REG_L,Buffer,2);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f107 0208 	add.w	r2, r7, #8
 8002644:	2302      	movs	r3, #2
 8002646:	2149      	movs	r1, #73	; 0x49
 8002648:	f000 f9a4 	bl	8002994 <IIS2MDC_WriteReg>
 800264c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <IIS2MDC_RegisterInit+0xd8>
	{
		return ret;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	e040      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.ConfigRegA;
 8002658:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800265c:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_CFG_REG_A,Buffer,1);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f107 0208 	add.w	r2, r7, #8
 8002664:	2301      	movs	r3, #1
 8002666:	2160      	movs	r1, #96	; 0x60
 8002668:	f000 f994 	bl	8002994 <IIS2MDC_WriteReg>
 800266c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <IIS2MDC_RegisterInit+0xf8>
	{
		return ret;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	e030      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.ConfigRegB;
 8002678:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800267c:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_CFG_REG_B,Buffer,1);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f107 0208 	add.w	r2, r7, #8
 8002684:	2301      	movs	r3, #1
 8002686:	2161      	movs	r1, #97	; 0x61
 8002688:	f000 f984 	bl	8002994 <IIS2MDC_WriteReg>
 800268c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <IIS2MDC_RegisterInit+0x118>
	{
		return ret;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	e020      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.ConfigRegC;
 8002698:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800269c:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_CFG_REG_C,Buffer,1);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f107 0208 	add.w	r2, r7, #8
 80026a4:	2301      	movs	r3, #1
 80026a6:	2162      	movs	r1, #98	; 0x62
 80026a8:	f000 f974 	bl	8002994 <IIS2MDC_WriteReg>
 80026ac:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <IIS2MDC_RegisterInit+0x138>
	{
		return ret;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	e010      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.IntCtrlReg;
 80026b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80026bc:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_INT_CTRL_REG,Buffer,1);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f107 0208 	add.w	r2, r7, #8
 80026c4:	2301      	movs	r3, #1
 80026c6:	2163      	movs	r1, #99	; 0x63
 80026c8:	f000 f964 	bl	8002994 <IIS2MDC_WriteReg>
 80026cc:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <IIS2MDC_RegisterInit+0x158>
	{
		return ret;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	e000      	b.n	80026da <IIS2MDC_RegisterInit+0x15a>
	}

    return IIS2MDC_Ok;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026e4:	b004      	add	sp, #16
 80026e6:	4770      	bx	lr

080026e8 <IIS2MDC_SWReset>:

static int32_t IIS2MDC_SWReset(IIS2MDC_Handle_t *Handle)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
    int32_t ret = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
    uint8_t Buffer = IIS2MDC_ResetSignal;
 80026f4:	2320      	movs	r3, #32
 80026f6:	73fb      	strb	r3, [r7, #15]
    ret = IIS2MDC_WriteReg(&Handle->Context, IIS2MDC_REG_CFG_REG_A, &Buffer, 1);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f107 020f 	add.w	r2, r7, #15
 80026fe:	2301      	movs	r3, #1
 8002700:	2160      	movs	r1, #96	; 0x60
 8002702:	f000 f947 	bl	8002994 <IIS2MDC_WriteReg>
 8002706:	6178      	str	r0, [r7, #20]
    if(ret != IIS2MDC_Ok)
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <IIS2MDC_SWReset+0x2a>
    {
    	return ret;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	e01d      	b.n	800274e <IIS2MDC_SWReset+0x66>
    }

    uint32_t timeout = Handle->IO.GetTick();
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	4798      	blx	r3
 8002718:	6138      	str	r0, [r7, #16]
    while(Buffer & IIS2MDC_ResetSignal)
 800271a:	e012      	b.n	8002742 <IIS2MDC_SWReset+0x5a>
    {
        ret = IIS2MDC_ReadReg(&Handle->Context, IIS2MDC_REG_CFG_REG_A, &Buffer, 1);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f107 020f 	add.w	r2, r7, #15
 8002722:	2301      	movs	r3, #1
 8002724:	2160      	movs	r1, #96	; 0x60
 8002726:	f000 f911 	bl	800294c <IIS2MDC_ReadReg>
 800272a:	6178      	str	r0, [r7, #20]
        if(Handle->IO.GetTick() > timeout + 100)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	4798      	blx	r3
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	3364      	adds	r3, #100	; 0x64
 8002738:	429a      	cmp	r2, r3
 800273a:	d902      	bls.n	8002742 <IIS2MDC_SWReset+0x5a>
        {
        	return IIS2MDC_Timeout;
 800273c:	f06f 0305 	mvn.w	r3, #5
 8002740:	e005      	b.n	800274e <IIS2MDC_SWReset+0x66>
    while(Buffer & IIS2MDC_ResetSignal)
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1e7      	bne.n	800271c <IIS2MDC_SWReset+0x34>
        }
    }
    return IIS2MDC_Ok;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <IIS2MDC_Reboot>:

static int32_t IIS2MDC_Reboot(IIS2MDC_Handle_t *Handle)
{
 8002756:	b590      	push	{r4, r7, lr}
 8002758:	b087      	sub	sp, #28
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
    int32_t ret = 0;
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
    uint8_t Buffer = IIS2MDC_RebootSignal;
 8002762:	2340      	movs	r3, #64	; 0x40
 8002764:	73fb      	strb	r3, [r7, #15]
    ret = IIS2MDC_WriteReg(&Handle->Context, IIS2MDC_REG_CFG_REG_A, &Buffer, 1);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f107 020f 	add.w	r2, r7, #15
 800276c:	2301      	movs	r3, #1
 800276e:	2160      	movs	r1, #96	; 0x60
 8002770:	f000 f910 	bl	8002994 <IIS2MDC_WriteReg>
 8002774:	6178      	str	r0, [r7, #20]
    if(ret != IIS2MDC_Ok)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <IIS2MDC_Reboot+0x2a>
    {
    	return ret;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	e00e      	b.n	800279e <IIS2MDC_Reboot+0x48>
    }
    uint32_t timeout = Handle->IO.GetTick();
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4798      	blx	r3
 8002786:	6138      	str	r0, [r7, #16]
    while((timeout + 20) > Handle->IO.GetTick()); //Delay 20ms
 8002788:	bf00      	nop
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	f103 0414 	add.w	r4, r3, #20
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	4798      	blx	r3
 8002796:	4603      	mov	r3, r0
 8002798:	429c      	cmp	r4, r3
 800279a:	d8f6      	bhi.n	800278a <IIS2MDC_Reboot+0x34>
    return IIS2MDC_Ok;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	371c      	adds	r7, #28
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd90      	pop	{r4, r7, pc}

080027a6 <ConvertMagData>:

static void ConvertMagData(uint8_t *buffer, float *magnetism)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b085      	sub	sp, #20
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	6039      	str	r1, [r7, #0]
	int16_t result = (buffer[1] * 256) + buffer[0];
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3301      	adds	r3, #1
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	021b      	lsls	r3, r3, #8
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	4413      	add	r3, r2
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	81fb      	strh	r3, [r7, #14]
	*magnetism = result * 1.5f;
 80027c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027cc:	ee07 3a90 	vmov	s15, r3
 80027d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80027d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	edc3 7a00 	vstr	s15, [r3]
}
 80027e2:	bf00      	nop
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <DeConvertMagData>:

static void DeConvertMagData(float magnetism, uint8_t *buffer)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b085      	sub	sp, #20
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	ed87 0a01 	vstr	s0, [r7, #4]
 80027f8:	6038      	str	r0, [r7, #0]
    int16_t result = magnetism / 1.5f;
 80027fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80027fe:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8002802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002806:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800280a:	ee17 3a90 	vmov	r3, s15
 800280e:	81fb      	strh	r3, [r7, #14]
    buffer[1] = (result & 0xFF00) >> 8;
 8002810:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002814:	121a      	asrs	r2, r3, #8
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	3301      	adds	r3, #1
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	701a      	strb	r2, [r3, #0]
    buffer[0] = result & 0x00FF;
 800281e:	89fb      	ldrh	r3, [r7, #14]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	701a      	strb	r2, [r3, #0]
}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
	...

08002834 <IIS2MDC_GetSamplePeriod>:

int32_t IIS2MDC_GetSamplePeriod(IIS2MDC_Handle_t *Handle, uint32_t *Period)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
	if(Handle->Status != IIS2MDC_Initialized)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002844:	2b01      	cmp	r3, #1
 8002846:	d002      	beq.n	800284e <IIS2MDC_GetSamplePeriod+0x1a>
	{
		return IIS2MDC_InitError;
 8002848:	f06f 0302 	mvn.w	r3, #2
 800284c:	e03a      	b.n	80028c4 <IIS2MDC_GetSamplePeriod+0x90>
	}

	switch(Handle->OutputDataRate)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002854:	2b0c      	cmp	r3, #12
 8002856:	d832      	bhi.n	80028be <IIS2MDC_GetSamplePeriod+0x8a>
 8002858:	a201      	add	r2, pc, #4	; (adr r2, 8002860 <IIS2MDC_GetSamplePeriod+0x2c>)
 800285a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285e:	bf00      	nop
 8002860:	0800289f 	.word	0x0800289f
 8002864:	08002895 	.word	0x08002895
 8002868:	080028bf 	.word	0x080028bf
 800286c:	080028bf 	.word	0x080028bf
 8002870:	080028a7 	.word	0x080028a7
 8002874:	080028bf 	.word	0x080028bf
 8002878:	080028bf 	.word	0x080028bf
 800287c:	080028bf 	.word	0x080028bf
 8002880:	080028af 	.word	0x080028af
 8002884:	080028bf 	.word	0x080028bf
 8002888:	080028bf 	.word	0x080028bf
 800288c:	080028bf 	.word	0x080028bf
 8002890:	080028b7 	.word	0x080028b7
	{
	case(IIS2MDC_ODR_OneShot):
			*Period = 0;
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
	        return IIS2MDC_ODR_PeriodOneShot;
 800289a:	2301      	movs	r3, #1
 800289c:	e012      	b.n	80028c4 <IIS2MDC_GetSamplePeriod+0x90>
	case(IIS2MDC_ODR_10Hz):
			*Period =  (1000 / 10);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	2264      	movs	r2, #100	; 0x64
 80028a2:	601a      	str	r2, [r3, #0]
	        break;
 80028a4:	e00d      	b.n	80028c2 <IIS2MDC_GetSamplePeriod+0x8e>
	case(IIS2MDC_ODR_20Hz):
			*Period = (1000 / 20);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	2232      	movs	r2, #50	; 0x32
 80028aa:	601a      	str	r2, [r3, #0]
	        break;
 80028ac:	e009      	b.n	80028c2 <IIS2MDC_GetSamplePeriod+0x8e>
	case(IIS2MDC_ODR_50Hz):
			*Period = (1000 / 50);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2214      	movs	r2, #20
 80028b2:	601a      	str	r2, [r3, #0]
	        break;
 80028b4:	e005      	b.n	80028c2 <IIS2MDC_GetSamplePeriod+0x8e>
	case(IIS2MDC_ODR_100Hz):
			*Period = (1000 / 100);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	220a      	movs	r2, #10
 80028ba:	601a      	str	r2, [r3, #0]
	        break;
 80028bc:	e001      	b.n	80028c2 <IIS2MDC_GetSamplePeriod+0x8e>
	default:
		    return IIS2MDC_ODR_Error;
 80028be:	2302      	movs	r3, #2
 80028c0:	e000      	b.n	80028c4 <IIS2MDC_GetSamplePeriod+0x90>
	}

	return IIS2MDC_Ok;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <IIS2MDC_ValidateParams>:

#include "IIS2MDC_Registers.h"
#include <stddef.h>

static int32_t IIS2MDC_ValidateParams(IIS2MDC_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b087      	sub	sp, #28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	607a      	str	r2, [r7, #4]
 80028da:	461a      	mov	r2, r3
 80028dc:	460b      	mov	r3, r1
 80028de:	72fb      	strb	r3, [r7, #11]
 80028e0:	4613      	mov	r3, r2
 80028e2:	72bb      	strb	r3, [r7, #10]
	int32_t ret = IIS2MDC_REG_OK;
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]
    if(Context == NULL || Context->Read == NULL || Context->Write == NULL || Context->Handle == NULL)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00b      	beq.n	8002906 <IIS2MDC_ValidateParams+0x36>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <IIS2MDC_ValidateParams+0x36>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <IIS2MDC_ValidateParams+0x36>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d103      	bne.n	800290e <IIS2MDC_ValidateParams+0x3e>
    {
    	ret |= IIS2MDC_REG_CONTEXT_ERR;
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 800290c:	617b      	str	r3, [r7, #20]
    }

    if(Reg < IIS2MDC_REG_OFFSET_X_REG_L || Reg > IIS2MDC_REG_TEMP_OUT_H_REG)
 800290e:	7afb      	ldrb	r3, [r7, #11]
 8002910:	2b44      	cmp	r3, #68	; 0x44
 8002912:	d902      	bls.n	800291a <IIS2MDC_ValidateParams+0x4a>
 8002914:	7afb      	ldrb	r3, [r7, #11]
 8002916:	2b6f      	cmp	r3, #111	; 0x6f
 8002918:	d903      	bls.n	8002922 <IIS2MDC_ValidateParams+0x52>
    {
    	ret |= IIS2MDC_REG_ADDR_ERR;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f043 4310 	orr.w	r3, r3, #2415919104	; 0x90000000
 8002920:	617b      	str	r3, [r7, #20]
    }

    if(Buffer == NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d103      	bne.n	8002930 <IIS2MDC_ValidateParams+0x60>
    {
    	ret |= IIS2MDC_REG_BUFFER_ERR;
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800292e:	617b      	str	r3, [r7, #20]
    }

    if(Length == 0)
 8002930:	7abb      	ldrb	r3, [r7, #10]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d103      	bne.n	800293e <IIS2MDC_ValidateParams+0x6e>
    {
       ret |= IIS2MDC_REG_LENGTH_ERR;
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 800293c:	617b      	str	r3, [r7, #20]
    }

    return ret;
 800293e:	697b      	ldr	r3, [r7, #20]

}
 8002940:	4618      	mov	r0, r3
 8002942:	371c      	adds	r7, #28
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <IIS2MDC_ReadReg>:

int32_t IIS2MDC_ReadReg(IIS2MDC_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	607a      	str	r2, [r7, #4]
 8002956:	461a      	mov	r2, r3
 8002958:	460b      	mov	r3, r1
 800295a:	72fb      	strb	r3, [r7, #11]
 800295c:	4613      	mov	r3, r2
 800295e:	72bb      	strb	r3, [r7, #10]
	int32_t ret = IIS2MDC_ValidateParams(Context,Reg,Buffer,Length);
 8002960:	7abb      	ldrb	r3, [r7, #10]
 8002962:	7af9      	ldrb	r1, [r7, #11]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f7ff ffb2 	bl	80028d0 <IIS2MDC_ValidateParams>
 800296c:	6178      	str	r0, [r7, #20]
	if(ret != IIS2MDC_REG_OK)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <IIS2MDC_ReadReg+0x2c>
	{
		return ret;
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	e009      	b.n	800298c <IIS2MDC_ReadReg+0x40>
	}

	ret = Context->Read(Context->Handle, Reg, Buffer, Length);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	685c      	ldr	r4, [r3, #4]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	7abb      	ldrb	r3, [r7, #10]
 8002982:	7af9      	ldrb	r1, [r7, #11]
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	47a0      	blx	r4
 8002988:	6178      	str	r0, [r7, #20]
	return ret;
 800298a:	697b      	ldr	r3, [r7, #20]
}
 800298c:	4618      	mov	r0, r3
 800298e:	371c      	adds	r7, #28
 8002990:	46bd      	mov	sp, r7
 8002992:	bd90      	pop	{r4, r7, pc}

08002994 <IIS2MDC_WriteReg>:

int32_t IIS2MDC_WriteReg(IIS2MDC_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002994:	b590      	push	{r4, r7, lr}
 8002996:	b087      	sub	sp, #28
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	607a      	str	r2, [r7, #4]
 800299e:	461a      	mov	r2, r3
 80029a0:	460b      	mov	r3, r1
 80029a2:	72fb      	strb	r3, [r7, #11]
 80029a4:	4613      	mov	r3, r2
 80029a6:	72bb      	strb	r3, [r7, #10]
	int32_t ret = IIS2MDC_ValidateParams(Context,Reg,Buffer,Length);
 80029a8:	7abb      	ldrb	r3, [r7, #10]
 80029aa:	7af9      	ldrb	r1, [r7, #11]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f7ff ff8e 	bl	80028d0 <IIS2MDC_ValidateParams>
 80029b4:	6178      	str	r0, [r7, #20]
	if(ret != IIS2MDC_REG_OK)
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <IIS2MDC_WriteReg+0x2c>
	{
		return ret;
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	e009      	b.n	80029d4 <IIS2MDC_WriteReg+0x40>
	}

	ret = Context->Write(Context->Handle, Reg, Buffer, Length);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	689c      	ldr	r4, [r3, #8]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6818      	ldr	r0, [r3, #0]
 80029c8:	7abb      	ldrb	r3, [r7, #10]
 80029ca:	7af9      	ldrb	r1, [r7, #11]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	47a0      	blx	r4
 80029d0:	6178      	str	r0, [r7, #20]
	return ret;
 80029d2:	697b      	ldr	r3, [r7, #20]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	371c      	adds	r7, #28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd90      	pop	{r4, r7, pc}

080029dc <ISM330DHCX_Init>:
#define T_DATA_MASK  (4U)
#define ISM330DHCX_BOOT_BIT_MSK (0x80)


int32_t ISM330DHCX_Init(ISM330DHCX_Handle_t *Handle, ISM330DHCX_Init_Struct_t Settings, ISM330DHCX_IO_t *IO)
{
 80029dc:	b084      	sub	sp, #16
 80029de:	b5b0      	push	{r4, r5, r7, lr}
 80029e0:	b08c      	sub	sp, #48	; 0x30
 80029e2:	af0a      	add	r7, sp, #40	; 0x28
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	f107 001c 	add.w	r0, r7, #28
 80029ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if(Handle == NULL)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d102      	bne.n	80029fa <ISM330DHCX_Init+0x1e>
    {
    	return ISM330DHCX_Error;
 80029f4:	f04f 33ff 	mov.w	r3, #4294967295
 80029f8:	e071      	b.n	8002ade <ISM330DHCX_Init+0x102>
    }


    if(ISM330DHCX_RegisterIOBus(Handle, IO) != ISM330DHCX_Ok)
 80029fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f879 	bl	8002af4 <ISM330DHCX_RegisterIOBus>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d002      	beq.n	8002a0e <ISM330DHCX_Init+0x32>
    {
    	return ISM330DHCX_ParamError;
 8002a08:	f06f 0302 	mvn.w	r3, #2
 8002a0c:	e067      	b.n	8002ade <ISM330DHCX_Init+0x102>
    }

    //Validate if using INT1
    if(Settings.INT1_CTRL != 0 || ((Settings.INT2_CTRL != 0) && (Settings.INT2_on_INT1 == ISM330DHCX_IRQOnBothPins)))
 8002a0e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d107      	bne.n	8002a26 <ISM330DHCX_Init+0x4a>
 8002a16:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00a      	beq.n	8002a34 <ISM330DHCX_Init+0x58>
 8002a1e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d106      	bne.n	8002a34 <ISM330DHCX_Init+0x58>
    {
    	if(IO->ReadInt1Pin == NULL){
 8002a26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d102      	bne.n	8002a34 <ISM330DHCX_Init+0x58>
        	return ISM330DHCX_ParamError; //If INT1 is used in any capacity, ReadInt1Pin is required
 8002a2e:	f06f 0302 	mvn.w	r3, #2
 8002a32:	e054      	b.n	8002ade <ISM330DHCX_Init+0x102>
    	}

    }

    //Validate if using INT2
    if(Settings.INT2_CTRL != 0 && IO->ReadInt2Pin == NULL)
 8002a34:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d006      	beq.n	8002a4a <ISM330DHCX_Init+0x6e>
 8002a3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d102      	bne.n	8002a4a <ISM330DHCX_Init+0x6e>
    {
    	return ISM330DHCX_ParamError; //If INT2 is used in any capacity, ReadInt2Pin is required
 8002a44:	f06f 0302 	mvn.w	r3, #2
 8002a48:	e049      	b.n	8002ade <ISM330DHCX_Init+0x102>
    }

    Handle->Context.Read = ISM330DHCX_ReadWrapper;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a27      	ldr	r2, [pc, #156]	; (8002aec <ISM330DHCX_Init+0x110>)
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24
    Handle->Context.Write = ISM330DHCX_WriteWrapper;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a27      	ldr	r2, [pc, #156]	; (8002af0 <ISM330DHCX_Init+0x114>)
 8002a54:	621a      	str	r2, [r3, #32]
    Handle->Context.Handle = Handle;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	61da      	str	r2, [r3, #28]
    Handle->AccelResolution = Settings.FS_XL;
 8002a5c:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    Handle->GyroResolution = Settings.FS_G;
 8002a66:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    Handle->Int1Mode = Settings.INT1_CTRL;
 8002a70:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    Handle->Int2Mode = Settings.INT2_CTRL;
 8002a7a:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    Handle->IntPinMux = Settings.INT2_on_INT1;
 8002a84:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    Handle->IntPolarity = Settings.H_LACTIVE;
 8002a8e:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    Handle->GyroDataRate = Settings.ODR_G;
 8002a98:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    Handle->AccelDataRate = Settings.ODR_XL;
 8002aa2:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    //Initialize Bus
    if(Handle->IO.Init != NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <ISM330DHCX_Init+0xde>
    {
    	Handle->IO.Init();
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4798      	blx	r3
    }

    return ISM330DHCX_RegisterInit(Handle, Settings);
 8002aba:	466d      	mov	r5, sp
 8002abc:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002ac0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ac2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ac4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ac6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ac8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002acc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ad0:	f107 031c 	add.w	r3, r7, #28
 8002ad4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 f9d5 	bl	8002e86 <ISM330DHCX_RegisterInit>
 8002adc:	4603      	mov	r3, r0

}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002ae8:	b004      	add	sp, #16
 8002aea:	4770      	bx	lr
 8002aec:	08002e0f 	.word	0x08002e0f
 8002af0:	08002e4b 	.word	0x08002e4b

08002af4 <ISM330DHCX_RegisterIOBus>:
    ISM330DHCX_DeInit(Handle);
    return ISM330DHCX_Init(Handle, Settings, IO);
}

int32_t ISM330DHCX_RegisterIOBus(ISM330DHCX_Handle_t *Handle, ISM330DHCX_IO_t *IO)
{
 8002af4:	b4b0      	push	{r4, r5, r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
    //Validate if Read/Write/GetTick have been provided
    if(IO->Read == NULL || IO->Write==NULL || IO->GetTick == NULL)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d007      	beq.n	8002b16 <ISM330DHCX_RegisterIOBus+0x22>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <ISM330DHCX_RegisterIOBus+0x22>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d102      	bne.n	8002b1c <ISM330DHCX_RegisterIOBus+0x28>
    {
    	return ISM330DHCX_ParamError; //Write, Read, GetTick are required for basic device functionality
 8002b16:	f06f 0302 	mvn.w	r3, #2
 8002b1a:	e00a      	b.n	8002b32 <ISM330DHCX_RegisterIOBus+0x3e>
    }

    Handle->IO = *IO;
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	4614      	mov	r4, r2
 8002b22:	461d      	mov	r5, r3
 8002b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    return ISM330DHCX_Ok;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bcb0      	pop	{r4, r5, r7}
 8002b3a:	4770      	bx	lr

08002b3c <ISM330DHCX_ReadAccel>:

int32_t ISM330DHCX_ReadAccel(ISM330DHCX_Handle_t *Handle, float *Ax, float *Ay, float *Az)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b088      	sub	sp, #32
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
 8002b48:	603b      	str	r3, [r7, #0]
	int32_t ret = ISM330DHCX_Ok;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
	int16_t buffer[3] = {0,0,0};
 8002b4e:	2300      	movs	r3, #0
 8002b50:	82bb      	strh	r3, [r7, #20]
 8002b52:	2300      	movs	r3, #0
 8002b54:	82fb      	strh	r3, [r7, #22]
 8002b56:	2300      	movs	r3, #0
 8002b58:	833b      	strh	r3, [r7, #24]
    if(Handle == NULL)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d102      	bne.n	8002b66 <ISM330DHCX_ReadAccel+0x2a>
    {
    	return ISM330DHCX_ParamError;
 8002b60:	f06f 0302 	mvn.w	r3, #2
 8002b64:	e045      	b.n	8002bf2 <ISM330DHCX_ReadAccel+0xb6>
    }

    //Read Status register
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_STATUS_REG, (uint8_t*)buffer, 1);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f103 001c 	add.w	r0, r3, #28
 8002b6c:	f107 0214 	add.w	r2, r7, #20
 8002b70:	2301      	movs	r3, #1
 8002b72:	211e      	movs	r1, #30
 8002b74:	f000 fc02 	bl	800337c <ISM330DHCX_ReadReg>
 8002b78:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <ISM330DHCX_ReadAccel+0x48>
    {
        return ret;
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	e036      	b.n	8002bf2 <ISM330DHCX_ReadAccel+0xb6>
    }
    //Check the XL Bit
    if(!(buffer[0] & XL_DATA_MASK))
 8002b84:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d102      	bne.n	8002b98 <ISM330DHCX_ReadAccel+0x5c>
    {
        return ISM330DHCX_DataNotReady;
 8002b92:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8002b96:	e02c      	b.n	8002bf2 <ISM330DHCX_ReadAccel+0xb6>
    }

    //Read the data
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_A, (uint8_t*)buffer, 6);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f103 001c 	add.w	r0, r3, #28
 8002b9e:	f107 0214 	add.w	r2, r7, #20
 8002ba2:	2306      	movs	r3, #6
 8002ba4:	2128      	movs	r1, #40	; 0x28
 8002ba6:	f000 fbe9 	bl	800337c <ISM330DHCX_ReadReg>
 8002baa:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <ISM330DHCX_ReadAccel+0x7a>
    {
    	return ret;
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	e01d      	b.n	8002bf2 <ISM330DHCX_ReadAccel+0xb6>
    }
    //Convert the data to Gs
    ConvertXLData(Handle->AccelResolution, &buffer[0], Ax);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002bbc:	f107 0114 	add.w	r1, r7, #20
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fb4a 	bl	800325c <ConvertXLData>
    ConvertXLData(Handle->AccelResolution, &buffer[1], Ay);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	3302      	adds	r3, #2
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f000 fb40 	bl	800325c <ConvertXLData>
    ConvertXLData(Handle->AccelResolution, &buffer[2], Az);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	3304      	adds	r3, #4
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	4619      	mov	r1, r3
 8002bec:	f000 fb36 	bl	800325c <ConvertXLData>
    return ISM330DHCX_DataReady;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <ISM330DHCX_ReadGyro>:

int32_t ISM330DHCX_ReadGyro(ISM330DHCX_Handle_t *Handle, float *Wx, float *Wy, float *Wz)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b088      	sub	sp, #32
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	60f8      	str	r0, [r7, #12]
 8002c02:	60b9      	str	r1, [r7, #8]
 8002c04:	607a      	str	r2, [r7, #4]
 8002c06:	603b      	str	r3, [r7, #0]
	int32_t ret = ISM330DHCX_Ok;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61fb      	str	r3, [r7, #28]
	int16_t buffer[3] = {0,0,0};
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	82bb      	strh	r3, [r7, #20]
 8002c10:	2300      	movs	r3, #0
 8002c12:	82fb      	strh	r3, [r7, #22]
 8002c14:	2300      	movs	r3, #0
 8002c16:	833b      	strh	r3, [r7, #24]
    if(Handle == NULL)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d102      	bne.n	8002c24 <ISM330DHCX_ReadGyro+0x2a>
    {
    	return ISM330DHCX_ParamError;
 8002c1e:	f06f 0302 	mvn.w	r3, #2
 8002c22:	e045      	b.n	8002cb0 <ISM330DHCX_ReadGyro+0xb6>
    }

    //Read Status register
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_STATUS_REG, (uint8_t*)buffer, 1);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f103 001c 	add.w	r0, r3, #28
 8002c2a:	f107 0214 	add.w	r2, r7, #20
 8002c2e:	2301      	movs	r3, #1
 8002c30:	211e      	movs	r1, #30
 8002c32:	f000 fba3 	bl	800337c <ISM330DHCX_ReadReg>
 8002c36:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <ISM330DHCX_ReadGyro+0x48>
    {
        return ret;
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	e036      	b.n	8002cb0 <ISM330DHCX_ReadGyro+0xb6>
    }
    //Check the XL Bit
    if(!(buffer[0] & G_DATA_MASK))
 8002c42:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d102      	bne.n	8002c56 <ISM330DHCX_ReadGyro+0x5c>
    {
        return ISM330DHCX_DataNotReady;
 8002c50:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8002c54:	e02c      	b.n	8002cb0 <ISM330DHCX_ReadGyro+0xb6>
    }

    //Read the data
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_G, (uint8_t*)buffer, 6);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f103 001c 	add.w	r0, r3, #28
 8002c5c:	f107 0214 	add.w	r2, r7, #20
 8002c60:	2306      	movs	r3, #6
 8002c62:	2122      	movs	r1, #34	; 0x22
 8002c64:	f000 fb8a 	bl	800337c <ISM330DHCX_ReadReg>
 8002c68:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <ISM330DHCX_ReadGyro+0x7a>
    {
    	return ret;
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	e01d      	b.n	8002cb0 <ISM330DHCX_ReadGyro+0xb6>
    }
    //Convert Gyro Data to DPS
    ConvertGData(Handle->GyroResolution, &buffer[0], Wx);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c7a:	f107 0114 	add.w	r1, r7, #20
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 fb2b 	bl	80032dc <ConvertGData>
    ConvertGData(Handle->GyroResolution, &buffer[1], Wy);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	3302      	adds	r3, #2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	4619      	mov	r1, r3
 8002c96:	f000 fb21 	bl	80032dc <ConvertGData>
    ConvertGData(Handle->GyroResolution, &buffer[2], Wz);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f000 fb17 	bl	80032dc <ConvertGData>
    return ISM330DHCX_DataReady;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3720      	adds	r7, #32
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <ISM330DHCX_Reboot>:
    ConvertTData(buffer, Data);
    return ISM330DHCX_DataReady;
}

int32_t ISM330DHCX_Reboot(ISM330DHCX_Handle_t *Handle)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
    //Put Gyro / Accel In power down mode
	uint32_t ret = ISM330DHCX_Ok;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
    uint8_t buffer = 0;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL1_XL, &buffer, 1);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f103 001c 	add.w	r0, r3, #28
 8002cce:	f107 020b 	add.w	r2, r7, #11
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	2110      	movs	r1, #16
 8002cd6:	f000 fb7a 	bl	80033ce <ISM330DHCX_WriteReg>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <ISM330DHCX_Reboot+0x30>
    {
    	return ret;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	e038      	b.n	8002d5a <ISM330DHCX_Reboot+0xa2>
    }

    buffer = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL2_G, &buffer, 1);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f103 001c 	add.w	r0, r3, #28
 8002cf2:	f107 020b 	add.w	r2, r7, #11
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	2111      	movs	r1, #17
 8002cfa:	f000 fb68 	bl	80033ce <ISM330DHCX_WriteReg>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <ISM330DHCX_Reboot+0x54>
    {
    	return ret;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	e026      	b.n	8002d5a <ISM330DHCX_Reboot+0xa2>
    }

	//Set BOOT bit in ctrl 3
    buffer = ISM330DHCX_BOOT_BIT_MSK;
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f103 001c 	add.w	r0, r3, #28
 8002d16:	f107 020b 	add.w	r2, r7, #11
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	2112      	movs	r1, #18
 8002d1e:	f000 fb56 	bl	80033ce <ISM330DHCX_WriteReg>
 8002d22:	4603      	mov	r3, r0
 8002d24:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d011      	beq.n	8002d50 <ISM330DHCX_Reboot+0x98>
    {
    	return ret;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	e014      	b.n	8002d5a <ISM330DHCX_Reboot+0xa2>
    }

	//Wait for boot bit to become 0
    while(buffer & ISM330DHCX_BOOT_BIT_MSK)
    {
        ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f103 001c 	add.w	r0, r3, #28
 8002d36:	f107 020b 	add.w	r2, r7, #11
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	2112      	movs	r1, #18
 8002d3e:	f000 fb1d 	bl	800337c <ISM330DHCX_ReadReg>
 8002d42:	4603      	mov	r3, r0
 8002d44:	60fb      	str	r3, [r7, #12]
        if(ret != ISM330DHCX_Ok)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <ISM330DHCX_Reboot+0x98>
        {
        	return ret;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	e004      	b.n	8002d5a <ISM330DHCX_Reboot+0xa2>
    while(buffer & ISM330DHCX_BOOT_BIT_MSK)
 8002d50:	7afb      	ldrb	r3, [r7, #11]
 8002d52:	b25b      	sxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	dbeb      	blt.n	8002d30 <ISM330DHCX_Reboot+0x78>
        }
    }
    return ISM330DHCX_Ok;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <ISM330DHCX_Reset>:

int32_t ISM330DHCX_Reset(ISM330DHCX_Handle_t *Handle)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
	//Put Gyro / Accel in power down mode
	uint32_t ret = ISM330DHCX_Ok;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60fb      	str	r3, [r7, #12]
    uint8_t buffer = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL1_XL, &buffer, 1);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f103 001c 	add.w	r0, r3, #28
 8002d78:	f107 020b 	add.w	r2, r7, #11
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	2110      	movs	r1, #16
 8002d80:	f000 fb25 	bl	80033ce <ISM330DHCX_WriteReg>
 8002d84:	4603      	mov	r3, r0
 8002d86:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <ISM330DHCX_Reset+0x30>
    {
    	return ret;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	e039      	b.n	8002e06 <ISM330DHCX_Reset+0xa4>
    }

    buffer = 0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL2_G, &buffer, 1);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f103 001c 	add.w	r0, r3, #28
 8002d9c:	f107 020b 	add.w	r2, r7, #11
 8002da0:	2301      	movs	r3, #1
 8002da2:	2111      	movs	r1, #17
 8002da4:	f000 fb13 	bl	80033ce <ISM330DHCX_WriteReg>
 8002da8:	4603      	mov	r3, r0
 8002daa:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <ISM330DHCX_Reset+0x54>
    {
    	return ret;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	e027      	b.n	8002e06 <ISM330DHCX_Reset+0xa4>
    }
	//Set SW Reset bit in CTRL3
    buffer = ISM330DHCX_ResetSignal;
 8002db6:	2301      	movs	r3, #1
 8002db8:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f103 001c 	add.w	r0, r3, #28
 8002dc0:	f107 020b 	add.w	r2, r7, #11
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	2112      	movs	r1, #18
 8002dc8:	f000 fb01 	bl	80033ce <ISM330DHCX_WriteReg>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d011      	beq.n	8002dfa <ISM330DHCX_Reset+0x98>
    {
    	return ret;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	e015      	b.n	8002e06 <ISM330DHCX_Reset+0xa4>
    }
	//Poll SW Reset bit
    while(buffer & ISM330DHCX_ResetSignal)
    {
        ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f103 001c 	add.w	r0, r3, #28
 8002de0:	f107 020b 	add.w	r2, r7, #11
 8002de4:	2301      	movs	r3, #1
 8002de6:	2112      	movs	r1, #18
 8002de8:	f000 fac8 	bl	800337c <ISM330DHCX_ReadReg>
 8002dec:	4603      	mov	r3, r0
 8002dee:	60fb      	str	r3, [r7, #12]
        if(ret != ISM330DHCX_Ok)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <ISM330DHCX_Reset+0x98>
        {
        	return ret;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	e005      	b.n	8002e06 <ISM330DHCX_Reset+0xa4>
    while(buffer & ISM330DHCX_ResetSignal)
 8002dfa:	7afb      	ldrb	r3, [r7, #11]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1ea      	bne.n	8002dda <ISM330DHCX_Reset+0x78>
        }
    }
    return ISM330DHCX_Ok;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <ISM330DHCX_ReadWrapper>:

static int32_t ISM330DHCX_ReadWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	60f8      	str	r0, [r7, #12]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	72fb      	strb	r3, [r7, #11]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	72bb      	strb	r3, [r7, #10]
    ISM330DHCX_Handle_t *DevicePtr = (ISM330DHCX_Handle_t*)Handle;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	617b      	str	r3, [r7, #20]
    if(DevicePtr->IO.Read != NULL)
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d007      	beq.n	8002e3e <ISM330DHCX_ReadWrapper+0x30>
    {
        return DevicePtr->IO.Read(Reg,Buffer,Length);
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	7aba      	ldrb	r2, [r7, #10]
 8002e34:	7af8      	ldrb	r0, [r7, #11]
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	4798      	blx	r3
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	e001      	b.n	8002e42 <ISM330DHCX_ReadWrapper+0x34>
    }
    return ISM330DHCX_ReadRegErr;
 8002e3e:	f06f 0301 	mvn.w	r3, #1
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <ISM330DHCX_WriteWrapper>:

static int32_t ISM330DHCX_WriteWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b086      	sub	sp, #24
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	607a      	str	r2, [r7, #4]
 8002e54:	461a      	mov	r2, r3
 8002e56:	460b      	mov	r3, r1
 8002e58:	72fb      	strb	r3, [r7, #11]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	72bb      	strb	r3, [r7, #10]
    ISM330DHCX_Handle_t *DevicePtr = (ISM330DHCX_Handle_t*)Handle;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	617b      	str	r3, [r7, #20]
    if(DevicePtr->IO.Write != NULL)
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <ISM330DHCX_WriteWrapper+0x30>
    {
        return DevicePtr->IO.Write(Reg,Buffer,Length);
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	7aba      	ldrb	r2, [r7, #10]
 8002e70:	7af8      	ldrb	r0, [r7, #11]
 8002e72:	6879      	ldr	r1, [r7, #4]
 8002e74:	4798      	blx	r3
 8002e76:	4603      	mov	r3, r0
 8002e78:	e001      	b.n	8002e7e <ISM330DHCX_WriteWrapper+0x34>
    }
    return ISM330DHCX_ReadRegErr;
 8002e7a:	f06f 0301 	mvn.w	r3, #1
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <ISM330DHCX_RegisterInit>:

static int32_t ISM330DHCX_RegisterInit(ISM330DHCX_Handle_t *Handle,ISM330DHCX_Init_Struct_t Settings)
{
 8002e86:	b084      	sub	sp, #16
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002e94:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    int32_t ret = ISM330DHCX_Ok;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
    uint8_t buffer[12] = {0};
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60bb      	str	r3, [r7, #8]
 8002ea0:	f107 030c 	add.w	r3, r7, #12
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
    ISM330DHCX_Reboot(Handle);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff ff04 	bl	8002cb8 <ISM330DHCX_Reboot>
    ISM330DHCX_Reset(Handle);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff56 	bl	8002d62 <ISM330DHCX_Reset>

    buffer[0] = Settings.SDO_PU_EN | 0x3F;
 8002eb6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002eba:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_PIN_CTRL, buffer, 1);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f103 001c 	add.w	r0, r3, #28
 8002ec8:	f107 0208 	add.w	r2, r7, #8
 8002ecc:	2301      	movs	r3, #1
 8002ece:	2102      	movs	r1, #2
 8002ed0:	f000 fa7d 	bl	80033ce <ISM330DHCX_WriteReg>
 8002ed4:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <ISM330DHCX_RegisterInit+0x5a>
    {
    	return ret;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	e1b5      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.WTM & 0x00FF; //WTM Threshold is a 9 bit number
 8002ee0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL1, buffer, 1);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f103 001c 	add.w	r0, r3, #28
 8002eec:	f107 0208 	add.w	r2, r7, #8
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	2107      	movs	r1, #7
 8002ef4:	f000 fa6b 	bl	80033ce <ISM330DHCX_WriteReg>
 8002ef8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <ISM330DHCX_RegisterInit+0x7e>
    {
    	return ret;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	e1a3      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    if(Settings.WTM > 0x00FF)
 8002f04:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002f06:	2bff      	cmp	r3, #255	; 0xff
 8002f08:	d906      	bls.n	8002f18 <ISM330DHCX_RegisterInit+0x92>
    {
    	buffer[0] = Settings.STOP_ON_WTM | 0x01;
 8002f0a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002f0e:	f043 0301 	orr.w	r3, r3, #1
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	723b      	strb	r3, [r7, #8]
 8002f16:	e002      	b.n	8002f1e <ISM330DHCX_RegisterInit+0x98>
    } else
    {
    	buffer[0] = Settings.STOP_ON_WTM;
 8002f18:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002f1c:	723b      	strb	r3, [r7, #8]
    }
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL2, buffer, 1);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f103 001c 	add.w	r0, r3, #28
 8002f24:	f107 0208 	add.w	r2, r7, #8
 8002f28:	2301      	movs	r3, #1
 8002f2a:	2108      	movs	r1, #8
 8002f2c:	f000 fa4f 	bl	80033ce <ISM330DHCX_WriteReg>
 8002f30:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <ISM330DHCX_RegisterInit+0xb6>
    {
    	return ret;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	e187      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.BDR_GY | Settings.BDR_XL;
 8002f3c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8002f40:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002f44:	4313      	orrs	r3, r2
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL3, buffer, 1);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f103 001c 	add.w	r0, r3, #28
 8002f50:	f107 0208 	add.w	r2, r7, #8
 8002f54:	2301      	movs	r3, #1
 8002f56:	2109      	movs	r1, #9
 8002f58:	f000 fa39 	bl	80033ce <ISM330DHCX_WriteReg>
 8002f5c:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <ISM330DHCX_RegisterInit+0xe2>
    {
    	return ret;
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	e171      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.DEC_TS_BATCH | Settings.ODR_T_BATCH | Settings.FIFO_MODE;
 8002f68:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002f6c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002f70:	4313      	orrs	r3, r2
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL4, buffer, 1);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f103 001c 	add.w	r0, r3, #28
 8002f84:	f107 0208 	add.w	r2, r7, #8
 8002f88:	2301      	movs	r3, #1
 8002f8a:	210a      	movs	r1, #10
 8002f8c:	f000 fa1f 	bl	80033ce <ISM330DHCX_WriteReg>
 8002f90:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <ISM330DHCX_RegisterInit+0x116>
    {
    	return ret;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	e157      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.CNT_BDR_TH & 0x00FF;
 8002f9c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_COUNTER_BDR_REG2, buffer, 1);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f103 001c 	add.w	r0, r3, #28
 8002fa8:	f107 0208 	add.w	r2, r7, #8
 8002fac:	2301      	movs	r3, #1
 8002fae:	210c      	movs	r1, #12
 8002fb0:	f000 fa0d 	bl	80033ce <ISM330DHCX_WriteReg>
 8002fb4:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <ISM330DHCX_RegisterInit+0x13a>
    {
    	return ret;
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	e145      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = ((Settings.CNT_BDR_TH & 0x0700) >> 8) | Settings.dataready_pulsed | Settings.TRIG_COUNTER_BDR;
 8002fc0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002fc2:	121b      	asrs	r3, r3, #8
 8002fc4:	b25b      	sxtb	r3, r3
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	b25a      	sxtb	r2, r3
 8002fcc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002fd0:	b25b      	sxtb	r3, r3
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	b25a      	sxtb	r2, r3
 8002fd6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002fda:	b25b      	sxtb	r3, r3
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	b25b      	sxtb	r3, r3
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_COUNTER_BDR_REG1, buffer, 1);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f103 001c 	add.w	r0, r3, #28
 8002fea:	f107 0208 	add.w	r2, r7, #8
 8002fee:	2301      	movs	r3, #1
 8002ff0:	210b      	movs	r1, #11
 8002ff2:	f000 f9ec 	bl	80033ce <ISM330DHCX_WriteReg>
 8002ff6:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <ISM330DHCX_RegisterInit+0x17c>
    {
    	return ret;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	e124      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.INT1_CTRL;
 8003002:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003006:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_INT1_CTRL, buffer, 1);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f103 001c 	add.w	r0, r3, #28
 800300e:	f107 0208 	add.w	r2, r7, #8
 8003012:	2301      	movs	r3, #1
 8003014:	210d      	movs	r1, #13
 8003016:	f000 f9da 	bl	80033ce <ISM330DHCX_WriteReg>
 800301a:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <ISM330DHCX_RegisterInit+0x1a0>
    {
    	return ret;
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	e112      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.INT2_CTRL;
 8003026:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800302a:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_INT2_CTRL, buffer, 1);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f103 001c 	add.w	r0, r3, #28
 8003032:	f107 0208 	add.w	r2, r7, #8
 8003036:	2301      	movs	r3, #1
 8003038:	210e      	movs	r1, #14
 800303a:	f000 f9c8 	bl	80033ce <ISM330DHCX_WriteReg>
 800303e:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <ISM330DHCX_RegisterInit+0x1c4>
    {
    	return ret;
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	e100      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = 0x40 | Settings.PP_OD | Settings.H_LACTIVE | Settings.SIM | Settings.IF_INC;
 800304a:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 800304e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8003052:	4313      	orrs	r3, r2
 8003054:	b2da      	uxtb	r2, r3
 8003056:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800305a:	4313      	orrs	r3, r2
 800305c:	b2da      	uxtb	r2, r3
 800305e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003062:	4313      	orrs	r3, r2
 8003064:	b2db      	uxtb	r3, r3
 8003066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800306a:	b2db      	uxtb	r3, r3
 800306c:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, buffer, 1);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f103 001c 	add.w	r0, r3, #28
 8003074:	f107 0208 	add.w	r2, r7, #8
 8003078:	2301      	movs	r3, #1
 800307a:	2112      	movs	r1, #18
 800307c:	f000 f9a7 	bl	80033ce <ISM330DHCX_WriteReg>
 8003080:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <ISM330DHCX_RegisterInit+0x206>
    {
    	return ret;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	e0df      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.TriggerMode | Settings.XL_HM_MODE | Settings.USR_OFF_W | Settings.FTYPE;
 800308c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003090:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003094:	4313      	orrs	r3, r2
 8003096:	b2da      	uxtb	r2, r3
 8003098:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800309c:	4313      	orrs	r3, r2
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80030a4:	4313      	orrs	r3, r2
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL6_C, buffer, 1);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f103 001c 	add.w	r0, r3, #28
 80030b0:	f107 0208 	add.w	r2, r7, #8
 80030b4:	2301      	movs	r3, #1
 80030b6:	2115      	movs	r1, #21
 80030b8:	f000 f989 	bl	80033ce <ISM330DHCX_WriteReg>
 80030bc:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <ISM330DHCX_RegisterInit+0x242>
    {
    	return ret;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	e0c1      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.G_HM_MODE | Settings.HP_EN_G | Settings.HPM_G | Settings.USR_OFF_ON_OUT;
 80030c8:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80030cc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80030d0:	4313      	orrs	r3, r2
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80030d8:	4313      	orrs	r3, r2
 80030da:	b2da      	uxtb	r2, r3
 80030dc:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80030e0:	4313      	orrs	r3, r2
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL7_G, buffer, 1);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f103 001c 	add.w	r0, r3, #28
 80030ec:	f107 0208 	add.w	r2, r7, #8
 80030f0:	2301      	movs	r3, #1
 80030f2:	2116      	movs	r1, #22
 80030f4:	f000 f96b 	bl	80033ce <ISM330DHCX_WriteReg>
 80030f8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <ISM330DHCX_RegisterInit+0x27e>
    {
    	return ret;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	e0a3      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.HPCF_XL | Settings.HP_REF_MODE_XL | Settings.FASTSETTL_MODE_XL | Settings.HP_SLOPE_XL_EN;
 8003104:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8003108:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800310c:	4313      	orrs	r3, r2
 800310e:	b2da      	uxtb	r2, r3
 8003110:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003114:	4313      	orrs	r3, r2
 8003116:	b2da      	uxtb	r2, r3
 8003118:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800311c:	4313      	orrs	r3, r2
 800311e:	b2db      	uxtb	r3, r3
 8003120:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL8_XL, buffer, 1);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f103 001c 	add.w	r0, r3, #28
 8003128:	f107 0208 	add.w	r2, r7, #8
 800312c:	2301      	movs	r3, #1
 800312e:	2117      	movs	r1, #23
 8003130:	f000 f94d 	bl	80033ce <ISM330DHCX_WriteReg>
 8003134:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <ISM330DHCX_RegisterInit+0x2ba>
    {
    	return ret;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	e085      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.DEN_X | Settings.DEN_Y | Settings.DEN_Z | Settings.DEN_XL_G | Settings.DEN_XL_EN | Settings.DEN_LH;
 8003140:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003144:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003148:	4313      	orrs	r3, r2
 800314a:	b2da      	uxtb	r2, r3
 800314c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003150:	4313      	orrs	r3, r2
 8003152:	b2da      	uxtb	r2, r3
 8003154:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003158:	4313      	orrs	r3, r2
 800315a:	b2da      	uxtb	r2, r3
 800315c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003160:	4313      	orrs	r3, r2
 8003162:	b2da      	uxtb	r2, r3
 8003164:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003168:	4313      	orrs	r3, r2
 800316a:	b2db      	uxtb	r3, r3
 800316c:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL9_XL, buffer, 1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f103 001c 	add.w	r0, r3, #28
 8003174:	f107 0208 	add.w	r2, r7, #8
 8003178:	2301      	movs	r3, #1
 800317a:	2118      	movs	r1, #24
 800317c:	f000 f927 	bl	80033ce <ISM330DHCX_WriteReg>
 8003180:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <ISM330DHCX_RegisterInit+0x306>
    {
    	return ret;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	e05f      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.TIMESTAMP_EN;
 800318c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8003190:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL10_C, buffer, 1);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f103 001c 	add.w	r0, r3, #28
 8003198:	f107 0208 	add.w	r2, r7, #8
 800319c:	2301      	movs	r3, #1
 800319e:	2119      	movs	r1, #25
 80031a0:	f000 f915 	bl	80033ce <ISM330DHCX_WriteReg>
 80031a4:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <ISM330DHCX_RegisterInit+0x32a>
    {
    	return ret;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	e04d      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.ODR_XL | Settings.FS_XL | Settings.LPF2_XL_EN;
 80031b0:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80031b4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80031b8:	4313      	orrs	r3, r2
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80031c0:	4313      	orrs	r3, r2
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL1_XL, buffer, 1);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f103 001c 	add.w	r0, r3, #28
 80031cc:	f107 0208 	add.w	r2, r7, #8
 80031d0:	2301      	movs	r3, #1
 80031d2:	2110      	movs	r1, #16
 80031d4:	f000 f8fb 	bl	80033ce <ISM330DHCX_WriteReg>
 80031d8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <ISM330DHCX_RegisterInit+0x35e>
    {
    	return ret;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	e033      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.ODR_G | Settings.FS_G;
 80031e4:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80031e8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80031ec:	4313      	orrs	r3, r2
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL2_G, buffer, 1);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f103 001c 	add.w	r0, r3, #28
 80031f8:	f107 0208 	add.w	r2, r7, #8
 80031fc:	2301      	movs	r3, #1
 80031fe:	2111      	movs	r1, #17
 8003200:	f000 f8e5 	bl	80033ce <ISM330DHCX_WriteReg>
 8003204:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <ISM330DHCX_RegisterInit+0x38a>
    {
    	return ret;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	e01d      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }

    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_G, buffer, 1);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f103 001c 	add.w	r0, r3, #28
 8003216:	f107 0208 	add.w	r2, r7, #8
 800321a:	2301      	movs	r3, #1
 800321c:	2122      	movs	r1, #34	; 0x22
 800321e:	f000 f8ad 	bl	800337c <ISM330DHCX_ReadReg>
 8003222:	6178      	str	r0, [r7, #20]
    //Discard Data that was collected during configuration
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_G, buffer, 12);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f103 001c 	add.w	r0, r3, #28
 800322a:	f107 0208 	add.w	r2, r7, #8
 800322e:	230c      	movs	r3, #12
 8003230:	2122      	movs	r1, #34	; 0x22
 8003232:	f000 f8a3 	bl	800337c <ISM330DHCX_ReadReg>
 8003236:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <ISM330DHCX_RegisterInit+0x3bc>
    {
    	return ret;
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	e004      	b.n	800324c <ISM330DHCX_RegisterInit+0x3c6>
    }
    Handle->Status = ISM330DHCX_Initialized;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return ISM330DHCX_Ok;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003256:	b004      	add	sp, #16
 8003258:	4770      	bx	lr
	...

0800325c <ConvertXLData>:

static void ConvertXLData(ISM330DHCX_AccelFullscale_t AccelResolution, int16_t *buffer, float *data)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	73fb      	strb	r3, [r7, #15]
      float ConversionFactor = 0;
 800326a:	f04f 0300 	mov.w	r3, #0
 800326e:	617b      	str	r3, [r7, #20]
      if(AccelResolution == ISM330DHCX_XL_2g)
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d102      	bne.n	800327c <ConvertXLData+0x20>
      {
    	  ConversionFactor = 0.061;
 8003276:	4b14      	ldr	r3, [pc, #80]	; (80032c8 <ConvertXLData+0x6c>)
 8003278:	617b      	str	r3, [r7, #20]
 800327a:	e00d      	b.n	8003298 <ConvertXLData+0x3c>
      }else if(AccelResolution == ISM330DHCX_XL_16g)
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	2b04      	cmp	r3, #4
 8003280:	d102      	bne.n	8003288 <ConvertXLData+0x2c>
	  {
    	  ConversionFactor = 0.488;
 8003282:	4b12      	ldr	r3, [pc, #72]	; (80032cc <ConvertXLData+0x70>)
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	e007      	b.n	8003298 <ConvertXLData+0x3c>
	  }else if(AccelResolution == ISM330DHCX_XL_8g)
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	2b0c      	cmp	r3, #12
 800328c:	d102      	bne.n	8003294 <ConvertXLData+0x38>
	  {
		  ConversionFactor = 0.244;
 800328e:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <ConvertXLData+0x74>)
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	e001      	b.n	8003298 <ConvertXLData+0x3c>
	  }else //4g
	  {
		  ConversionFactor = 0.122;
 8003294:	4b0f      	ldr	r3, [pc, #60]	; (80032d4 <ConvertXLData+0x78>)
 8003296:	617b      	str	r3, [r7, #20]
	  }
      *data = (ConversionFactor * (*buffer)) / 1000.0; //Div by 1000 to convert g, not mg
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800329e:	ee07 3a90 	vmov	s15, r3
 80032a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80032aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032ae:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80032d8 <ConvertXLData+0x7c>
 80032b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	edc3 7a00 	vstr	s15, [r3]
}
 80032bc:	bf00      	nop
 80032be:	371c      	adds	r7, #28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	3d79db23 	.word	0x3d79db23
 80032cc:	3ef9db23 	.word	0x3ef9db23
 80032d0:	3e79db23 	.word	0x3e79db23
 80032d4:	3df9db23 	.word	0x3df9db23
 80032d8:	447a0000 	.word	0x447a0000

080032dc <ConvertGData>:

static void ConvertGData(ISM330DHCX_GyroFullScale_t GyroResolution, int16_t *buffer, float *data)
{
 80032dc:	b480      	push	{r7}
 80032de:	b087      	sub	sp, #28
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	73fb      	strb	r3, [r7, #15]

      float ConversionFactor = 0;
 80032ea:	f04f 0300 	mov.w	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]
      if(GyroResolution == ISM330DHCX_G_125DPS)
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d102      	bne.n	80032fc <ConvertGData+0x20>
      {
    	  ConversionFactor = 0.004375;
 80032f6:	4b1a      	ldr	r3, [pc, #104]	; (8003360 <ConvertGData+0x84>)
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	e019      	b.n	8003330 <ConvertGData+0x54>
      }else if(GyroResolution == ISM330DHCX_G_250DPS)
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d102      	bne.n	8003308 <ConvertGData+0x2c>
	  {
    	  ConversionFactor = 0.00875;
 8003302:	4b18      	ldr	r3, [pc, #96]	; (8003364 <ConvertGData+0x88>)
 8003304:	617b      	str	r3, [r7, #20]
 8003306:	e013      	b.n	8003330 <ConvertGData+0x54>
	  }else if(GyroResolution == ISM330DHCX_G_500DPS)
 8003308:	7bfb      	ldrb	r3, [r7, #15]
 800330a:	2b04      	cmp	r3, #4
 800330c:	d102      	bne.n	8003314 <ConvertGData+0x38>
	  {
		  ConversionFactor = 0.0175;
 800330e:	4b16      	ldr	r3, [pc, #88]	; (8003368 <ConvertGData+0x8c>)
 8003310:	617b      	str	r3, [r7, #20]
 8003312:	e00d      	b.n	8003330 <ConvertGData+0x54>
	  }else if(GyroResolution == ISM330DHCX_G_1000DPS)
 8003314:	7bfb      	ldrb	r3, [r7, #15]
 8003316:	2b08      	cmp	r3, #8
 8003318:	d102      	bne.n	8003320 <ConvertGData+0x44>
	  {
		  ConversionFactor = 0.035;
 800331a:	4b14      	ldr	r3, [pc, #80]	; (800336c <ConvertGData+0x90>)
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	e007      	b.n	8003330 <ConvertGData+0x54>
	  }else if(GyroResolution == ISM330DHCX_G_2000DPS)
 8003320:	7bfb      	ldrb	r3, [r7, #15]
 8003322:	2b0c      	cmp	r3, #12
 8003324:	d102      	bne.n	800332c <ConvertGData+0x50>
	  {
		  ConversionFactor = 0.070;
 8003326:	4b12      	ldr	r3, [pc, #72]	; (8003370 <ConvertGData+0x94>)
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	e001      	b.n	8003330 <ConvertGData+0x54>
	  }else //4000DPS
	  {
		  ConversionFactor = 0.140;
 800332c:	4b11      	ldr	r3, [pc, #68]	; (8003374 <ConvertGData+0x98>)
 800332e:	617b      	str	r3, [r7, #20]
	  }
      *data = ConversionFactor * (*buffer) / 1000.0; //Div by 1000 to convert to DPS from mDPS
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800333e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003342:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003346:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8003378 <ConvertGData+0x9c>
 800334a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	edc3 7a00 	vstr	s15, [r3]
}
 8003354:	bf00      	nop
 8003356:	371c      	adds	r7, #28
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	3b8f5c29 	.word	0x3b8f5c29
 8003364:	3c0f5c29 	.word	0x3c0f5c29
 8003368:	3c8f5c29 	.word	0x3c8f5c29
 800336c:	3d0f5c29 	.word	0x3d0f5c29
 8003370:	3d8f5c29 	.word	0x3d8f5c29
 8003374:	3e0f5c29 	.word	0x3e0f5c29
 8003378:	447a0000 	.word	0x447a0000

0800337c <ISM330DHCX_ReadReg>:
#include <stddef.h>

static int32_t ISM330DHCX_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length);

int32_t ISM330DHCX_ReadReg(ISM330DHCX_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 800337c:	b590      	push	{r4, r7, lr}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	607a      	str	r2, [r7, #4]
 8003386:	461a      	mov	r2, r3
 8003388:	460b      	mov	r3, r1
 800338a:	72fb      	strb	r3, [r7, #11]
 800338c:	4613      	mov	r3, r2
 800338e:	72bb      	strb	r3, [r7, #10]
	if(Context->Read == NULL)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <ISM330DHCX_ReadReg+0x20>
	{
		return ISM330DHCX_REG_CONTEXT_ERR;
 8003398:	2308      	movs	r3, #8
 800339a:	e014      	b.n	80033c6 <ISM330DHCX_ReadReg+0x4a>
	}

	int32_t ret = ISM330DHCX_ValidateParams(Reg,Buffer,Length);
 800339c:	7aba      	ldrb	r2, [r7, #10]
 800339e:	7afb      	ldrb	r3, [r7, #11]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 f83c 	bl	8003420 <ISM330DHCX_ValidateParams>
 80033a8:	6178      	str	r0, [r7, #20]
	if(ret != ISM330DHCX_REG_NO_ERR)
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <ISM330DHCX_ReadReg+0x38>
	{
        return ret;
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	e008      	b.n	80033c6 <ISM330DHCX_ReadReg+0x4a>
	}

	return Context->Read(Context->Handle, Reg, Buffer, Length);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	689c      	ldr	r4, [r3, #8]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6818      	ldr	r0, [r3, #0]
 80033bc:	7abb      	ldrb	r3, [r7, #10]
 80033be:	7af9      	ldrb	r1, [r7, #11]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	47a0      	blx	r4
 80033c4:	4603      	mov	r3, r0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	371c      	adds	r7, #28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd90      	pop	{r4, r7, pc}

080033ce <ISM330DHCX_WriteReg>:

int32_t ISM330DHCX_WriteReg(ISM330DHCX_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80033ce:	b590      	push	{r4, r7, lr}
 80033d0:	b087      	sub	sp, #28
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	60f8      	str	r0, [r7, #12]
 80033d6:	607a      	str	r2, [r7, #4]
 80033d8:	461a      	mov	r2, r3
 80033da:	460b      	mov	r3, r1
 80033dc:	72fb      	strb	r3, [r7, #11]
 80033de:	4613      	mov	r3, r2
 80033e0:	72bb      	strb	r3, [r7, #10]
	if(Context->Write == NULL)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <ISM330DHCX_WriteReg+0x20>
	{
		return ISM330DHCX_REG_CONTEXT_ERR;
 80033ea:	2308      	movs	r3, #8
 80033ec:	e014      	b.n	8003418 <ISM330DHCX_WriteReg+0x4a>
	}

	int32_t ret = ISM330DHCX_ValidateParams(Reg,Buffer,Length);
 80033ee:	7aba      	ldrb	r2, [r7, #10]
 80033f0:	7afb      	ldrb	r3, [r7, #11]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 f813 	bl	8003420 <ISM330DHCX_ValidateParams>
 80033fa:	6178      	str	r0, [r7, #20]
	if(ret != ISM330DHCX_REG_NO_ERR)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <ISM330DHCX_WriteReg+0x38>
	{
        return ret;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	e008      	b.n	8003418 <ISM330DHCX_WriteReg+0x4a>
	}

	return Context->Write(Context->Handle, Reg, Buffer, Length);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	685c      	ldr	r4, [r3, #4]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6818      	ldr	r0, [r3, #0]
 800340e:	7abb      	ldrb	r3, [r7, #10]
 8003410:	7af9      	ldrb	r1, [r7, #11]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	47a0      	blx	r4
 8003416:	4603      	mov	r3, r0
}
 8003418:	4618      	mov	r0, r3
 800341a:	371c      	adds	r7, #28
 800341c:	46bd      	mov	sp, r7
 800341e:	bd90      	pop	{r4, r7, pc}

08003420 <ISM330DHCX_ValidateParams>:

static int32_t ISM330DHCX_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	6039      	str	r1, [r7, #0]
 800342a:	71fb      	strb	r3, [r7, #7]
 800342c:	4613      	mov	r3, r2
 800342e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = 0;
 8003430:	2300      	movs	r3, #0
 8003432:	60fb      	str	r3, [r7, #12]
	if(Reg < ISM330DHCX_REG_FUNC_CFG_ACCESS || Reg > ISM330DHCX_REG_FIFO_OUT_Z_H)
 8003434:	79fb      	ldrb	r3, [r7, #7]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <ISM330DHCX_ValidateParams+0x20>
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	2b7e      	cmp	r3, #126	; 0x7e
 800343e:	d903      	bls.n	8003448 <ISM330DHCX_ValidateParams+0x28>
	{
		ret |= ISM330DHCX_REG_PARAM_ERR;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	60fb      	str	r3, [r7, #12]
	}

	if(Buffer == NULL)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d103      	bne.n	8003456 <ISM330DHCX_ValidateParams+0x36>
	{
        ret |= ISM330DHCX_BUFFER_PARAM_ERR;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f043 0302 	orr.w	r3, r3, #2
 8003454:	60fb      	str	r3, [r7, #12]
	}

	if( Length == 0 || Length > (ISM330DHCX_REG_FIFO_OUT_Z_H - ISM330DHCX_REG_FUNC_CFG_ACCESS))
 8003456:	79bb      	ldrb	r3, [r7, #6]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <ISM330DHCX_ValidateParams+0x42>
 800345c:	79bb      	ldrb	r3, [r7, #6]
 800345e:	2b7d      	cmp	r3, #125	; 0x7d
 8003460:	d903      	bls.n	800346a <ISM330DHCX_ValidateParams+0x4a>
	{
		ret |= ISM330DHCX_LENGTH_PARAM_ERR;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f043 0304 	orr.w	r3, r3, #4
 8003468:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800346a:	68fb      	ldr	r3, [r7, #12]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3714      	adds	r7, #20
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <LPS22HH_Init>:
static int32_t LPS22HH_ReadRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length);
static int32_t LPS22HH_RegisterInit(LPS22HH_Handle_t *Handle, LPS22HH_Init_Struct_t Settings);
static void ConvertPressureData(uint8_t *buffer, float *pressure);

int32_t LPS22HH_Init(LPS22HH_Handle_t *Handle, LPS22HH_Init_Struct_t Settings, LPS22HH_IO_t *IO)
{
 8003478:	b084      	sub	sp, #16
 800347a:	b5b0      	push	{r4, r5, r7, lr}
 800347c:	b086      	sub	sp, #24
 800347e:	af02      	add	r7, sp, #8
 8003480:	6078      	str	r0, [r7, #4]
 8003482:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003486:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(Handle->Status != LPS22HH_Initialized)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003490:	2b01      	cmp	r3, #1
 8003492:	d04a      	beq.n	800352a <LPS22HH_Init+0xb2>
	    {

	    if(Handle == NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d102      	bne.n	80034a0 <LPS22HH_Init+0x28>
	    {
		    return LPS22HH_HandleError;
 800349a:	f04f 33ff 	mov.w	r3, #4294967295
 800349e:	e045      	b.n	800352c <LPS22HH_Init+0xb4>
	    }

	    if(IO->Write == NULL || IO->Read == NULL || IO->GetTick == NULL)
 80034a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d007      	beq.n	80034b8 <LPS22HH_Init+0x40>
 80034a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <LPS22HH_Init+0x40>
 80034b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034b2:	691b      	ldr	r3, [r3, #16]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d102      	bne.n	80034be <LPS22HH_Init+0x46>
	    {
            return LPS22HH_IOError;
 80034b8:	f06f 0301 	mvn.w	r3, #1
 80034bc:	e036      	b.n	800352c <LPS22HH_Init+0xb4>
	    }

	    Handle->IO = *IO;
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c2:	4614      	mov	r4, r2
 80034c4:	461d      	mov	r5, r3
 80034c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034ca:	e895 0003 	ldmia.w	r5, {r0, r1}
 80034ce:	e884 0003 	stmia.w	r4, {r0, r1}
	    Handle->DataRate = Settings.ODR;
 80034d2:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	    Handle->Context.Handle = Handle;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	619a      	str	r2, [r3, #24]
	    Handle->Context.Read = LPS22HH_ReadRegWrapper;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a15      	ldr	r2, [pc, #84]	; (800353c <LPS22HH_Init+0xc4>)
 80034e6:	61da      	str	r2, [r3, #28]
	    Handle->Context.Write = LPS22HH_WriteRegWrapper;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a15      	ldr	r2, [pc, #84]	; (8003540 <LPS22HH_Init+0xc8>)
 80034ec:	621a      	str	r2, [r3, #32]

	    if(Handle->IO.Init != NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d002      	beq.n	80034fc <LPS22HH_Init+0x84>
	    {
	    	Handle->IO.Init();
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4798      	blx	r3
	    }

        int32_t ret = LPS22HH_RegisterInit(Handle, Settings);
 80034fc:	466a      	mov	r2, sp
 80034fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003502:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003506:	e882 0003 	stmia.w	r2, {r0, r1}
 800350a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800350e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 f95f 	bl	80037d4 <LPS22HH_RegisterInit>
 8003516:	60f8      	str	r0, [r7, #12]
        if(ret != LPS22HH_Ok)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <LPS22HH_Init+0xaa>
        {
        	return ret;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	e004      	b.n	800352c <LPS22HH_Init+0xb4>
        }

	    Handle->Status = LPS22HH_Initialized;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	    }
	return LPS22HH_Ok;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003536:	b004      	add	sp, #16
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	08003797 	.word	0x08003797
 8003540:	0800375b 	.word	0x0800375b

08003544 <LPS22HH_ResetDevice>:
	Handle->Status = LPS22HH_Uninitialized;
	return LPS22HH_Ok;
}

int32_t LPS22HH_ResetDevice(LPS22HH_Handle_t *Handle)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
	int32_t ret = LPS22HH_Ok;
 800354c:	2300      	movs	r3, #0
 800354e:	60fb      	str	r3, [r7, #12]
	if(Handle == NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d102      	bne.n	800355c <LPS22HH_ResetDevice+0x18>
	{
		return LPS22HH_HandleError;
 8003556:	f04f 33ff 	mov.w	r3, #4294967295
 800355a:	e012      	b.n	8003582 <LPS22HH_ResetDevice+0x3e>
	}

	ret = LPS22HH_Reboot(Handle);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 f8ab 	bl	80036b8 <LPS22HH_Reboot>
 8003562:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <LPS22HH_ResetDevice+0x2a>
	{
		return ret;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	e009      	b.n	8003582 <LPS22HH_ResetDevice+0x3e>
	}


	ret = LPS22HH_SWReset(Handle);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f850 	bl	8003614 <LPS22HH_SWReset>
 8003574:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <LPS22HH_ResetDevice+0x3c>
	{
		return ret;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	e000      	b.n	8003582 <LPS22HH_ResetDevice+0x3e>
	}

	return LPS22HH_Ok;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <LPS22HH_ReadPressure>:

	return LPS22HH_WriteReg(&Handle->Context,LPS22HH_REG_CTRL_REG2, &buffer, 1); //Store

}
int32_t LPS22HH_ReadPressure(LPS22HH_Handle_t *Handle, float *Pressure)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	if(Handle->Status != LPS22HH_Initialized)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800359c:	2b01      	cmp	r3, #1
 800359e:	d002      	beq.n	80035a6 <LPS22HH_ReadPressure+0x1a>
	{
		return LPS22HH_InitError;
 80035a0:	f06f 0302 	mvn.w	r3, #2
 80035a4:	e030      	b.n	8003608 <LPS22HH_ReadPressure+0x7c>
	}

	uint8_t buffer[3] = {0};
 80035a6:	4b1a      	ldr	r3, [pc, #104]	; (8003610 <LPS22HH_ReadPressure+0x84>)
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	813b      	strh	r3, [r7, #8]
 80035ac:	2300      	movs	r3, #0
 80035ae:	72bb      	strb	r3, [r7, #10]

	int32_t ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_STATUS, buffer, 1);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f103 0018 	add.w	r0, r3, #24
 80035b6:	f107 0208 	add.w	r2, r7, #8
 80035ba:	2301      	movs	r3, #1
 80035bc:	2127      	movs	r1, #39	; 0x27
 80035be:	f000 fac8 	bl	8003b52 <LPS22HH_ReadReg>
 80035c2:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <LPS22HH_ReadPressure+0x42>
	{
		return ret;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	e01c      	b.n	8003608 <LPS22HH_ReadPressure+0x7c>
	}

	if(!(buffer[0] & LPS22HH_PDATA_Msk))
 80035ce:	7a3b      	ldrb	r3, [r7, #8]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <LPS22HH_ReadPressure+0x50>
	{
		return LPS22HH_NoNewData;
 80035d8:	2301      	movs	r3, #1
 80035da:	e015      	b.n	8003608 <LPS22HH_ReadPressure+0x7c>
	}

	ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_PRESSURE_OUT_XL, buffer, 3);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f103 0018 	add.w	r0, r3, #24
 80035e2:	f107 0208 	add.w	r2, r7, #8
 80035e6:	2303      	movs	r3, #3
 80035e8:	2128      	movs	r1, #40	; 0x28
 80035ea:	f000 fab2 	bl	8003b52 <LPS22HH_ReadReg>
 80035ee:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <LPS22HH_ReadPressure+0x6e>
	{
		return ret;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	e006      	b.n	8003608 <LPS22HH_ReadPressure+0x7c>
	}

	ConvertPressureData(buffer, Pressure);
 80035fa:	f107 0308 	add.w	r3, r7, #8
 80035fe:	6839      	ldr	r1, [r7, #0]
 8003600:	4618      	mov	r0, r3
 8003602:	f000 f9e5 	bl	80039d0 <ConvertPressureData>
	return LPS22HH_Ok;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	08014b58 	.word	0x08014b58

08003614 <LPS22HH_SWReset>:


static int32_t LPS22HH_SWReset(LPS22HH_Handle_t *Handle)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b087      	sub	sp, #28
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
    if(Handle == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d102      	bne.n	8003628 <LPS22HH_SWReset+0x14>
    {
        return LPS22HH_HandleError;
 8003622:	f04f 33ff 	mov.w	r3, #4294967295
 8003626:	e043      	b.n	80036b0 <LPS22HH_SWReset+0x9c>
    }

    if(Handle->Context.Read == NULL || Handle->Context.Write == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <LPS22HH_SWReset+0x24>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d102      	bne.n	800363e <LPS22HH_SWReset+0x2a>
    {
    	return LPS22HH_IOError;
 8003638:	f06f 0301 	mvn.w	r3, #1
 800363c:	e038      	b.n	80036b0 <LPS22HH_SWReset+0x9c>
    }


    int32_t ret = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]
    uint8_t buffer = LPS22HH_ResetSignal;
 8003642:	2304      	movs	r3, #4
 8003644:	73fb      	strb	r3, [r7, #15]
    ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer, 1);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f103 0018 	add.w	r0, r3, #24
 800364c:	f107 020f 	add.w	r2, r7, #15
 8003650:	2301      	movs	r3, #1
 8003652:	2111      	movs	r1, #17
 8003654:	f000 faa2 	bl	8003b9c <LPS22HH_WriteReg>
 8003658:	6178      	str	r0, [r7, #20]
    if(ret != LPS22HH_Ok)
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <LPS22HH_SWReset+0x50>
    {
    	return ret;
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	e025      	b.n	80036b0 <LPS22HH_SWReset+0x9c>
    }

    uint32_t timer = Handle->IO.GetTick();
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	4798      	blx	r3
 800366a:	6138      	str	r0, [r7, #16]
    while(buffer & LPS22HH_ResetSignal)
 800366c:	e01a      	b.n	80036a4 <LPS22HH_SWReset+0x90>
    {
    	ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer, 1);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f103 0018 	add.w	r0, r3, #24
 8003674:	f107 020f 	add.w	r2, r7, #15
 8003678:	2301      	movs	r3, #1
 800367a:	2111      	movs	r1, #17
 800367c:	f000 fa69 	bl	8003b52 <LPS22HH_ReadReg>
 8003680:	6178      	str	r0, [r7, #20]
    	if(ret != LPS22HH_Ok)
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <LPS22HH_SWReset+0x78>
    	{
    		return ret;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	e011      	b.n	80036b0 <LPS22HH_SWReset+0x9c>
    	}

    	if(timer + 100 < Handle->IO.GetTick())
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	4798      	blx	r3
 8003698:	4603      	mov	r3, r0
 800369a:	429c      	cmp	r4, r3
 800369c:	d202      	bcs.n	80036a4 <LPS22HH_SWReset+0x90>
    	{
    		return LPS22HH_Timeout;
 800369e:	f06f 0305 	mvn.w	r3, #5
 80036a2:	e005      	b.n	80036b0 <LPS22HH_SWReset+0x9c>
    while(buffer & LPS22HH_ResetSignal)
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1df      	bne.n	800366e <LPS22HH_SWReset+0x5a>
    	}
    }
    return ret;
 80036ae:	697b      	ldr	r3, [r7, #20]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	371c      	adds	r7, #28
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd90      	pop	{r4, r7, pc}

080036b8 <LPS22HH_Reboot>:

static int32_t LPS22HH_Reboot(LPS22HH_Handle_t *Handle)
{
 80036b8:	b590      	push	{r4, r7, lr}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
    if(Handle == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d102      	bne.n	80036cc <LPS22HH_Reboot+0x14>
    {
        return LPS22HH_HandleError;
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ca:	e042      	b.n	8003752 <LPS22HH_Reboot+0x9a>
    }

    if(Handle->Context.Read == NULL || Handle->Context.Write == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	69db      	ldr	r3, [r3, #28]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <LPS22HH_Reboot+0x24>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d102      	bne.n	80036e2 <LPS22HH_Reboot+0x2a>
    {
    	return LPS22HH_IOError;
 80036dc:	f06f 0301 	mvn.w	r3, #1
 80036e0:	e037      	b.n	8003752 <LPS22HH_Reboot+0x9a>
    }

    int32_t ret = 0;
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
    uint8_t buffer = LPS22HH_RebootSignal;
 80036e6:	2380      	movs	r3, #128	; 0x80
 80036e8:	73fb      	strb	r3, [r7, #15]
    ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer, 1);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f103 0018 	add.w	r0, r3, #24
 80036f0:	f107 020f 	add.w	r2, r7, #15
 80036f4:	2301      	movs	r3, #1
 80036f6:	2111      	movs	r1, #17
 80036f8:	f000 fa50 	bl	8003b9c <LPS22HH_WriteReg>
 80036fc:	6178      	str	r0, [r7, #20]
    if(ret != LPS22HH_Ok)
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <LPS22HH_Reboot+0x50>
    {
    	return ret;
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	e024      	b.n	8003752 <LPS22HH_Reboot+0x9a>
    }

    uint32_t timer = Handle->IO.GetTick();
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	4798      	blx	r3
 800370e:	6138      	str	r0, [r7, #16]
    while(buffer & LPS22HH_RebootSignal)
 8003710:	e01a      	b.n	8003748 <LPS22HH_Reboot+0x90>
    {
    	ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_INT_SOURCE, &buffer, 1);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f103 0018 	add.w	r0, r3, #24
 8003718:	f107 020f 	add.w	r2, r7, #15
 800371c:	2301      	movs	r3, #1
 800371e:	2124      	movs	r1, #36	; 0x24
 8003720:	f000 fa17 	bl	8003b52 <LPS22HH_ReadReg>
 8003724:	6178      	str	r0, [r7, #20]
    	if(ret != LPS22HH_Ok)
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <LPS22HH_Reboot+0x78>
    	{
    		return ret;
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	e010      	b.n	8003752 <LPS22HH_Reboot+0x9a>
    	}

    	if(timer + 100 < Handle->IO.GetTick())
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	4798      	blx	r3
 800373c:	4603      	mov	r3, r0
 800373e:	429c      	cmp	r4, r3
 8003740:	d202      	bcs.n	8003748 <LPS22HH_Reboot+0x90>
    	{
    		return LPS22HH_Timeout;
 8003742:	f06f 0305 	mvn.w	r3, #5
 8003746:	e004      	b.n	8003752 <LPS22HH_Reboot+0x9a>
    while(buffer & LPS22HH_RebootSignal)
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	b25b      	sxtb	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	dbe0      	blt.n	8003712 <LPS22HH_Reboot+0x5a>
    	}

    }
    return ret;
 8003750:	697b      	ldr	r3, [r7, #20]
}
 8003752:	4618      	mov	r0, r3
 8003754:	371c      	adds	r7, #28
 8003756:	46bd      	mov	sp, r7
 8003758:	bd90      	pop	{r4, r7, pc}

0800375a <LPS22HH_WriteRegWrapper>:

static int32_t LPS22HH_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b086      	sub	sp, #24
 800375e:	af00      	add	r7, sp, #0
 8003760:	60f8      	str	r0, [r7, #12]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	461a      	mov	r2, r3
 8003766:	460b      	mov	r3, r1
 8003768:	72fb      	strb	r3, [r7, #11]
 800376a:	4613      	mov	r3, r2
 800376c:	72bb      	strb	r3, [r7, #10]
	LPS22HH_Handle_t *Dev = Handle;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Write != NULL)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d007      	beq.n	800378a <LPS22HH_WriteRegWrapper+0x30>
	{
		return Dev->IO.Write(Reg, Buffer, Length);
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	7aba      	ldrb	r2, [r7, #10]
 8003780:	7af8      	ldrb	r0, [r7, #11]
 8003782:	6879      	ldr	r1, [r7, #4]
 8003784:	4798      	blx	r3
 8003786:	4603      	mov	r3, r0
 8003788:	e001      	b.n	800378e <LPS22HH_WriteRegWrapper+0x34>
	}
    return LPS22HH_IOError;
 800378a:	f06f 0301 	mvn.w	r3, #1
}
 800378e:	4618      	mov	r0, r3
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <LPS22HH_ReadRegWrapper>:

static int32_t LPS22HH_ReadRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b086      	sub	sp, #24
 800379a:	af00      	add	r7, sp, #0
 800379c:	60f8      	str	r0, [r7, #12]
 800379e:	607a      	str	r2, [r7, #4]
 80037a0:	461a      	mov	r2, r3
 80037a2:	460b      	mov	r3, r1
 80037a4:	72fb      	strb	r3, [r7, #11]
 80037a6:	4613      	mov	r3, r2
 80037a8:	72bb      	strb	r3, [r7, #10]
	LPS22HH_Handle_t *Dev = Handle;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Read != NULL)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d007      	beq.n	80037c6 <LPS22HH_ReadRegWrapper+0x30>
	{
		return Dev->IO.Read(Reg, Buffer, Length);
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	7aba      	ldrb	r2, [r7, #10]
 80037bc:	7af8      	ldrb	r0, [r7, #11]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4798      	blx	r3
 80037c2:	4603      	mov	r3, r0
 80037c4:	e001      	b.n	80037ca <LPS22HH_ReadRegWrapper+0x34>
	}
    return LPS22HH_IOError;
 80037c6:	f06f 0301 	mvn.w	r3, #1
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <LPS22HH_RegisterInit>:

static int32_t LPS22HH_RegisterInit(LPS22HH_Handle_t *Handle, LPS22HH_Init_Struct_t Settings)
{
 80037d4:	b084      	sub	sp, #16
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b084      	sub	sp, #16
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	f107 001c 	add.w	r0, r7, #28
 80037e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret = LPS22HH_ResetDevice(Handle);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7ff feac 	bl	8003544 <LPS22HH_ResetDevice>
 80037ec:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <LPS22HH_RegisterInit+0x24>
	{
		return ret;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	e0df      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	uint8_t buffer[2] = {0};
 80037f8:	2300      	movs	r3, #0
 80037fa:	813b      	strh	r3, [r7, #8]
    buffer[0] = Settings.INTERRUPT_CFG;
 80037fc:	7f3b      	ldrb	r3, [r7, #28]
 80037fe:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_INTERRUPT_CFG, &buffer[0], 1);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f103 0018 	add.w	r0, r3, #24
 8003806:	f107 0208 	add.w	r2, r7, #8
 800380a:	2301      	movs	r3, #1
 800380c:	210b      	movs	r1, #11
 800380e:	f000 f9c5 	bl	8003b9c <LPS22HH_WriteReg>
 8003812:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <LPS22HH_RegisterInit+0x4a>
	{
		return ret;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	e0cc      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	if(Settings.THS_P > 32767)
 800381e:	8bfb      	ldrh	r3, [r7, #30]
 8003820:	b21b      	sxth	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	da04      	bge.n	8003830 <LPS22HH_RegisterInit+0x5c>
	{
		buffer[0] = 32767 & 0x00FF;
 8003826:	23ff      	movs	r3, #255	; 0xff
 8003828:	723b      	strb	r3, [r7, #8]
		buffer[1] = (32767 & 0xFF00) >> 8;
 800382a:	237f      	movs	r3, #127	; 0x7f
 800382c:	727b      	strb	r3, [r7, #9]
 800382e:	e007      	b.n	8003840 <LPS22HH_RegisterInit+0x6c>
	} else
	{
		buffer[0] = Settings.THS_P & 0x00FF;
 8003830:	8bfb      	ldrh	r3, [r7, #30]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	723b      	strb	r3, [r7, #8]
		buffer[1] = (Settings.THS_P & 0xFF00) >> 8;
 8003836:	8bfb      	ldrh	r3, [r7, #30]
 8003838:	0a1b      	lsrs	r3, r3, #8
 800383a:	b29b      	uxth	r3, r3
 800383c:	b2db      	uxtb	r3, r3
 800383e:	727b      	strb	r3, [r7, #9]
	}
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_THS_P_L, &buffer[0], 2);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f103 0018 	add.w	r0, r3, #24
 8003846:	f107 0208 	add.w	r2, r7, #8
 800384a:	2302      	movs	r3, #2
 800384c:	210c      	movs	r1, #12
 800384e:	f000 f9a5 	bl	8003b9c <LPS22HH_WriteReg>
 8003852:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <LPS22HH_RegisterInit+0x8a>
	{
		return ret;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	e0ac      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.IF_CTRL;
 800385e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003862:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_IF_CTRL, &buffer[0], 1);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f103 0018 	add.w	r0, r3, #24
 800386a:	f107 0208 	add.w	r2, r7, #8
 800386e:	2301      	movs	r3, #1
 8003870:	210e      	movs	r1, #14
 8003872:	f000 f993 	bl	8003b9c <LPS22HH_WriteReg>
 8003876:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <LPS22HH_RegisterInit+0xae>
	{
		return ret;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	e09a      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.ODR | Settings.LPFP | 0x02 | Settings.SIM; //Enable BDU = 0x02
 8003882:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8003886:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800388a:	4313      	orrs	r3, r2
 800388c:	b2da      	uxtb	r2, r3
 800388e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003892:	4313      	orrs	r3, r2
 8003894:	b2db      	uxtb	r3, r3
 8003896:	f043 0302 	orr.w	r3, r3, #2
 800389a:	b2db      	uxtb	r3, r3
 800389c:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG1, &buffer[0], 1);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f103 0018 	add.w	r0, r3, #24
 80038a4:	f107 0208 	add.w	r2, r7, #8
 80038a8:	2301      	movs	r3, #1
 80038aa:	2110      	movs	r1, #16
 80038ac:	f000 f976 	bl	8003b9c <LPS22HH_WriteReg>
 80038b0:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <LPS22HH_RegisterInit+0xe8>
	{
		return ret;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	e07d      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.CTRL_REG2;
 80038bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038c0:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer[0], 1);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f103 0018 	add.w	r0, r3, #24
 80038c8:	f107 0208 	add.w	r2, r7, #8
 80038cc:	2301      	movs	r3, #1
 80038ce:	2111      	movs	r1, #17
 80038d0:	f000 f964 	bl	8003b9c <LPS22HH_WriteReg>
 80038d4:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <LPS22HH_RegisterInit+0x10c>
	{
		return ret;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	e06b      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.INT_DRDY_Control | Settings.INT_S;
 80038e0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80038e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80038e8:	4313      	orrs	r3, r2
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG3, &buffer[0], 1);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f103 0018 	add.w	r0, r3, #24
 80038f4:	f107 0208 	add.w	r2, r7, #8
 80038f8:	2301      	movs	r3, #1
 80038fa:	2112      	movs	r1, #18
 80038fc:	f000 f94e 	bl	8003b9c <LPS22HH_WriteReg>
 8003900:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <LPS22HH_RegisterInit+0x138>
	{
		return ret;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	e055      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.STOP_ON_WTM | Settings.F_MODE;
 800390c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003910:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003914:	4313      	orrs	r3, r2
 8003916:	b2db      	uxtb	r3, r3
 8003918:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_FIFO_CTRL, &buffer[0], 1);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f103 0018 	add.w	r0, r3, #24
 8003920:	f107 0208 	add.w	r2, r7, #8
 8003924:	2301      	movs	r3, #1
 8003926:	2113      	movs	r1, #19
 8003928:	f000 f938 	bl	8003b9c <LPS22HH_WriteReg>
 800392c:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <LPS22HH_RegisterInit+0x164>
	{
		return ret;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	e03f      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	if(Settings.WTM > 255)
	{
		buffer[0] = 255;
	} else
	{
		buffer[0] = Settings.WTM;
 8003938:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800393c:	723b      	strb	r3, [r7, #8]
	}
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_FIFO_WTM, &buffer[0], 1);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f103 0018 	add.w	r0, r3, #24
 8003944:	f107 0208 	add.w	r2, r7, #8
 8003948:	2301      	movs	r3, #1
 800394a:	2114      	movs	r1, #20
 800394c:	f000 f926 	bl	8003b9c <LPS22HH_WriteReg>
 8003950:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <LPS22HH_RegisterInit+0x188>
	{
		return ret;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	e02d      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	if((Settings.REF_P * 4096) > 65535) //float -> LSB = multiply by 4096
 800395c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003960:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80039c8 <LPS22HH_RegisterInit+0x1f4>
 8003964:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003968:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80039cc <LPS22HH_RegisterInit+0x1f8>
 800396c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003974:	dd02      	ble.n	800397c <LPS22HH_RegisterInit+0x1a8>
	{
		return LPS22HH_RefPError;
 8003976:	f06f 0303 	mvn.w	r3, #3
 800397a:	e01d      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	*((uint16_t*)&buffer) = Settings.REF_P * 4096;
 800397c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003980:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80039c8 <LPS22HH_RegisterInit+0x1f4>
 8003984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003988:	f107 0308 	add.w	r3, r7, #8
 800398c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003990:	ee17 2a90 	vmov	r2, s15
 8003994:	b292      	uxth	r2, r2
 8003996:	801a      	strh	r2, [r3, #0]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_REF_P_L, &buffer[0], 2);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f103 0018 	add.w	r0, r3, #24
 800399e:	f107 0208 	add.w	r2, r7, #8
 80039a2:	2302      	movs	r3, #2
 80039a4:	2115      	movs	r1, #21
 80039a6:	f000 f8f9 	bl	8003b9c <LPS22HH_WriteReg>
 80039aa:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <LPS22HH_RegisterInit+0x1e2>
	{
		return ret;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	e000      	b.n	80039b8 <LPS22HH_RegisterInit+0x1e4>
	}

	return LPS22HH_Ok;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80039c2:	b004      	add	sp, #16
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	45800000 	.word	0x45800000
 80039cc:	477fff00 	.word	0x477fff00

080039d0 <ConvertPressureData>:

static void ConvertPressureData(uint8_t *buffer, float *pressure)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
	int32_t Data;
	//determine sign
	if(buffer[2] & 0x80)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3302      	adds	r3, #2
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	b25b      	sxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	da03      	bge.n	80039ee <ConvertPressureData+0x1e>
	{
		Data = 0xFF000000; //Sign Extend if MSB of 24 Bit number is set
 80039e6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	e001      	b.n	80039f2 <ConvertPressureData+0x22>
	} else
	{
		Data = 0;
 80039ee:	2300      	movs	r3, #0
 80039f0:	60fb      	str	r3, [r7, #12]
	}
	Data = Data + buffer[2] * 65536 + buffer[1] * 256 + buffer[0]; //Data = Data + Concat buffer[2:0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3302      	adds	r3, #2
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	041a      	lsls	r2, r3, #16
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	441a      	add	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3301      	adds	r3, #1
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	021b      	lsls	r3, r3, #8
 8003a06:	4413      	add	r3, r2
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	7812      	ldrb	r2, [r2, #0]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]
	*pressure = Data / 4096.0;
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f7fc fe9f 	bl	8000754 <__aeabi_i2d>
 8003a16:	f04f 0200 	mov.w	r2, #0
 8003a1a:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <ConvertPressureData+0x6c>)
 8003a1c:	f7fd f82e 	bl	8000a7c <__aeabi_ddiv>
 8003a20:	4602      	mov	r2, r0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4610      	mov	r0, r2
 8003a26:	4619      	mov	r1, r3
 8003a28:	f7fd f910 	bl	8000c4c <__aeabi_d2f>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	601a      	str	r2, [r3, #0]
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40b00000 	.word	0x40b00000

08003a40 <LPS22HH_GetSamplePeriod>:

int32_t LPS22HH_GetSamplePeriod(LPS22HH_Handle_t *Handle, uint32_t *Period)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
	if(Handle->Status != LPS22HH_Initialized)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d002      	beq.n	8003a5a <LPS22HH_GetSamplePeriod+0x1a>
	{
		return LPS22HH_InitError;
 8003a54:	f06f 0302 	mvn.w	r3, #2
 8003a58:	e043      	b.n	8003ae2 <LPS22HH_GetSamplePeriod+0xa2>
	}

	switch(Handle->DataRate)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a60:	2b70      	cmp	r3, #112	; 0x70
 8003a62:	d039      	beq.n	8003ad8 <LPS22HH_GetSamplePeriod+0x98>
 8003a64:	2b70      	cmp	r3, #112	; 0x70
 8003a66:	dc3b      	bgt.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a68:	2b60      	cmp	r3, #96	; 0x60
 8003a6a:	d031      	beq.n	8003ad0 <LPS22HH_GetSamplePeriod+0x90>
 8003a6c:	2b60      	cmp	r3, #96	; 0x60
 8003a6e:	dc37      	bgt.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a70:	2b50      	cmp	r3, #80	; 0x50
 8003a72:	d029      	beq.n	8003ac8 <LPS22HH_GetSamplePeriod+0x88>
 8003a74:	2b50      	cmp	r3, #80	; 0x50
 8003a76:	dc33      	bgt.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a78:	2b40      	cmp	r3, #64	; 0x40
 8003a7a:	d021      	beq.n	8003ac0 <LPS22HH_GetSamplePeriod+0x80>
 8003a7c:	2b40      	cmp	r3, #64	; 0x40
 8003a7e:	dc2f      	bgt.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a80:	2b30      	cmp	r3, #48	; 0x30
 8003a82:	d019      	beq.n	8003ab8 <LPS22HH_GetSamplePeriod+0x78>
 8003a84:	2b30      	cmp	r3, #48	; 0x30
 8003a86:	dc2b      	bgt.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a88:	2b20      	cmp	r3, #32
 8003a8a:	d011      	beq.n	8003ab0 <LPS22HH_GetSamplePeriod+0x70>
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	dc27      	bgt.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <LPS22HH_GetSamplePeriod+0x5a>
 8003a94:	2b10      	cmp	r3, #16
 8003a96:	d006      	beq.n	8003aa6 <LPS22HH_GetSamplePeriod+0x66>
 8003a98:	e022      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	{
	case(LPS22HH_OneShot):
			*Period = 0;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
	        return LPS22HH_OneShotError;
 8003aa0:	f06f 0304 	mvn.w	r3, #4
 8003aa4:	e01d      	b.n	8003ae2 <LPS22HH_GetSamplePeriod+0xa2>
			break;
	case(LPS22HH_1Hz):
			*Period = 1000 / 1;
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003aac:	601a      	str	r2, [r3, #0]
			break;
 8003aae:	e017      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_10Hz):
			*Period = 1000 / 10;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	2264      	movs	r2, #100	; 0x64
 8003ab4:	601a      	str	r2, [r3, #0]
			break;
 8003ab6:	e013      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_25Hz):
			*Period = 1000 / 25;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	2228      	movs	r2, #40	; 0x28
 8003abc:	601a      	str	r2, [r3, #0]
			break;
 8003abe:	e00f      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_50Hz):
			*Period = 1000 / 50;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	2214      	movs	r2, #20
 8003ac4:	601a      	str	r2, [r3, #0]
			break;
 8003ac6:	e00b      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_75Hz):
			*Period = 1000 / 75;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	220d      	movs	r2, #13
 8003acc:	601a      	str	r2, [r3, #0]
	        break;
 8003ace:	e007      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_100Hz):
			*Period = 1000 / 100;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	220a      	movs	r2, #10
 8003ad4:	601a      	str	r2, [r3, #0]
			break;
 8003ad6:	e003      	b.n	8003ae0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_200Hz):
			*Period = 1000 / 200;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	2205      	movs	r2, #5
 8003adc:	601a      	str	r2, [r3, #0]
			break;
 8003ade:	bf00      	nop
	}
	return LPS22HH_Ok;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <LPS22HH_ValidateParams>:

#include "LPS22HH_Registers.h"
#include <stddef.h>

static uint32_t LPS22HH_ValidateParams(LPS22HH_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b087      	sub	sp, #28
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	461a      	mov	r2, r3
 8003afa:	460b      	mov	r3, r1
 8003afc:	72fb      	strb	r3, [r7, #11]
 8003afe:	4613      	mov	r3, r2
 8003b00:	72bb      	strb	r3, [r7, #10]
    int32_t ret_status = LPS22HH_REG_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]

    if(Context == NULL)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d103      	bne.n	8003b14 <LPS22HH_ValidateParams+0x26>
    {
    	ret_status |= LPS22HH_REG_CONTEXT_ERR;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	f043 0308 	orr.w	r3, r3, #8
 8003b12:	617b      	str	r3, [r7, #20]
    }

    if(Reg < LPS22HH_REG_INTERRUPT_CFG || Reg > LPS22HH_REG_FIFO_DATA_OUT_TEMP_H)
 8003b14:	7afb      	ldrb	r3, [r7, #11]
 8003b16:	2b0a      	cmp	r3, #10
 8003b18:	d902      	bls.n	8003b20 <LPS22HH_ValidateParams+0x32>
 8003b1a:	7afb      	ldrb	r3, [r7, #11]
 8003b1c:	2b7c      	cmp	r3, #124	; 0x7c
 8003b1e:	d903      	bls.n	8003b28 <LPS22HH_ValidateParams+0x3a>
    {
    	ret_status |= LPS22HH_REG_REGADDR_ERR;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	617b      	str	r3, [r7, #20]
    }

    if(Buffer == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d103      	bne.n	8003b36 <LPS22HH_ValidateParams+0x48>
    {
    	ret_status |= LPS22HH_REG_BUFF_ERR;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f043 0304 	orr.w	r3, r3, #4
 8003b34:	617b      	str	r3, [r7, #20]
    }

    if(Length == 0)
 8003b36:	7abb      	ldrb	r3, [r7, #10]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d103      	bne.n	8003b44 <LPS22HH_ValidateParams+0x56>
    {
    	ret_status |= LPS22HH_REG_LENGTH_ERR;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f043 0302 	orr.w	r3, r3, #2
 8003b42:	617b      	str	r3, [r7, #20]
    }

    return ret_status;
 8003b44:	697b      	ldr	r3, [r7, #20]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	371c      	adds	r7, #28
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <LPS22HH_ReadReg>:

int32_t LPS22HH_ReadReg(LPS22HH_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003b52:	b590      	push	{r4, r7, lr}
 8003b54:	b087      	sub	sp, #28
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	607a      	str	r2, [r7, #4]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	460b      	mov	r3, r1
 8003b60:	72fb      	strb	r3, [r7, #11]
 8003b62:	4613      	mov	r3, r2
 8003b64:	72bb      	strb	r3, [r7, #10]
	int32_t ret = LPS22HH_ValidateParams(Context,Reg,Buffer,Length);
 8003b66:	7abb      	ldrb	r3, [r7, #10]
 8003b68:	7af9      	ldrb	r1, [r7, #11]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f7ff ffbe 	bl	8003aee <LPS22HH_ValidateParams>
 8003b72:	4603      	mov	r3, r0
 8003b74:	617b      	str	r3, [r7, #20]
    if(ret != LPS22HH_REG_OK)
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <LPS22HH_ReadReg+0x2e>
    {
    	return ret;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	e009      	b.n	8003b94 <LPS22HH_ReadReg+0x42>
    }

	ret = Context->Read(Context->Handle, Reg, Buffer, Length);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	685c      	ldr	r4, [r3, #4]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6818      	ldr	r0, [r3, #0]
 8003b88:	7abb      	ldrb	r3, [r7, #10]
 8003b8a:	7af9      	ldrb	r1, [r7, #11]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	47a0      	blx	r4
 8003b90:	6178      	str	r0, [r7, #20]
	return ret;
 8003b92:	697b      	ldr	r3, [r7, #20]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd90      	pop	{r4, r7, pc}

08003b9c <LPS22HH_WriteReg>:

int32_t LPS22HH_WriteReg(LPS22HH_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003b9c:	b590      	push	{r4, r7, lr}
 8003b9e:	b087      	sub	sp, #28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	607a      	str	r2, [r7, #4]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	460b      	mov	r3, r1
 8003baa:	72fb      	strb	r3, [r7, #11]
 8003bac:	4613      	mov	r3, r2
 8003bae:	72bb      	strb	r3, [r7, #10]
	int32_t ret = LPS22HH_ValidateParams(Context,Reg,Buffer,Length);
 8003bb0:	7abb      	ldrb	r3, [r7, #10]
 8003bb2:	7af9      	ldrb	r1, [r7, #11]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f7ff ff99 	bl	8003aee <LPS22HH_ValidateParams>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	617b      	str	r3, [r7, #20]
    if(ret != LPS22HH_REG_OK)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <LPS22HH_WriteReg+0x2e>
    {
    	return ret;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	e009      	b.n	8003bde <LPS22HH_WriteReg+0x42>
    }

	ret = Context->Write(Context->Handle, Reg, Buffer, Length);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	689c      	ldr	r4, [r3, #8]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6818      	ldr	r0, [r3, #0]
 8003bd2:	7abb      	ldrb	r3, [r7, #10]
 8003bd4:	7af9      	ldrb	r1, [r7, #11]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	47a0      	blx	r4
 8003bda:	6178      	str	r0, [r7, #20]
	return ret;
 8003bdc:	697b      	ldr	r3, [r7, #20]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	371c      	adds	r7, #28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd90      	pop	{r4, r7, pc}
	...

08003be8 <OV5640_LinkBus>:
#define  OV5640_ID                                 0x5640U
static int32_t OV5640_ReadWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length);
static int32_t OV5640_WriteWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length);

void OV5640_LinkBus(OV5640_Handle_t *OV5640_Handle, OV5640_IO_t *CameraIO)
{
 8003be8:	b5b0      	push	{r4, r5, r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
	OV5640_Handle->IO               = *CameraIO;
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	4614      	mov	r4, r2
 8003bf8:	461d      	mov	r5, r3
 8003bfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bfc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bfe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003c02:	e884 0003 	stmia.w	r4, {r0, r1}

	OV5640_Handle->Context.Read  = OV5640_ReadWrapper;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a07      	ldr	r2, [pc, #28]	; (8003c28 <OV5640_LinkBus+0x40>)
 8003c0a:	61da      	str	r2, [r3, #28]
	OV5640_Handle->Context.Write = OV5640_WriteWrapper;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a07      	ldr	r2, [pc, #28]	; (8003c2c <OV5640_LinkBus+0x44>)
 8003c10:	619a      	str	r2, [r3, #24]
	OV5640_Handle->Context.Handle   = OV5640_Handle;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	621a      	str	r2, [r3, #32]

	OV5640_Handle->IO.Init();
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4798      	blx	r3
}
 8003c1e:	bf00      	nop
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bdb0      	pop	{r4, r5, r7, pc}
 8003c26:	bf00      	nop
 8003c28:	08003d6d 	.word	0x08003d6d
 8003c2c:	08003d9f 	.word	0x08003d9f

08003c30 <OV5640_Init>:

int32_t OV5640_Init(OV5640_Handle_t *OV5640, uint32_t Resolution, uint32_t PixelFormat)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
  uint32_t index;
  int32_t ret = OV5640_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	61bb      	str	r3, [r7, #24]
    {OV5640_SYSTEM_CTROL0, 0x02},
  };
  uint8_t tmp;

    /* Check if resolution is supported */
    if ((Resolution > OV5640_R800x480) ||
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d80e      	bhi.n	8003c64 <OV5640_Init+0x34>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00f      	beq.n	8003c6c <OV5640_Init+0x3c>
        ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d00c      	beq.n	8003c6c <OV5640_Init+0x3c>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d009      	beq.n	8003c6c <OV5640_Init+0x3c>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b07      	cmp	r3, #7
 8003c5c:	d006      	beq.n	8003c6c <OV5640_Init+0x3c>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d003      	beq.n	8003c6c <OV5640_Init+0x3c>
         (PixelFormat != OV5640_JPEG)))
    {
      ret = OV5640_ERROR;
 8003c64:	f04f 33ff 	mov.w	r3, #4294967295
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e04a      	b.n	8003d02 <OV5640_Init+0xd2>
    }
    else
    {
      /* Set common parameters for all resolutions */
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	61fb      	str	r3, [r7, #28]
 8003c70:	e01f      	b.n	8003cb2 <OV5640_Init+0x82>
      {
        if (ret != OV5640_ERROR)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d018      	beq.n	8003cac <OV5640_Init+0x7c>
        {
          tmp = (uint8_t)OV5640_Common[index][1];
 8003c7a:	4a24      	ldr	r2, [pc, #144]	; (8003d0c <OV5640_Init+0xdc>)
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	885b      	ldrh	r3, [r3, #2]
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	75fb      	strb	r3, [r7, #23]

          if (OV5640_WriteReg(&OV5640->Context, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f103 0018 	add.w	r0, r3, #24
 8003c8e:	4a1f      	ldr	r2, [pc, #124]	; (8003d0c <OV5640_Init+0xdc>)
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003c96:	f107 0217 	add.w	r2, r7, #23
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	f000 f84f 	bl	8003d3e <OV5640_WriteReg>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d002      	beq.n	8003cac <OV5640_Init+0x7c>
          {
            ret = OV5640_ERROR;
 8003ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8003caa:	61bb      	str	r3, [r7, #24]
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	2bfd      	cmp	r3, #253	; 0xfd
 8003cb6:	d9dc      	bls.n	8003c72 <OV5640_Init+0x42>
          }
        }
      }

      if (ret == OV5640_OK)
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d121      	bne.n	8003d02 <OV5640_Init+0xd2>
      {
        /* Set specific parameters for each resolution */
        if (OV5640_SetResolution(OV5640, Resolution) != OV5640_OK)
 8003cbe:	68b9      	ldr	r1, [r7, #8]
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 f89d 	bl	8003e00 <OV5640_SetResolution>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d003      	beq.n	8003cd4 <OV5640_Init+0xa4>
        {
          ret = OV5640_ERROR;
 8003ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	e016      	b.n	8003d02 <OV5640_Init+0xd2>
        }/* Set specific parameters for each pixel format */
        else if (OV5640_SetPixelFormat(OV5640, PixelFormat) != OV5640_OK)
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 f988 	bl	8003fec <OV5640_SetPixelFormat>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <OV5640_Init+0xba>
        {
          ret = OV5640_ERROR;
 8003ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce6:	61bb      	str	r3, [r7, #24]
 8003ce8:	e00b      	b.n	8003d02 <OV5640_Init+0xd2>
        }/* Set PixelClock, Href and VSync Polarity */
        else if (OV5640_SetPolarities(OV5640, OV5640_POLARITY_PCLK_HIGH, OV5640_POLARITY_HREF_HIGH,
 8003cea:	2300      	movs	r3, #0
 8003cec:	2201      	movs	r2, #1
 8003cee:	2101      	movs	r1, #1
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 fb0f 	bl	8004314 <OV5640_SetPolarities>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <OV5640_Init+0xd2>
                                      OV5640_POLARITY_VSYNC_HIGH) != OV5640_OK)
        {
          ret = OV5640_ERROR;
 8003cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003d00:	61bb      	str	r3, [r7, #24]
        }
      }
    }


  return ret;
 8003d02:	69bb      	ldr	r3, [r7, #24]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3720      	adds	r7, #32
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	08014c14 	.word	0x08014c14

08003d10 <OV5640_ReadReg>:

int32_t OV5640_ReadReg(OV5650_Context_t *Context, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	607a      	str	r2, [r7, #4]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	817b      	strh	r3, [r7, #10]
 8003d20:	4613      	mov	r3, r2
 8003d22:	813b      	strh	r3, [r7, #8]
  return Context->Read(Context->Handle, reg, pdata, length);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685c      	ldr	r4, [r3, #4]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6898      	ldr	r0, [r3, #8]
 8003d2c:	893b      	ldrh	r3, [r7, #8]
 8003d2e:	8979      	ldrh	r1, [r7, #10]
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	47a0      	blx	r4
 8003d34:	4603      	mov	r3, r0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd90      	pop	{r4, r7, pc}

08003d3e <OV5640_WriteReg>:


int32_t OV5640_WriteReg(OV5650_Context_t *Context, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8003d3e:	b590      	push	{r4, r7, lr}
 8003d40:	b085      	sub	sp, #20
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	817b      	strh	r3, [r7, #10]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	813b      	strh	r3, [r7, #8]
  return Context->Write(Context->Handle, reg, pdata, length);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681c      	ldr	r4, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6898      	ldr	r0, [r3, #8]
 8003d5a:	893b      	ldrh	r3, [r7, #8]
 8003d5c:	8979      	ldrh	r1, [r7, #10]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	47a0      	blx	r4
 8003d62:	4603      	mov	r3, r0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3714      	adds	r7, #20
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd90      	pop	{r4, r7, pc}

08003d6c <OV5640_ReadWrapper>:

static int32_t OV5640_ReadWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length){
 8003d6c:	b590      	push	{r4, r7, lr}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	607a      	str	r2, [r7, #4]
 8003d76:	461a      	mov	r2, r3
 8003d78:	460b      	mov	r3, r1
 8003d7a:	817b      	strh	r3, [r7, #10]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	813b      	strh	r3, [r7, #8]
	OV5640_Handle_t *OV5640 = (OV5640_Handle_t*)Handle;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	617b      	str	r3, [r7, #20]
    return OV5640->IO.Read(OV5640->IO.Address,Reg,Data,Length);
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	691c      	ldr	r4, [r3, #16]
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	8818      	ldrh	r0, [r3, #0]
 8003d8c:	893b      	ldrh	r3, [r7, #8]
 8003d8e:	8979      	ldrh	r1, [r7, #10]
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	47a0      	blx	r4
 8003d94:	4603      	mov	r3, r0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	371c      	adds	r7, #28
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd90      	pop	{r4, r7, pc}

08003d9e <OV5640_WriteWrapper>:

static int32_t OV5640_WriteWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length){
 8003d9e:	b590      	push	{r4, r7, lr}
 8003da0:	b087      	sub	sp, #28
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	60f8      	str	r0, [r7, #12]
 8003da6:	607a      	str	r2, [r7, #4]
 8003da8:	461a      	mov	r2, r3
 8003daa:	460b      	mov	r3, r1
 8003dac:	817b      	strh	r3, [r7, #10]
 8003dae:	4613      	mov	r3, r2
 8003db0:	813b      	strh	r3, [r7, #8]
	OV5640_Handle_t *OV5640 = (OV5640_Handle_t*)Handle;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	617b      	str	r3, [r7, #20]
	return OV5640->IO.Write(OV5640->IO.Address,Reg,Data,Length);
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	68dc      	ldr	r4, [r3, #12]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	8818      	ldrh	r0, [r3, #0]
 8003dbe:	893b      	ldrh	r3, [r7, #8]
 8003dc0:	8979      	ldrh	r1, [r7, #10]
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	47a0      	blx	r4
 8003dc6:	4603      	mov	r3, r0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	371c      	adds	r7, #28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd90      	pop	{r4, r7, pc}

08003dd0 <OV5640_Delay>:

static int32_t OV5640_Delay(OV5640_Handle_t *OV5640, uint32_t Delay)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = OV5640->IO.GetTick();
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	4798      	blx	r3
 8003de0:	60f8      	str	r0, [r7, #12]
  while ((OV5640->IO.GetTick() - tickstart) < Delay)
 8003de2:	bf00      	nop
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	4798      	blx	r3
 8003dea:	4602      	mov	r2, r0
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d8f6      	bhi.n	8003de4 <OV5640_Delay+0x14>
  {
  }
  return OV5640_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <OV5640_SetResolution>:

int32_t OV5640_SetResolution(OV5640_Handle_t *OV5640, uint32_t Resolution)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	617b      	str	r3, [r7, #20]
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d903      	bls.n	8003e1c <OV5640_SetResolution+0x1c>
  {
    ret = OV5640_ERROR;
 8003e14:	f04f 33ff 	mov.w	r3, #4294967295
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	e0d8      	b.n	8003fce <OV5640_SetResolution+0x1ce>
  }
  else
  {
    /* Initialize OV5640 */
    switch (Resolution)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	f200 80d1 	bhi.w	8003fc6 <OV5640_SetResolution+0x1c6>
 8003e24:	a201      	add	r2, pc, #4	; (adr r2, 8003e2c <OV5640_SetResolution+0x2c>)
 8003e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2a:	bf00      	nop
 8003e2c:	08003e41 	.word	0x08003e41
 8003e30:	08003e8f 	.word	0x08003e8f
 8003e34:	08003edd 	.word	0x08003edd
 8003e38:	08003f2b 	.word	0x08003f2b
 8003e3c:	08003f79 	.word	0x08003f79
    {
      case OV5640_R160x120:
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8003e40:	2300      	movs	r3, #0
 8003e42:	613b      	str	r3, [r7, #16]
 8003e44:	e01f      	b.n	8003e86 <OV5640_SetResolution+0x86>
        {
          if (ret != OV5640_ERROR)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4c:	d018      	beq.n	8003e80 <OV5640_SetResolution+0x80>
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 8003e4e:	4a62      	ldr	r2, [pc, #392]	; (8003fd8 <OV5640_SetResolution+0x1d8>)
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	4413      	add	r3, r2
 8003e56:	885b      	ldrh	r3, [r3, #2]
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f103 0018 	add.w	r0, r3, #24
 8003e62:	4a5d      	ldr	r2, [pc, #372]	; (8003fd8 <OV5640_SetResolution+0x1d8>)
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003e6a:	f107 020f 	add.w	r2, r7, #15
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f7ff ff65 	bl	8003d3e <OV5640_WriteReg>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <OV5640_SetResolution+0x80>
            {
              ret = OV5640_ERROR;
 8003e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e7e:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	3301      	adds	r3, #1
 8003e84:	613b      	str	r3, [r7, #16]
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b03      	cmp	r3, #3
 8003e8a:	d9dc      	bls.n	8003e46 <OV5640_SetResolution+0x46>
            }
          }
        }
        break;
 8003e8c:	e09f      	b.n	8003fce <OV5640_SetResolution+0x1ce>
      case OV5640_R320x240:
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8003e8e:	2300      	movs	r3, #0
 8003e90:	613b      	str	r3, [r7, #16]
 8003e92:	e01f      	b.n	8003ed4 <OV5640_SetResolution+0xd4>
        {
          if (ret != OV5640_ERROR)
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9a:	d018      	beq.n	8003ece <OV5640_SetResolution+0xce>
          {
            tmp = (uint8_t)OV5640_QVGA[index][1];
 8003e9c:	4a4f      	ldr	r2, [pc, #316]	; (8003fdc <OV5640_SetResolution+0x1dc>)
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	885b      	ldrh	r3, [r3, #2]
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f103 0018 	add.w	r0, r3, #24
 8003eb0:	4a4a      	ldr	r2, [pc, #296]	; (8003fdc <OV5640_SetResolution+0x1dc>)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003eb8:	f107 020f 	add.w	r2, r7, #15
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	f7ff ff3e 	bl	8003d3e <OV5640_WriteReg>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d002      	beq.n	8003ece <OV5640_SetResolution+0xce>
            {
              ret = OV5640_ERROR;
 8003ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8003ecc:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d9dc      	bls.n	8003e94 <OV5640_SetResolution+0x94>
            }
          }
        }
        break;
 8003eda:	e078      	b.n	8003fce <OV5640_SetResolution+0x1ce>
      case OV5640_R480x272:
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8003edc:	2300      	movs	r3, #0
 8003ede:	613b      	str	r3, [r7, #16]
 8003ee0:	e01f      	b.n	8003f22 <OV5640_SetResolution+0x122>
        {
          if (ret != OV5640_ERROR)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee8:	d018      	beq.n	8003f1c <OV5640_SetResolution+0x11c>
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
 8003eea:	4a3d      	ldr	r2, [pc, #244]	; (8003fe0 <OV5640_SetResolution+0x1e0>)
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	885b      	ldrh	r3, [r3, #2]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f103 0018 	add.w	r0, r3, #24
 8003efe:	4a38      	ldr	r2, [pc, #224]	; (8003fe0 <OV5640_SetResolution+0x1e0>)
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f06:	f107 020f 	add.w	r2, r7, #15
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	f7ff ff17 	bl	8003d3e <OV5640_WriteReg>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d002      	beq.n	8003f1c <OV5640_SetResolution+0x11c>
            {
              ret = OV5640_ERROR;
 8003f16:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	3301      	adds	r3, #1
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d9dc      	bls.n	8003ee2 <OV5640_SetResolution+0xe2>
            }
          }
        }
        break;
 8003f28:	e051      	b.n	8003fce <OV5640_SetResolution+0x1ce>
      case OV5640_R640x480:
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	e01f      	b.n	8003f70 <OV5640_SetResolution+0x170>
        {
          if (ret != OV5640_ERROR)
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f36:	d018      	beq.n	8003f6a <OV5640_SetResolution+0x16a>
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
 8003f38:	4a2a      	ldr	r2, [pc, #168]	; (8003fe4 <OV5640_SetResolution+0x1e4>)
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	885b      	ldrh	r3, [r3, #2]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f103 0018 	add.w	r0, r3, #24
 8003f4c:	4a25      	ldr	r2, [pc, #148]	; (8003fe4 <OV5640_SetResolution+0x1e4>)
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f54:	f107 020f 	add.w	r2, r7, #15
 8003f58:	2301      	movs	r3, #1
 8003f5a:	f7ff fef0 	bl	8003d3e <OV5640_WriteReg>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d002      	beq.n	8003f6a <OV5640_SetResolution+0x16a>
            {
              ret = OV5640_ERROR;
 8003f64:	f04f 33ff 	mov.w	r3, #4294967295
 8003f68:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	613b      	str	r3, [r7, #16]
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d9dc      	bls.n	8003f30 <OV5640_SetResolution+0x130>
            }
          }
        }
        break;
 8003f76:	e02a      	b.n	8003fce <OV5640_SetResolution+0x1ce>
      case OV5640_R800x480:
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8003f78:	2300      	movs	r3, #0
 8003f7a:	613b      	str	r3, [r7, #16]
 8003f7c:	e01f      	b.n	8003fbe <OV5640_SetResolution+0x1be>
        {
          if (ret != OV5640_ERROR)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f84:	d018      	beq.n	8003fb8 <OV5640_SetResolution+0x1b8>
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
 8003f86:	4a18      	ldr	r2, [pc, #96]	; (8003fe8 <OV5640_SetResolution+0x1e8>)
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	885b      	ldrh	r3, [r3, #2]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f103 0018 	add.w	r0, r3, #24
 8003f9a:	4a13      	ldr	r2, [pc, #76]	; (8003fe8 <OV5640_SetResolution+0x1e8>)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003fa2:	f107 020f 	add.w	r2, r7, #15
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f7ff fec9 	bl	8003d3e <OV5640_WriteReg>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <OV5640_SetResolution+0x1b8>
            {
              ret = OV5640_ERROR;
 8003fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	613b      	str	r3, [r7, #16]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d9dc      	bls.n	8003f7e <OV5640_SetResolution+0x17e>
            }
          }
        }
        break;
 8003fc4:	e003      	b.n	8003fce <OV5640_SetResolution+0x1ce>
      default:
        ret = OV5640_ERROR;
 8003fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fca:	617b      	str	r3, [r7, #20]
        break;
 8003fcc:	bf00      	nop
    }
  }

  return ret;
 8003fce:	697b      	ldr	r3, [r7, #20]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	0801500c 	.word	0x0801500c
 8003fdc:	0801501c 	.word	0x0801501c
 8003fe0:	0801502c 	.word	0x0801502c
 8003fe4:	0801503c 	.word	0x0801503c
 8003fe8:	0801504c 	.word	0x0801504c

08003fec <OV5640_SetPixelFormat>:

int32_t OV5640_SetPixelFormat(OV5640_Handle_t *OV5640, uint32_t PixelFormat)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	617b      	str	r3, [r7, #20]
    {OV5640_FORMAT_CTRL00, 0x30},
    {OV5640_FORMAT_MUX_CTRL, 0x00},
  };

  /* Check if PixelFormat is supported */
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00f      	beq.n	8004020 <OV5640_SetPixelFormat+0x34>
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d00c      	beq.n	8004020 <OV5640_SetPixelFormat+0x34>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d009      	beq.n	8004020 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2b07      	cmp	r3, #7
 8004010:	d006      	beq.n	8004020 <OV5640_SetPixelFormat+0x34>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b08      	cmp	r3, #8
 8004016:	d003      	beq.n	8004020 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_JPEG))
  {
    /* Pixel format not supported */
    ret = OV5640_ERROR;
 8004018:	f04f 33ff 	mov.w	r3, #4294967295
 800401c:	617b      	str	r3, [r7, #20]
 800401e:	e16a      	b.n	80042f6 <OV5640_SetPixelFormat+0x30a>
  }
  else
  {
    /* Set specific parameters for each PixelFormat */
    switch (PixelFormat)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	3b01      	subs	r3, #1
 8004024:	2b07      	cmp	r3, #7
 8004026:	f200 80c3 	bhi.w	80041b0 <OV5640_SetPixelFormat+0x1c4>
 800402a:	a201      	add	r2, pc, #4	; (adr r2, 8004030 <OV5640_SetPixelFormat+0x44>)
 800402c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004030:	080040a9 	.word	0x080040a9
 8004034:	08004051 	.word	0x08004051
 8004038:	080041b1 	.word	0x080041b1
 800403c:	080041b1 	.word	0x080041b1
 8004040:	080041b1 	.word	0x080041b1
 8004044:	080041b1 	.word	0x080041b1
 8004048:	08004101 	.word	0x08004101
 800404c:	08004159 	.word	0x08004159
    {
      case OV5640_YUV422:
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
 8004054:	e024      	b.n	80040a0 <OV5640_SetPixelFormat+0xb4>
        {
          if (ret != OV5640_ERROR)
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405c:	d01d      	beq.n	800409a <OV5640_SetPixelFormat+0xae>
          {
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 800405e:	4aa8      	ldr	r2, [pc, #672]	; (8004300 <OV5640_SetPixelFormat+0x314>)
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	4413      	add	r3, r2
 8004066:	885b      	ldrh	r3, [r3, #2]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f103 0018 	add.w	r0, r3, #24
 8004072:	4aa3      	ldr	r2, [pc, #652]	; (8004300 <OV5640_SetPixelFormat+0x314>)
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800407a:	f107 020f 	add.w	r2, r7, #15
 800407e:	2301      	movs	r3, #1
 8004080:	f7ff fe5d 	bl	8003d3e <OV5640_WriteReg>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <OV5640_SetPixelFormat+0xa6>
            {
              ret = OV5640_ERROR;
 800408a:	f04f 33ff 	mov.w	r3, #4294967295
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	e003      	b.n	800409a <OV5640_SetPixelFormat+0xae>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 8004092:	2101      	movs	r1, #1
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff fe9b 	bl	8003dd0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	3301      	adds	r3, #1
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d9d7      	bls.n	8004056 <OV5640_SetPixelFormat+0x6a>
            }
          }
        }
        break;
 80040a6:	e0af      	b.n	8004208 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB888:
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 80040a8:	2300      	movs	r3, #0
 80040aa:	613b      	str	r3, [r7, #16]
 80040ac:	e024      	b.n	80040f8 <OV5640_SetPixelFormat+0x10c>
        {
          if (ret != OV5640_ERROR)
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b4:	d01d      	beq.n	80040f2 <OV5640_SetPixelFormat+0x106>
          {
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 80040b6:	4a93      	ldr	r2, [pc, #588]	; (8004304 <OV5640_SetPixelFormat+0x318>)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	885b      	ldrh	r3, [r3, #2]
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f103 0018 	add.w	r0, r3, #24
 80040ca:	4a8e      	ldr	r2, [pc, #568]	; (8004304 <OV5640_SetPixelFormat+0x318>)
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80040d2:	f107 020f 	add.w	r2, r7, #15
 80040d6:	2301      	movs	r3, #1
 80040d8:	f7ff fe31 	bl	8003d3e <OV5640_WriteReg>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <OV5640_SetPixelFormat+0xfe>
            {
              ret = OV5640_ERROR;
 80040e2:	f04f 33ff 	mov.w	r3, #4294967295
 80040e6:	617b      	str	r3, [r7, #20]
 80040e8:	e003      	b.n	80040f2 <OV5640_SetPixelFormat+0x106>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 80040ea:	2101      	movs	r1, #1
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7ff fe6f 	bl	8003dd0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	3301      	adds	r3, #1
 80040f6:	613b      	str	r3, [r7, #16]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d9d7      	bls.n	80040ae <OV5640_SetPixelFormat+0xc2>
            }
          }
        }
        break;
 80040fe:	e083      	b.n	8004208 <OV5640_SetPixelFormat+0x21c>

      case OV5640_Y8:
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
 8004104:	e024      	b.n	8004150 <OV5640_SetPixelFormat+0x164>
        {
          if (ret != OV5640_ERROR)
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410c:	d01d      	beq.n	800414a <OV5640_SetPixelFormat+0x15e>
          {
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 800410e:	4a7e      	ldr	r2, [pc, #504]	; (8004308 <OV5640_SetPixelFormat+0x31c>)
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	885b      	ldrh	r3, [r3, #2]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f103 0018 	add.w	r0, r3, #24
 8004122:	4a79      	ldr	r2, [pc, #484]	; (8004308 <OV5640_SetPixelFormat+0x31c>)
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800412a:	f107 020f 	add.w	r2, r7, #15
 800412e:	2301      	movs	r3, #1
 8004130:	f7ff fe05 	bl	8003d3e <OV5640_WriteReg>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <OV5640_SetPixelFormat+0x156>
            {
              ret = OV5640_ERROR;
 800413a:	f04f 33ff 	mov.w	r3, #4294967295
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	e003      	b.n	800414a <OV5640_SetPixelFormat+0x15e>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 8004142:	2101      	movs	r1, #1
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f7ff fe43 	bl	8003dd0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	3301      	adds	r3, #1
 800414e:	613b      	str	r3, [r7, #16]
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d9d7      	bls.n	8004106 <OV5640_SetPixelFormat+0x11a>
            }
          }
        }
        break;
 8004156:	e057      	b.n	8004208 <OV5640_SetPixelFormat+0x21c>

      case OV5640_JPEG:
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8004158:	2300      	movs	r3, #0
 800415a:	613b      	str	r3, [r7, #16]
 800415c:	e024      	b.n	80041a8 <OV5640_SetPixelFormat+0x1bc>
        {
          if (ret != OV5640_ERROR)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d01d      	beq.n	80041a2 <OV5640_SetPixelFormat+0x1b6>
          {
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 8004166:	4a69      	ldr	r2, [pc, #420]	; (800430c <OV5640_SetPixelFormat+0x320>)
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	4413      	add	r3, r2
 800416e:	885b      	ldrh	r3, [r3, #2]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f103 0018 	add.w	r0, r3, #24
 800417a:	4a64      	ldr	r2, [pc, #400]	; (800430c <OV5640_SetPixelFormat+0x320>)
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004182:	f107 020f 	add.w	r2, r7, #15
 8004186:	2301      	movs	r3, #1
 8004188:	f7ff fdd9 	bl	8003d3e <OV5640_WriteReg>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <OV5640_SetPixelFormat+0x1ae>
            {
              ret = OV5640_ERROR;
 8004192:	f04f 33ff 	mov.w	r3, #4294967295
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	e003      	b.n	80041a2 <OV5640_SetPixelFormat+0x1b6>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 800419a:	2101      	movs	r1, #1
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff fe17 	bl	8003dd0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	3301      	adds	r3, #1
 80041a6:	613b      	str	r3, [r7, #16]
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d9d7      	bls.n	800415e <OV5640_SetPixelFormat+0x172>
            }
          }
        }
        break;
 80041ae:	e02b      	b.n	8004208 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB565:
      default:
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 80041b0:	2300      	movs	r3, #0
 80041b2:	613b      	str	r3, [r7, #16]
 80041b4:	e024      	b.n	8004200 <OV5640_SetPixelFormat+0x214>
        {
          if (ret != OV5640_ERROR)
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041bc:	d01d      	beq.n	80041fa <OV5640_SetPixelFormat+0x20e>
          {
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 80041be:	4a54      	ldr	r2, [pc, #336]	; (8004310 <OV5640_SetPixelFormat+0x324>)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	885b      	ldrh	r3, [r3, #2]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f103 0018 	add.w	r0, r3, #24
 80041d2:	4a4f      	ldr	r2, [pc, #316]	; (8004310 <OV5640_SetPixelFormat+0x324>)
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80041da:	f107 020f 	add.w	r2, r7, #15
 80041de:	2301      	movs	r3, #1
 80041e0:	f7ff fdad 	bl	8003d3e <OV5640_WriteReg>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <OV5640_SetPixelFormat+0x206>
            {
              ret = OV5640_ERROR;
 80041ea:	f04f 33ff 	mov.w	r3, #4294967295
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	e003      	b.n	80041fa <OV5640_SetPixelFormat+0x20e>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 80041f2:	2101      	movs	r1, #1
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff fdeb 	bl	8003dd0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	3301      	adds	r3, #1
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d9d7      	bls.n	80041b6 <OV5640_SetPixelFormat+0x1ca>
            }
          }
        }
        break;
 8004206:	bf00      	nop

    }

    if (PixelFormat == OV5640_JPEG)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b08      	cmp	r3, #8
 800420c:	d173      	bne.n	80042f6 <OV5640_SetPixelFormat+0x30a>
    {
      if (OV5640_ReadReg(&OV5640->Context, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f103 0018 	add.w	r0, r3, #24
 8004214:	f107 020f 	add.w	r2, r7, #15
 8004218:	2301      	movs	r3, #1
 800421a:	f643 0121 	movw	r1, #14369	; 0x3821
 800421e:	f7ff fd77 	bl	8003d10 <OV5640_ReadReg>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <OV5640_SetPixelFormat+0x244>
      {
        ret = OV5640_ERROR;
 8004228:	f04f 33ff 	mov.w	r3, #4294967295
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	e062      	b.n	80042f6 <OV5640_SetPixelFormat+0x30a>
      }
      else
      {
        tmp |= (1 << 5);
 8004230:	7bfb      	ldrb	r3, [r7, #15]
 8004232:	f043 0320 	orr.w	r3, r3, #32
 8004236:	b2db      	uxtb	r3, r3
 8004238:	73fb      	strb	r3, [r7, #15]
        if (OV5640_WriteReg(&OV5640->Context, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f103 0018 	add.w	r0, r3, #24
 8004240:	f107 020f 	add.w	r2, r7, #15
 8004244:	2301      	movs	r3, #1
 8004246:	f643 0121 	movw	r1, #14369	; 0x3821
 800424a:	f7ff fd78 	bl	8003d3e <OV5640_WriteReg>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <OV5640_SetPixelFormat+0x270>
        {
          ret = OV5640_ERROR;
 8004254:	f04f 33ff 	mov.w	r3, #4294967295
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	e04c      	b.n	80042f6 <OV5640_SetPixelFormat+0x30a>
        }
        else
        {
          if (OV5640_ReadReg(&OV5640->Context, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f103 0018 	add.w	r0, r3, #24
 8004262:	f107 020f 	add.w	r2, r7, #15
 8004266:	2301      	movs	r3, #1
 8004268:	f243 0102 	movw	r1, #12290	; 0x3002
 800426c:	f7ff fd50 	bl	8003d10 <OV5640_ReadReg>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <OV5640_SetPixelFormat+0x292>
          {
            ret = OV5640_ERROR;
 8004276:	f04f 33ff 	mov.w	r3, #4294967295
 800427a:	617b      	str	r3, [r7, #20]
 800427c:	e03b      	b.n	80042f6 <OV5640_SetPixelFormat+0x30a>
          }
          else
          {
            tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 800427e:	7bfb      	ldrb	r3, [r7, #15]
 8004280:	f023 031c 	bic.w	r3, r3, #28
 8004284:	b2db      	uxtb	r3, r3
 8004286:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f103 0018 	add.w	r0, r3, #24
 800428e:	f107 020f 	add.w	r2, r7, #15
 8004292:	2301      	movs	r3, #1
 8004294:	f243 0102 	movw	r1, #12290	; 0x3002
 8004298:	f7ff fd51 	bl	8003d3e <OV5640_WriteReg>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d003      	beq.n	80042aa <OV5640_SetPixelFormat+0x2be>
            {
              ret = OV5640_ERROR;
 80042a2:	f04f 33ff 	mov.w	r3, #4294967295
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	e025      	b.n	80042f6 <OV5640_SetPixelFormat+0x30a>
            }
            else
            {
              if (OV5640_ReadReg(&OV5640->Context, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f103 0018 	add.w	r0, r3, #24
 80042b0:	f107 020f 	add.w	r2, r7, #15
 80042b4:	2301      	movs	r3, #1
 80042b6:	f243 0106 	movw	r1, #12294	; 0x3006
 80042ba:	f7ff fd29 	bl	8003d10 <OV5640_ReadReg>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d003      	beq.n	80042cc <OV5640_SetPixelFormat+0x2e0>
              {
                ret = OV5640_ERROR;
 80042c4:	f04f 33ff 	mov.w	r3, #4294967295
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	e014      	b.n	80042f6 <OV5640_SetPixelFormat+0x30a>
              }
              else
              {
                tmp |= ((1 << 5) | (1 << 3));
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
 80042ce:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	73fb      	strb	r3, [r7, #15]
                if (OV5640_WriteReg(&OV5640->Context, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f103 0018 	add.w	r0, r3, #24
 80042dc:	f107 020f 	add.w	r2, r7, #15
 80042e0:	2301      	movs	r3, #1
 80042e2:	f243 0106 	movw	r1, #12294	; 0x3006
 80042e6:	f7ff fd2a 	bl	8003d3e <OV5640_WriteReg>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <OV5640_SetPixelFormat+0x30a>
                {
                  ret = OV5640_ERROR;
 80042f0:	f04f 33ff 	mov.w	r3, #4294967295
 80042f4:	617b      	str	r3, [r7, #20]
          }
        }
      }
    }
  }
  return ret;
 80042f6:	697b      	ldr	r3, [r7, #20]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	0801505c 	.word	0x0801505c
 8004304:	08015064 	.word	0x08015064
 8004308:	0801506c 	.word	0x0801506c
 800430c:	08015074 	.word	0x08015074
 8004310:	0801507c 	.word	0x0801507c

08004314 <OV5640_SetPolarities>:

int32_t OV5640_SetPolarities(OV5640_Handle_t *OV5640, uint32_t PclkPolarity, uint32_t HrefPolarity,
                             uint32_t VsyncPolarity)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	603b      	str	r3, [r7, #0]
  uint8_t tmp;
  int32_t ret = OV5640_OK;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]

  if ((OV5640 == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d011      	beq.n	8004350 <OV5640_SetPolarities+0x3c>
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <OV5640_SetPolarities+0x24>
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d10b      	bne.n	8004350 <OV5640_SetPolarities+0x3c>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <OV5640_SetPolarities+0x30>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d105      	bne.n	8004350 <OV5640_SetPolarities+0x3c>
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d006      	beq.n	8004358 <OV5640_SetPolarities+0x44>
      ((VsyncPolarity != OV5640_POLARITY_VSYNC_LOW) && (VsyncPolarity != OV5640_POLARITY_VSYNC_HIGH)))
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <OV5640_SetPolarities+0x44>
  {
    ret = OV5640_ERROR;
 8004350:	f04f 33ff 	mov.w	r3, #4294967295
 8004354:	617b      	str	r3, [r7, #20]
 8004356:	e01e      	b.n	8004396 <OV5640_SetPolarities+0x82>
  }
  else
  {
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	b2db      	uxtb	r3, r3
 800435c:	015b      	lsls	r3, r3, #5
 800435e:	b2da      	uxtb	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	b2db      	uxtb	r3, r3
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	b2db      	uxtb	r3, r3
 8004368:	4313      	orrs	r3, r2
 800436a:	b2da      	uxtb	r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	4313      	orrs	r3, r2
 8004372:	b2db      	uxtb	r3, r3
 8004374:	74fb      	strb	r3, [r7, #19]

    if (OV5640_WriteReg(&OV5640->Context, OV5640_POLARITY_CTRL, &tmp, 1) != OV5640_OK)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f103 0018 	add.w	r0, r3, #24
 800437c:	f107 0213 	add.w	r2, r7, #19
 8004380:	2301      	movs	r3, #1
 8004382:	f244 7140 	movw	r1, #18240	; 0x4740
 8004386:	f7ff fcda 	bl	8003d3e <OV5640_WriteReg>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <OV5640_SetPolarities+0x82>
    {
      ret = OV5640_ERROR;
 8004390:	f04f 33ff 	mov.w	r3, #4294967295
 8004394:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8004396:	697b      	ldr	r3, [r7, #20]
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <OV5640_ReadID>:

int32_t OV5640_ReadID(OV5640_Handle_t *OV5640, uint32_t *Id)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]

  /* Initialize I2C */
  //OV5640->IO.Init();

  /* Prepare the camera to be configured */
  tmp = 0x80;
 80043aa:	2380      	movs	r3, #128	; 0x80
 80043ac:	72fb      	strb	r3, [r7, #11]
  if (OV5640_WriteReg(&OV5640->Context, OV5640_SYSTEM_CTROL0, &tmp, 1) != OV5640_OK)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f103 0018 	add.w	r0, r3, #24
 80043b4:	f107 020b 	add.w	r2, r7, #11
 80043b8:	2301      	movs	r3, #1
 80043ba:	f243 0108 	movw	r1, #12296	; 0x3008
 80043be:	f7ff fcbe 	bl	8003d3e <OV5640_WriteReg>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <OV5640_ReadID+0x30>
  {
    ret = OV5640_ERROR;
 80043c8:	f04f 33ff 	mov.w	r3, #4294967295
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	e032      	b.n	8004436 <OV5640_ReadID+0x96>
  }
  else
  {
    (void)OV5640_Delay(OV5640, 500);
 80043d0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7ff fcfb 	bl	8003dd0 <OV5640_Delay>

    if (OV5640_ReadReg(&OV5640->Context, OV5640_CHIP_ID_HIGH_BYTE, &tmp, 1) != OV5640_OK)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f103 0018 	add.w	r0, r3, #24
 80043e0:	f107 020b 	add.w	r2, r7, #11
 80043e4:	2301      	movs	r3, #1
 80043e6:	f243 010a 	movw	r1, #12298	; 0x300a
 80043ea:	f7ff fc91 	bl	8003d10 <OV5640_ReadReg>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <OV5640_ReadID+0x5c>
    {
      ret = OV5640_ERROR;
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
 80043f8:	60fb      	str	r3, [r7, #12]
 80043fa:	e01c      	b.n	8004436 <OV5640_ReadID+0x96>
    }
    else
    {
      *Id = (uint32_t)tmp << 8U;
 80043fc:	7afb      	ldrb	r3, [r7, #11]
 80043fe:	021a      	lsls	r2, r3, #8
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	601a      	str	r2, [r3, #0]
      if (OV5640_ReadReg(&OV5640->Context, OV5640_CHIP_ID_LOW_BYTE, &tmp, 1) != OV5640_OK)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f103 0018 	add.w	r0, r3, #24
 800440a:	f107 020b 	add.w	r2, r7, #11
 800440e:	2301      	movs	r3, #1
 8004410:	f243 010b 	movw	r1, #12299	; 0x300b
 8004414:	f7ff fc7c 	bl	8003d10 <OV5640_ReadReg>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <OV5640_ReadID+0x86>
      {
        ret = OV5640_ERROR;
 800441e:	f04f 33ff 	mov.w	r3, #4294967295
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	e007      	b.n	8004436 <OV5640_ReadID+0x96>
      }
      else
      {
        *Id |= tmp;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	7afa      	ldrb	r2, [r7, #11]
 800442c:	431a      	orrs	r2, r3
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	601a      	str	r2, [r3, #0]
        ret = OV5640_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Component status */
  return ret;
 8004436:	68fb      	ldr	r3, [r7, #12]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <VEML6030_Init>:

static int32_t VEML6030_ReadRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length);
static int32_t VEML6030_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length);

int32_t VEML6030_Init(VEML6030_Handle_t *Handle, VEML_InitSettings_t Settings, const VEML6030_IO_t *IO)
{
 8004440:	b5b0      	push	{r4, r5, r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
	int32_t ret = VEML6030_Ok;
 800444c:	2300      	movs	r3, #0
 800444e:	617b      	str	r3, [r7, #20]
	if(Handle == NULL)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d102      	bne.n	800445c <VEML6030_Init+0x1c>
	{
        return VEML6030_HandleError;
 8004456:	f04f 33ff 	mov.w	r3, #4294967295
 800445a:	e081      	b.n	8004560 <VEML6030_Init+0x120>
	}

	if(Settings.PowerSavingMode > 0x07)
 800445c:	7abb      	ldrb	r3, [r7, #10]
 800445e:	2b07      	cmp	r3, #7
 8004460:	d902      	bls.n	8004468 <VEML6030_Init+0x28>
	{
        return VEML6030_PSM_Err;
 8004462:	f06f 0303 	mvn.w	r3, #3
 8004466:	e07b      	b.n	8004560 <VEML6030_Init+0x120>
	}

	if(Handle->Status != VEML6030_STATUS_INITIALIZED)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800446e:	2b01      	cmp	r3, #1
 8004470:	d075      	beq.n	800455e <VEML6030_Init+0x11e>
	{
		if(IO->Read == NULL || IO->Write == NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <VEML6030_Init+0x42>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d102      	bne.n	8004488 <VEML6030_Init+0x48>
		{
			return VEML6030_IOError;
 8004482:	f06f 0301 	mvn.w	r3, #1
 8004486:	e06b      	b.n	8004560 <VEML6030_Init+0x120>
		}

        uint16_t ALS_IT = (Settings.ALSConfig >> 6) & 0xF;
 8004488:	893b      	ldrh	r3, [r7, #8]
 800448a:	099b      	lsrs	r3, r3, #6
 800448c:	b29b      	uxth	r3, r3
 800448e:	f003 030f 	and.w	r3, r3, #15
 8004492:	827b      	strh	r3, [r7, #18]
        uint16_t ALS_GAIN = (Settings.ALSConfig >> 11) & 0x3;
 8004494:	893b      	ldrh	r3, [r7, #8]
 8004496:	0adb      	lsrs	r3, r3, #11
 8004498:	b29b      	uxth	r3, r3
 800449a:	f003 0303 	and.w	r3, r3, #3
 800449e:	823b      	strh	r3, [r7, #16]
        if(ALS_GAIN > 3 || (ALS_IT != 0 && ALS_IT != 1 && ALS_IT != 2 && ALS_IT != 3 && ALS_IT != 8 && ALS_IT != 0xC))
 80044a0:	8a3b      	ldrh	r3, [r7, #16]
 80044a2:	2b03      	cmp	r3, #3
 80044a4:	d811      	bhi.n	80044ca <VEML6030_Init+0x8a>
 80044a6:	8a7b      	ldrh	r3, [r7, #18]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d011      	beq.n	80044d0 <VEML6030_Init+0x90>
 80044ac:	8a7b      	ldrh	r3, [r7, #18]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d00e      	beq.n	80044d0 <VEML6030_Init+0x90>
 80044b2:	8a7b      	ldrh	r3, [r7, #18]
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d00b      	beq.n	80044d0 <VEML6030_Init+0x90>
 80044b8:	8a7b      	ldrh	r3, [r7, #18]
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d008      	beq.n	80044d0 <VEML6030_Init+0x90>
 80044be:	8a7b      	ldrh	r3, [r7, #18]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d005      	beq.n	80044d0 <VEML6030_Init+0x90>
 80044c4:	8a7b      	ldrh	r3, [r7, #18]
 80044c6:	2b0c      	cmp	r3, #12
 80044c8:	d002      	beq.n	80044d0 <VEML6030_Init+0x90>
        {
        	return VEML6030_ParamError;
 80044ca:	f06f 0304 	mvn.w	r3, #4
 80044ce:	e047      	b.n	8004560 <VEML6030_Init+0x120>
        }
		Handle->Resolution = ResolutionLookUpTable[ALS_IT][ALS_GAIN];
 80044d0:	8a7a      	ldrh	r2, [r7, #18]
 80044d2:	8a3b      	ldrh	r3, [r7, #16]
 80044d4:	4924      	ldr	r1, [pc, #144]	; (8004568 <VEML6030_Init+0x128>)
 80044d6:	0092      	lsls	r2, r2, #2
 80044d8:	4413      	add	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	629a      	str	r2, [r3, #40]	; 0x28

		Handle->Context.Handle = Handle;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	619a      	str	r2, [r3, #24]
		Handle->Context.Write = VEML6030_WriteRegWrapper;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	4a1f      	ldr	r2, [pc, #124]	; (800456c <VEML6030_Init+0x12c>)
 80044ee:	61da      	str	r2, [r3, #28]
		Handle->Context.Read = VEML6030_ReadRegWrapper;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4a1f      	ldr	r2, [pc, #124]	; (8004570 <VEML6030_Init+0x130>)
 80044f4:	621a      	str	r2, [r3, #32]
		Handle->IO = *IO;
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4614      	mov	r4, r2
 80044fc:	461d      	mov	r5, r3
 80044fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004502:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004506:	e884 0003 	stmia.w	r4, {r0, r1}
		if(Handle->IO.Init != NULL)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <VEML6030_Init+0xd8>
		{
            Handle->IO.Init();
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4798      	blx	r3
		}

		ret = VEML6030_WriteReg(&Handle->Context, VEML6030_REG_ALS_CONF, (uint8_t*)&Settings.ALSConfig, 2);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f103 0018 	add.w	r0, r3, #24
 800451e:	f107 0208 	add.w	r2, r7, #8
 8004522:	2302      	movs	r3, #2
 8004524:	2100      	movs	r1, #0
 8004526:	f000 f90d 	bl	8004744 <VEML6030_WriteReg>
 800452a:	6178      	str	r0, [r7, #20]
		if(ret != VEML6030_Ok)
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <VEML6030_Init+0xf6>
		{
			return ret;
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	e014      	b.n	8004560 <VEML6030_Init+0x120>
		}

		ret = VEML6030_WriteReg(&Handle->Context, VEML6030_REG_POWERSAVING, (uint8_t*)&Settings.PowerSavingMode, 2);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f103 0018 	add.w	r0, r3, #24
 800453c:	f107 0308 	add.w	r3, r7, #8
 8004540:	1c9a      	adds	r2, r3, #2
 8004542:	2302      	movs	r3, #2
 8004544:	2103      	movs	r1, #3
 8004546:	f000 f8fd 	bl	8004744 <VEML6030_WriteReg>
 800454a:	6178      	str	r0, [r7, #20]
		if(ret != VEML6030_Ok)
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <VEML6030_Init+0x116>
		{
			return ret;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	e004      	b.n	8004560 <VEML6030_Init+0x120>
		}
		Handle->Status = VEML6030_STATUS_INITIALIZED;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	return VEML6030_Ok;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3718      	adds	r7, #24
 8004564:	46bd      	mov	sp, r7
 8004566:	bdb0      	pop	{r4, r5, r7, pc}
 8004568:	08015084 	.word	0x08015084
 800456c:	08004611 	.word	0x08004611
 8004570:	080045cf 	.word	0x080045cf

08004574 <VEML6030_ReadLight>:

int32_t VEML6030_ReadLight(VEML6030_Handle_t *Handle, float *Light)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
	if(Handle == NULL)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d102      	bne.n	800458a <VEML6030_ReadLight+0x16>
	{
		return VEML6030_HandleError;
 8004584:	f04f 33ff 	mov.w	r3, #4294967295
 8004588:	e01d      	b.n	80045c6 <VEML6030_ReadLight+0x52>
	}

	if(Handle->Status != VEML6030_STATUS_INITIALIZED)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004590:	2b01      	cmp	r3, #1
 8004592:	d002      	beq.n	800459a <VEML6030_ReadLight+0x26>
	{
		return VEML6030_InitError;
 8004594:	f06f 0302 	mvn.w	r3, #2
 8004598:	e015      	b.n	80045c6 <VEML6030_ReadLight+0x52>
	}
	uint16_t Buffer;
	int32_t ret = VEML6030_ReadReg(&Handle->Context, VEML6030_REG_ALS, (uint8_t*)&Buffer, 2);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f103 0018 	add.w	r0, r3, #24
 80045a0:	f107 020a 	add.w	r2, r7, #10
 80045a4:	2302      	movs	r3, #2
 80045a6:	2104      	movs	r1, #4
 80045a8:	f000 f8a8 	bl	80046fc <VEML6030_ReadReg>
 80045ac:	60f8      	str	r0, [r7, #12]
	if(ret != VEML6030_Ok)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <VEML6030_ReadLight+0x44>
	{
		return ret;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	e006      	b.n	80045c6 <VEML6030_ReadLight+0x52>
	}
	ConvertLight(Handle,Buffer,Light);
 80045b8:	897b      	ldrh	r3, [r7, #10]
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	4619      	mov	r1, r3
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f847 	bl	8004652 <ConvertLight>
	return VEML6030_Ok;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <VEML6030_ReadRegWrapper>:
	return VEML6030_Ok;
}


static int32_t VEML6030_ReadRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b086      	sub	sp, #24
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	461a      	mov	r2, r3
 80045da:	460b      	mov	r3, r1
 80045dc:	72fb      	strb	r3, [r7, #11]
 80045de:	4613      	mov	r3, r2
 80045e0:	72bb      	strb	r3, [r7, #10]
	VEML6030_Handle_t *Dev = Handle;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	617b      	str	r3, [r7, #20]
	int32_t ret = VEML6030_Ok;
 80045e6:	2300      	movs	r3, #0
 80045e8:	613b      	str	r3, [r7, #16]
	if(Dev->IO.Read != NULL)
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d008      	beq.n	8004604 <VEML6030_ReadRegWrapper+0x36>
	{
        ret = Dev->IO.Read(Reg,Buffer,Length);
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	7aba      	ldrb	r2, [r7, #10]
 80045f8:	7af8      	ldrb	r0, [r7, #11]
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	4798      	blx	r3
 80045fe:	6138      	str	r0, [r7, #16]
        return ret;
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	e001      	b.n	8004608 <VEML6030_ReadRegWrapper+0x3a>
	}
    return VEML6030_IOError;
 8004604:	f06f 0301 	mvn.w	r3, #1
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <VEML6030_WriteRegWrapper>:

static int32_t VEML6030_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	607a      	str	r2, [r7, #4]
 800461a:	461a      	mov	r2, r3
 800461c:	460b      	mov	r3, r1
 800461e:	72fb      	strb	r3, [r7, #11]
 8004620:	4613      	mov	r3, r2
 8004622:	72bb      	strb	r3, [r7, #10]
	VEML6030_Handle_t *Dev = Handle;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	617b      	str	r3, [r7, #20]
	int32_t ret = VEML6030_Ok;
 8004628:	2300      	movs	r3, #0
 800462a:	613b      	str	r3, [r7, #16]
	if(Dev->IO.Write != NULL)
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d008      	beq.n	8004646 <VEML6030_WriteRegWrapper+0x36>
	{
        ret = Dev->IO.Write(Reg,Buffer,Length);
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	7aba      	ldrb	r2, [r7, #10]
 800463a:	7af8      	ldrb	r0, [r7, #11]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4798      	blx	r3
 8004640:	6138      	str	r0, [r7, #16]
        return ret;
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	e001      	b.n	800464a <VEML6030_WriteRegWrapper+0x3a>
	}
    return VEML6030_IOError;
 8004646:	f06f 0301 	mvn.w	r3, #1
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <ConvertLight>:

static void ConvertLight(VEML6030_Handle_t *Handle, uint16_t Buffer, float *Light)
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	460b      	mov	r3, r1
 800465c:	607a      	str	r2, [r7, #4]
 800465e:	817b      	strh	r3, [r7, #10]
	*Light = Buffer * Handle->Resolution;
 8004660:	897b      	ldrh	r3, [r7, #10]
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004670:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	edc3 7a00 	vstr	s15, [r3]
}
 800467a:	bf00      	nop
 800467c:	3714      	adds	r7, #20
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr

08004686 <VEML6030_ValidateParams>:
#include <stdint.h>
#include <stddef.h>


static int32_t VEML6030_ValidateParams(VEML6030_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8004686:	b480      	push	{r7}
 8004688:	b087      	sub	sp, #28
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	607a      	str	r2, [r7, #4]
 8004690:	461a      	mov	r2, r3
 8004692:	460b      	mov	r3, r1
 8004694:	72fb      	strb	r3, [r7, #11]
 8004696:	4613      	mov	r3, r2
 8004698:	72bb      	strb	r3, [r7, #10]
	int32_t ret = VEML6030_REG_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	617b      	str	r3, [r7, #20]
    if(Context == NULL || Context->Read == NULL || Context->Write == NULL || Context->Handle == NULL)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00b      	beq.n	80046bc <VEML6030_ValidateParams+0x36>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d007      	beq.n	80046bc <VEML6030_ValidateParams+0x36>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <VEML6030_ValidateParams+0x36>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d103      	bne.n	80046c4 <VEML6030_ValidateParams+0x3e>
    {
    	ret |= VEML6030_REG_CONTEXT_ERR;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 80046c2:	617b      	str	r3, [r7, #20]
    }

    if(Reg > VEML6030_REG_ALS_INT)
 80046c4:	7afb      	ldrb	r3, [r7, #11]
 80046c6:	2b06      	cmp	r3, #6
 80046c8:	d903      	bls.n	80046d2 <VEML6030_ValidateParams+0x4c>
    {
    	ret |= VEML6030_REG_ADDR_ERR;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f043 4310 	orr.w	r3, r3, #2415919104	; 0x90000000
 80046d0:	617b      	str	r3, [r7, #20]
    }

    if(Buffer == NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d103      	bne.n	80046e0 <VEML6030_ValidateParams+0x5a>
    {
    	ret |= VEML6030_REG_BUFFER_ERR;
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80046de:	617b      	str	r3, [r7, #20]
    }

    if(Length == 0)
 80046e0:	7abb      	ldrb	r3, [r7, #10]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d103      	bne.n	80046ee <VEML6030_ValidateParams+0x68>
    {
       ret |= VEML6030_REG_LENGTH_ERR;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 80046ec:	617b      	str	r3, [r7, #20]
    }

    return ret;
 80046ee:	697b      	ldr	r3, [r7, #20]
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	371c      	adds	r7, #28
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <VEML6030_ReadReg>:

int32_t VEML6030_ReadReg(VEML6030_Context_t *Context,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80046fc:	b590      	push	{r4, r7, lr}
 80046fe:	b087      	sub	sp, #28
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	607a      	str	r2, [r7, #4]
 8004706:	461a      	mov	r2, r3
 8004708:	460b      	mov	r3, r1
 800470a:	72fb      	strb	r3, [r7, #11]
 800470c:	4613      	mov	r3, r2
 800470e:	72bb      	strb	r3, [r7, #10]
    int32_t ret = VEML6030_ValidateParams(Context,Reg,Buffer,Length);
 8004710:	7abb      	ldrb	r3, [r7, #10]
 8004712:	7af9      	ldrb	r1, [r7, #11]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f7ff ffb5 	bl	8004686 <VEML6030_ValidateParams>
 800471c:	6178      	str	r0, [r7, #20]
    if(ret != VEML6030_REG_OK)
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <VEML6030_ReadReg+0x2c>
    {
    	return ret;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	e009      	b.n	800473c <VEML6030_ReadReg+0x40>
    }
    ret = Context->Read(Context->Handle,Reg,Buffer,Length);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	689c      	ldr	r4, [r3, #8]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6818      	ldr	r0, [r3, #0]
 8004730:	7abb      	ldrb	r3, [r7, #10]
 8004732:	7af9      	ldrb	r1, [r7, #11]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	47a0      	blx	r4
 8004738:	6178      	str	r0, [r7, #20]
    return ret;
 800473a:	697b      	ldr	r3, [r7, #20]
}
 800473c:	4618      	mov	r0, r3
 800473e:	371c      	adds	r7, #28
 8004740:	46bd      	mov	sp, r7
 8004742:	bd90      	pop	{r4, r7, pc}

08004744 <VEML6030_WriteReg>:

int32_t VEML6030_WriteReg(VEML6030_Context_t *Context,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8004744:	b590      	push	{r4, r7, lr}
 8004746:	b087      	sub	sp, #28
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	607a      	str	r2, [r7, #4]
 800474e:	461a      	mov	r2, r3
 8004750:	460b      	mov	r3, r1
 8004752:	72fb      	strb	r3, [r7, #11]
 8004754:	4613      	mov	r3, r2
 8004756:	72bb      	strb	r3, [r7, #10]
    int32_t ret = VEML6030_ValidateParams(Context,Reg,Buffer,Length);
 8004758:	7abb      	ldrb	r3, [r7, #10]
 800475a:	7af9      	ldrb	r1, [r7, #11]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f7ff ff91 	bl	8004686 <VEML6030_ValidateParams>
 8004764:	6178      	str	r0, [r7, #20]
    if(ret != VEML6030_REG_OK)
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <VEML6030_WriteReg+0x2c>
    {
    	return ret;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	e009      	b.n	8004784 <VEML6030_WriteReg+0x40>
    }
    ret = Context->Write(Context->Handle,Reg,Buffer,Length);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	685c      	ldr	r4, [r3, #4]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6818      	ldr	r0, [r3, #0]
 8004778:	7abb      	ldrb	r3, [r7, #10]
 800477a:	7af9      	ldrb	r1, [r7, #11]
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	47a0      	blx	r4
 8004780:	6178      	str	r0, [r7, #20]
    return ret;
 8004782:	697b      	ldr	r3, [r7, #20]
}
 8004784:	4618      	mov	r0, r3
 8004786:	371c      	adds	r7, #28
 8004788:	46bd      	mov	sp, r7
 800478a:	bd90      	pop	{r4, r7, pc}

0800478c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08e      	sub	sp, #56	; 0x38
 8004790:	af08      	add	r7, sp, #32
 8004792:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	613b      	str	r3, [r7, #16]

   /* USER CODE BEGIN App_ThreadX_MEM_POOL */
  (void)byte_pool;
  UCHAR *Ptr = byte_pool->tx_byte_pool_start;
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	60fb      	str	r3, [r7, #12]
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */

  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, LED_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 80047a2:	f107 010c 	add.w	r1, r7, #12
 80047a6:	2300      	movs	r3, #0
 80047a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047ac:	6938      	ldr	r0, [r7, #16]
 80047ae:	f00f f8d1 	bl	8013954 <_txe_byte_allocate>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <App_ThreadX_Init+0x30>
  {
	  return TX_POOL_ERROR;
 80047b8:	2302      	movs	r3, #2
 80047ba:	e113      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }
  ret = tx_thread_create(&LED_Red_Toggle,           //Thread Ptr
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	22b0      	movs	r2, #176	; 0xb0
 80047c0:	9206      	str	r2, [sp, #24]
 80047c2:	2201      	movs	r2, #1
 80047c4:	9205      	str	r2, [sp, #20]
 80047c6:	2201      	movs	r2, #1
 80047c8:	9204      	str	r2, [sp, #16]
 80047ca:	220f      	movs	r2, #15
 80047cc:	9203      	str	r2, [sp, #12]
 80047ce:	220f      	movs	r2, #15
 80047d0:	9202      	str	r2, [sp, #8]
 80047d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047d6:	9201      	str	r2, [sp, #4]
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	2300      	movs	r3, #0
 80047dc:	4a83      	ldr	r2, [pc, #524]	; (80049ec <App_ThreadX_Init+0x260>)
 80047de:	4984      	ldr	r1, [pc, #528]	; (80049f0 <App_ThreadX_Init+0x264>)
 80047e0:	4884      	ldr	r0, [pc, #528]	; (80049f4 <App_ThreadX_Init+0x268>)
 80047e2:	f00f fafd 	bl	8013de0 <_txe_thread_create>
 80047e6:	6178      	str	r0, [r7, #20]
					LED_STACK_SIZE,     //Stack Size
					15,                    //Priority
					15,                    //Preempt Threshold
					1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  ret = tx_byte_allocate(byte_pool, (VOID **) &Ptr, LED_STACK_SIZE, TX_NO_WAIT);
 80047e8:	f107 010c 	add.w	r1, r7, #12
 80047ec:	2300      	movs	r3, #0
 80047ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047f2:	6938      	ldr	r0, [r7, #16]
 80047f4:	f00f f8ae 	bl	8013954 <_txe_byte_allocate>
 80047f8:	6178      	str	r0, [r7, #20]
  if(ret != TX_SUCCESS)
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <App_ThreadX_Init+0x78>
  {
	  return TX_POOL_ERROR;
 8004800:	2302      	movs	r3, #2
 8004802:	e0ef      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&LED_Green_Toggle,           //Thread Ptr
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	22b0      	movs	r2, #176	; 0xb0
 8004808:	9206      	str	r2, [sp, #24]
 800480a:	2201      	movs	r2, #1
 800480c:	9205      	str	r2, [sp, #20]
 800480e:	2201      	movs	r2, #1
 8004810:	9204      	str	r2, [sp, #16]
 8004812:	220f      	movs	r2, #15
 8004814:	9203      	str	r2, [sp, #12]
 8004816:	220f      	movs	r2, #15
 8004818:	9202      	str	r2, [sp, #8]
 800481a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800481e:	9201      	str	r2, [sp, #4]
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	2300      	movs	r3, #0
 8004824:	4a74      	ldr	r2, [pc, #464]	; (80049f8 <App_ThreadX_Init+0x26c>)
 8004826:	4975      	ldr	r1, [pc, #468]	; (80049fc <App_ThreadX_Init+0x270>)
 8004828:	4875      	ldr	r0, [pc, #468]	; (8004a00 <App_ThreadX_Init+0x274>)
 800482a:	f00f fad9 	bl	8013de0 <_txe_thread_create>
 800482e:	6178      	str	r0, [r7, #20]
					15,                    //Preempt Threshold
					1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  //Motion
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, MOT_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004830:	f107 010c 	add.w	r1, r7, #12
 8004834:	2300      	movs	r3, #0
 8004836:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800483a:	6938      	ldr	r0, [r7, #16]
 800483c:	f00f f88a 	bl	8013954 <_txe_byte_allocate>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <App_ThreadX_Init+0xbe>
  {
	  return TX_POOL_ERROR;
 8004846:	2302      	movs	r3, #2
 8004848:	e0cc      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_MotionThreadPtr,     //Thread Ptr
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	22b0      	movs	r2, #176	; 0xb0
 800484e:	9206      	str	r2, [sp, #24]
 8004850:	2201      	movs	r2, #1
 8004852:	9205      	str	r2, [sp, #20]
 8004854:	2205      	movs	r2, #5
 8004856:	9204      	str	r2, [sp, #16]
 8004858:	220a      	movs	r2, #10
 800485a:	9203      	str	r2, [sp, #12]
 800485c:	220a      	movs	r2, #10
 800485e:	9202      	str	r2, [sp, #8]
 8004860:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8004864:	9201      	str	r2, [sp, #4]
 8004866:	9300      	str	r3, [sp, #0]
 8004868:	2300      	movs	r3, #0
 800486a:	4a66      	ldr	r2, [pc, #408]	; (8004a04 <App_ThreadX_Init+0x278>)
 800486c:	4966      	ldr	r1, [pc, #408]	; (8004a08 <App_ThreadX_Init+0x27c>)
 800486e:	4867      	ldr	r0, [pc, #412]	; (8004a0c <App_ThreadX_Init+0x280>)
 8004870:	f00f fab6 	bl	8013de0 <_txe_thread_create>
 8004874:	6178      	str	r0, [r7, #20]
					10,                    //Preempt Threshold
				    5,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  //Temp
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, TEMP_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004876:	f107 010c 	add.w	r1, r7, #12
 800487a:	2300      	movs	r3, #0
 800487c:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8004880:	6938      	ldr	r0, [r7, #16]
 8004882:	f00f f867 	bl	8013954 <_txe_byte_allocate>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <App_ThreadX_Init+0x104>
  {
	  return TX_POOL_ERROR;
 800488c:	2302      	movs	r3, #2
 800488e:	e0a9      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_TemperatureThreadPtr,   //Thread Ptr
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	22b0      	movs	r2, #176	; 0xb0
 8004894:	9206      	str	r2, [sp, #24]
 8004896:	2201      	movs	r2, #1
 8004898:	9205      	str	r2, [sp, #20]
 800489a:	2201      	movs	r2, #1
 800489c:	9204      	str	r2, [sp, #16]
 800489e:	220f      	movs	r2, #15
 80048a0:	9203      	str	r2, [sp, #12]
 80048a2:	220f      	movs	r2, #15
 80048a4:	9202      	str	r2, [sp, #8]
 80048a6:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 80048aa:	9201      	str	r2, [sp, #4]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	2300      	movs	r3, #0
 80048b0:	4a57      	ldr	r2, [pc, #348]	; (8004a10 <App_ThreadX_Init+0x284>)
 80048b2:	4958      	ldr	r1, [pc, #352]	; (8004a14 <App_ThreadX_Init+0x288>)
 80048b4:	4858      	ldr	r0, [pc, #352]	; (8004a18 <App_ThreadX_Init+0x28c>)
 80048b6:	f00f fa93 	bl	8013de0 <_txe_thread_create>
 80048ba:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  //Humidity
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, HUM_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 80048bc:	f107 010c 	add.w	r1, r7, #12
 80048c0:	2300      	movs	r3, #0
 80048c2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80048c6:	6938      	ldr	r0, [r7, #16]
 80048c8:	f00f f844 	bl	8013954 <_txe_byte_allocate>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <App_ThreadX_Init+0x14a>
  {
	  return TX_POOL_ERROR;
 80048d2:	2302      	movs	r3, #2
 80048d4:	e086      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_HumidityThreadPtr,   //Thread Ptr
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	22b0      	movs	r2, #176	; 0xb0
 80048da:	9206      	str	r2, [sp, #24]
 80048dc:	2201      	movs	r2, #1
 80048de:	9205      	str	r2, [sp, #20]
 80048e0:	2201      	movs	r2, #1
 80048e2:	9204      	str	r2, [sp, #16]
 80048e4:	220f      	movs	r2, #15
 80048e6:	9203      	str	r2, [sp, #12]
 80048e8:	220f      	movs	r2, #15
 80048ea:	9202      	str	r2, [sp, #8]
 80048ec:	f44f 7216 	mov.w	r2, #600	; 0x258
 80048f0:	9201      	str	r2, [sp, #4]
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	2300      	movs	r3, #0
 80048f6:	4a49      	ldr	r2, [pc, #292]	; (8004a1c <App_ThreadX_Init+0x290>)
 80048f8:	4949      	ldr	r1, [pc, #292]	; (8004a20 <App_ThreadX_Init+0x294>)
 80048fa:	484a      	ldr	r0, [pc, #296]	; (8004a24 <App_ThreadX_Init+0x298>)
 80048fc:	f00f fa70 	bl	8013de0 <_txe_thread_create>
 8004900:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  //Pressure
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, PRES_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004902:	f107 010c 	add.w	r1, r7, #12
 8004906:	2300      	movs	r3, #0
 8004908:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800490c:	6938      	ldr	r0, [r7, #16]
 800490e:	f00f f821 	bl	8013954 <_txe_byte_allocate>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <App_ThreadX_Init+0x190>
  {
	  return TX_POOL_ERROR;
 8004918:	2302      	movs	r3, #2
 800491a:	e063      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_PressureThreadPtr,   //Thread Ptr
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	22b0      	movs	r2, #176	; 0xb0
 8004920:	9206      	str	r2, [sp, #24]
 8004922:	2201      	movs	r2, #1
 8004924:	9205      	str	r2, [sp, #20]
 8004926:	2201      	movs	r2, #1
 8004928:	9204      	str	r2, [sp, #16]
 800492a:	220f      	movs	r2, #15
 800492c:	9203      	str	r2, [sp, #12]
 800492e:	220f      	movs	r2, #15
 8004930:	9202      	str	r2, [sp, #8]
 8004932:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004936:	9201      	str	r2, [sp, #4]
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	2300      	movs	r3, #0
 800493c:	4a3a      	ldr	r2, [pc, #232]	; (8004a28 <App_ThreadX_Init+0x29c>)
 800493e:	493b      	ldr	r1, [pc, #236]	; (8004a2c <App_ThreadX_Init+0x2a0>)
 8004940:	483b      	ldr	r0, [pc, #236]	; (8004a30 <App_ThreadX_Init+0x2a4>)
 8004942:	f00f fa4d 	bl	8013de0 <_txe_thread_create>
 8004946:	6178      	str	r0, [r7, #20]
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  //Magnet
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, MAG_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004948:	f107 010c 	add.w	r1, r7, #12
 800494c:	2300      	movs	r3, #0
 800494e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8004952:	6938      	ldr	r0, [r7, #16]
 8004954:	f00e fffe 	bl	8013954 <_txe_byte_allocate>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <App_ThreadX_Init+0x1d6>
  {
	  return TX_POOL_ERROR;
 800495e:	2302      	movs	r3, #2
 8004960:	e040      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_MagneticThreadPtr,   //Thread Ptr
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	22b0      	movs	r2, #176	; 0xb0
 8004966:	9206      	str	r2, [sp, #24]
 8004968:	2201      	movs	r2, #1
 800496a:	9205      	str	r2, [sp, #20]
 800496c:	2201      	movs	r2, #1
 800496e:	9204      	str	r2, [sp, #16]
 8004970:	220f      	movs	r2, #15
 8004972:	9203      	str	r2, [sp, #12]
 8004974:	220f      	movs	r2, #15
 8004976:	9202      	str	r2, [sp, #8]
 8004978:	f44f 7216 	mov.w	r2, #600	; 0x258
 800497c:	9201      	str	r2, [sp, #4]
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	2300      	movs	r3, #0
 8004982:	4a2c      	ldr	r2, [pc, #176]	; (8004a34 <App_ThreadX_Init+0x2a8>)
 8004984:	492c      	ldr	r1, [pc, #176]	; (8004a38 <App_ThreadX_Init+0x2ac>)
 8004986:	482d      	ldr	r0, [pc, #180]	; (8004a3c <App_ThreadX_Init+0x2b0>)
 8004988:	f00f fa2a 	bl	8013de0 <_txe_thread_create>
 800498c:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  //Light
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, LIGHT_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 800498e:	f107 010c 	add.w	r1, r7, #12
 8004992:	2300      	movs	r3, #0
 8004994:	f44f 7216 	mov.w	r2, #600	; 0x258
 8004998:	6938      	ldr	r0, [r7, #16]
 800499a:	f00e ffdb 	bl	8013954 <_txe_byte_allocate>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <App_ThreadX_Init+0x21c>
  {
	  return TX_POOL_ERROR;
 80049a4:	2302      	movs	r3, #2
 80049a6:	e01d      	b.n	80049e4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_LightThreadPtr,   //Thread Ptr
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	22b0      	movs	r2, #176	; 0xb0
 80049ac:	9206      	str	r2, [sp, #24]
 80049ae:	2201      	movs	r2, #1
 80049b0:	9205      	str	r2, [sp, #20]
 80049b2:	2201      	movs	r2, #1
 80049b4:	9204      	str	r2, [sp, #16]
 80049b6:	220f      	movs	r2, #15
 80049b8:	9203      	str	r2, [sp, #12]
 80049ba:	220f      	movs	r2, #15
 80049bc:	9202      	str	r2, [sp, #8]
 80049be:	f44f 7216 	mov.w	r2, #600	; 0x258
 80049c2:	9201      	str	r2, [sp, #4]
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	2300      	movs	r3, #0
 80049c8:	4a1d      	ldr	r2, [pc, #116]	; (8004a40 <App_ThreadX_Init+0x2b4>)
 80049ca:	491e      	ldr	r1, [pc, #120]	; (8004a44 <App_ThreadX_Init+0x2b8>)
 80049cc:	481e      	ldr	r0, [pc, #120]	; (8004a48 <App_ThreadX_Init+0x2bc>)
 80049ce:	f00f fa07 	bl	8013de0 <_txe_thread_create>
 80049d2:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  ret = tx_mutex_create(&MutexI2C2, "I2C2 Mutex", TX_INHERIT);
 80049d4:	2334      	movs	r3, #52	; 0x34
 80049d6:	2201      	movs	r2, #1
 80049d8:	491c      	ldr	r1, [pc, #112]	; (8004a4c <App_ThreadX_Init+0x2c0>)
 80049da:	481d      	ldr	r0, [pc, #116]	; (8004a50 <App_ThreadX_Init+0x2c4>)
 80049dc:	f00f f8ce 	bl	8013b7c <_txe_mutex_create>
 80049e0:	6178      	str	r0, [r7, #20]
  //tx_trace_enable(&tracex_buffer, TRACEX_BUFFER_SIZE,30);
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80049e2:	697b      	ldr	r3, [r7, #20]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	08004de9 	.word	0x08004de9
 80049f0:	08014b5c 	.word	0x08014b5c
 80049f4:	2000186c 	.word	0x2000186c
 80049f8:	08004dfd 	.word	0x08004dfd
 80049fc:	08014b64 	.word	0x08014b64
 8004a00:	2000191c 	.word	0x2000191c
 8004a04:	08004cd9 	.word	0x08004cd9
 8004a08:	08014b70 	.word	0x08014b70
 8004a0c:	20001bdc 	.word	0x20001bdc
 8004a10:	08004a61 	.word	0x08004a61
 8004a14:	08014b80 	.word	0x08014b80
 8004a18:	200019cc 	.word	0x200019cc
 8004a1c:	08004af5 	.word	0x08004af5
 8004a20:	08014b8c 	.word	0x08014b8c
 8004a24:	20001a7c 	.word	0x20001a7c
 8004a28:	08004b89 	.word	0x08004b89
 8004a2c:	08014b9c 	.word	0x08014b9c
 8004a30:	20001b2c 	.word	0x20001b2c
 8004a34:	08004c1d 	.word	0x08004c1d
 8004a38:	08014bac 	.word	0x08014bac
 8004a3c:	20001c8c 	.word	0x20001c8c
 8004a40:	08004d9d 	.word	0x08004d9d
 8004a44:	08014bbc 	.word	0x08014bbc
 8004a48:	20001d3c 	.word	0x20001d3c
 8004a4c:	08014bcc 	.word	0x08014bcc
 8004a50:	20001dec 	.word	0x20001dec

08004a54 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8004a58:	f00c fa14 	bl	8010e84 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8004a5c:	bf00      	nop
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <ReadTemperatureThread>:

/* USER CODE BEGIN 1 */

VOID ReadTemperatureThread(ULONG init)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b086      	sub	sp, #24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
	int32_t ret = HTS221_Ok;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	617b      	str	r3, [r7, #20]
	uint32_t SleepTime = 0;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	613b      	str	r3, [r7, #16]
	float Temperature = 0;
 8004a70:	f04f 0300 	mov.w	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		//Take I2C Mutex (if available)
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004a76:	f04f 31ff 	mov.w	r1, #4294967295
 8004a7a:	481b      	ldr	r0, [pc, #108]	; (8004ae8 <ReadTemperatureThread+0x88>)
 8004a7c:	f00f f91c 	bl	8013cb8 <_txe_mutex_get>
		ret = BSP_ReadTemperature(&Temperature);
 8004a80:	f107 030c 	add.w	r3, r7, #12
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7fc fdd5 	bl	8001634 <BSP_ReadTemperature>
 8004a8a:	6178      	str	r0, [r7, #20]
		tx_mutex_put(&MutexI2C2);
 8004a8c:	4816      	ldr	r0, [pc, #88]	; (8004ae8 <ReadTemperatureThread+0x88>)
 8004a8e:	f00f f96d 	bl	8013d6c <_txe_mutex_put>
		if(ret == HTS221_DataReady)
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d102      	bne.n	8004a9e <ReadTemperatureThread+0x3e>
		{
			temp_data = Temperature;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4a14      	ldr	r2, [pc, #80]	; (8004aec <ReadTemperatureThread+0x8c>)
 8004a9c:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetTempPeriod(&SleepTime);
 8004a9e:	f107 0310 	add.w	r3, r7, #16
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fc fe6a 	bl	800177c <BSP_GetTempPeriod>
 8004aa8:	6178      	str	r0, [r7, #20]
		if(ret == HTS221_Ok)
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1e2      	bne.n	8004a76 <ReadTemperatureThread+0x16>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004ab0:	6939      	ldr	r1, [r7, #16]
 8004ab2:	4b0f      	ldr	r3, [pc, #60]	; (8004af0 <ReadTemperatureThread+0x90>)
 8004ab4:	fba3 2301 	umull	r2, r3, r3, r1
 8004ab8:	08da      	lsrs	r2, r3, #3
 8004aba:	4613      	mov	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	1aca      	subs	r2, r1, r3
 8004ac4:	2a00      	cmp	r2, #0
 8004ac6:	d104      	bne.n	8004ad2 <ReadTemperatureThread+0x72>
			{
				tx_thread_sleep(SleepTime);
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f00d fd06 	bl	80124dc <_tx_thread_sleep>
 8004ad0:	e7d1      	b.n	8004a76 <ReadTemperatureThread+0x16>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	4a06      	ldr	r2, [pc, #24]	; (8004af0 <ReadTemperatureThread+0x90>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	08db      	lsrs	r3, r3, #3
 8004adc:	3301      	adds	r3, #1
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f00d fcfc 	bl	80124dc <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004ae4:	e7c7      	b.n	8004a76 <ReadTemperatureThread+0x16>
 8004ae6:	bf00      	nop
 8004ae8:	20001dec 	.word	0x20001dec
 8004aec:	20001838 	.word	0x20001838
 8004af0:	cccccccd 	.word	0xcccccccd

08004af4 <ReadHumidityThread>:
		}
	}
}

VOID ReadHumidityThread(ULONG init)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
	int32_t ret = HTS221_Ok;
 8004afc:	2300      	movs	r3, #0
 8004afe:	617b      	str	r3, [r7, #20]
	uint32_t SleepTime = 0;
 8004b00:	2300      	movs	r3, #0
 8004b02:	613b      	str	r3, [r7, #16]
	float Humidity = 0;
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		//Take I2C Mutex (if available)
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004b0a:	f04f 31ff 	mov.w	r1, #4294967295
 8004b0e:	481b      	ldr	r0, [pc, #108]	; (8004b7c <ReadHumidityThread+0x88>)
 8004b10:	f00f f8d2 	bl	8013cb8 <_txe_mutex_get>
		ret = BSP_ReadHumidity(&Humidity);
 8004b14:	f107 030c 	add.w	r3, r7, #12
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f7fc fd9b 	bl	8001654 <BSP_ReadHumidity>
 8004b1e:	6178      	str	r0, [r7, #20]
		tx_mutex_put(&MutexI2C2);
 8004b20:	4816      	ldr	r0, [pc, #88]	; (8004b7c <ReadHumidityThread+0x88>)
 8004b22:	f00f f923 	bl	8013d6c <_txe_mutex_put>
		if(ret == HTS221_DataReady)
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d102      	bne.n	8004b32 <ReadHumidityThread+0x3e>
		{
			humidity_data = Humidity;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	4a14      	ldr	r2, [pc, #80]	; (8004b80 <ReadHumidityThread+0x8c>)
 8004b30:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetTempPeriod(&SleepTime);
 8004b32:	f107 0310 	add.w	r3, r7, #16
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fc fe20 	bl	800177c <BSP_GetTempPeriod>
 8004b3c:	6178      	str	r0, [r7, #20]
		if(ret == HTS221_Ok)
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1e2      	bne.n	8004b0a <ReadHumidityThread+0x16>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004b44:	6939      	ldr	r1, [r7, #16]
 8004b46:	4b0f      	ldr	r3, [pc, #60]	; (8004b84 <ReadHumidityThread+0x90>)
 8004b48:	fba3 2301 	umull	r2, r3, r3, r1
 8004b4c:	08da      	lsrs	r2, r3, #3
 8004b4e:	4613      	mov	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4413      	add	r3, r2
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	1aca      	subs	r2, r1, r3
 8004b58:	2a00      	cmp	r2, #0
 8004b5a:	d104      	bne.n	8004b66 <ReadHumidityThread+0x72>
			{
				tx_thread_sleep(SleepTime);
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f00d fcbc 	bl	80124dc <_tx_thread_sleep>
 8004b64:	e7d1      	b.n	8004b0a <ReadHumidityThread+0x16>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	4a06      	ldr	r2, [pc, #24]	; (8004b84 <ReadHumidityThread+0x90>)
 8004b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6e:	08db      	lsrs	r3, r3, #3
 8004b70:	3301      	adds	r3, #1
 8004b72:	4618      	mov	r0, r3
 8004b74:	f00d fcb2 	bl	80124dc <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004b78:	e7c7      	b.n	8004b0a <ReadHumidityThread+0x16>
 8004b7a:	bf00      	nop
 8004b7c:	20001dec 	.word	0x20001dec
 8004b80:	2000183c 	.word	0x2000183c
 8004b84:	cccccccd 	.word	0xcccccccd

08004b88 <ReadPressureThread>:
		}
	}
}

VOID ReadPressureThread(ULONG init)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
	int32_t ret = LPS22HH_Ok;
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
	uint32_t SleepTime = 0;
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
	float Pressure = 0;
 8004b98:	f04f 0300 	mov.w	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8004ba2:	481b      	ldr	r0, [pc, #108]	; (8004c10 <ReadPressureThread+0x88>)
 8004ba4:	f00f f888 	bl	8013cb8 <_txe_mutex_get>
		ret = BSP_ReadPressure(&Pressure);
 8004ba8:	f107 030c 	add.w	r3, r7, #12
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fc fd91 	bl	80016d4 <BSP_ReadPressure>
 8004bb2:	6178      	str	r0, [r7, #20]
		tx_mutex_put(&MutexI2C2);
 8004bb4:	4816      	ldr	r0, [pc, #88]	; (8004c10 <ReadPressureThread+0x88>)
 8004bb6:	f00f f8d9 	bl	8013d6c <_txe_mutex_put>
		if(ret == LPS22HH_DataReady)
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <ReadPressureThread+0x3e>
		{
			pressure_data = Pressure;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4a14      	ldr	r2, [pc, #80]	; (8004c14 <ReadPressureThread+0x8c>)
 8004bc4:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetPressurePeriod(&SleepTime);
 8004bc6:	f107 0310 	add.w	r3, r7, #16
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fc fdf6 	bl	80017bc <BSP_GetPressurePeriod>
 8004bd0:	6178      	str	r0, [r7, #20]
		if(ret == LPS22HH_Ok)
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1e2      	bne.n	8004b9e <ReadPressureThread+0x16>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004bd8:	6939      	ldr	r1, [r7, #16]
 8004bda:	4b0f      	ldr	r3, [pc, #60]	; (8004c18 <ReadPressureThread+0x90>)
 8004bdc:	fba3 2301 	umull	r2, r3, r3, r1
 8004be0:	08da      	lsrs	r2, r3, #3
 8004be2:	4613      	mov	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4413      	add	r3, r2
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	1aca      	subs	r2, r1, r3
 8004bec:	2a00      	cmp	r2, #0
 8004bee:	d104      	bne.n	8004bfa <ReadPressureThread+0x72>
			{
				tx_thread_sleep(SleepTime);
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f00d fc72 	bl	80124dc <_tx_thread_sleep>
 8004bf8:	e7d1      	b.n	8004b9e <ReadPressureThread+0x16>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	4a06      	ldr	r2, [pc, #24]	; (8004c18 <ReadPressureThread+0x90>)
 8004bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004c02:	08db      	lsrs	r3, r3, #3
 8004c04:	3301      	adds	r3, #1
 8004c06:	4618      	mov	r0, r3
 8004c08:	f00d fc68 	bl	80124dc <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004c0c:	e7c7      	b.n	8004b9e <ReadPressureThread+0x16>
 8004c0e:	bf00      	nop
 8004c10:	20001dec 	.word	0x20001dec
 8004c14:	20001840 	.word	0x20001840
 8004c18:	cccccccd 	.word	0xcccccccd

08004c1c <ReadMagneticThread>:
		}
	}
}

VOID ReadMagneticThread(ULONG init)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b088      	sub	sp, #32
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
	int32_t ret = IIS2MDC_Ok;
 8004c24:	2300      	movs	r3, #0
 8004c26:	61fb      	str	r3, [r7, #28]
	uint32_t SleepTime = 0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61bb      	str	r3, [r7, #24]
	float MagX = 0;
 8004c2c:	f04f 0300 	mov.w	r3, #0
 8004c30:	617b      	str	r3, [r7, #20]
	float MagY = 0;
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	613b      	str	r3, [r7, #16]
	float MagZ = 0;
 8004c38:	f04f 0300 	mov.w	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004c3e:	f04f 31ff 	mov.w	r1, #4294967295
 8004c42:	4820      	ldr	r0, [pc, #128]	; (8004cc4 <ReadMagneticThread+0xa8>)
 8004c44:	f00f f838 	bl	8013cb8 <_txe_mutex_get>
		ret = BSP_ReadMagnetometerXYZ(&MagX, &MagY, &MagZ);
 8004c48:	f107 020c 	add.w	r2, r7, #12
 8004c4c:	f107 0110 	add.w	r1, r7, #16
 8004c50:	f107 0314 	add.w	r3, r7, #20
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fc fd7d 	bl	8001754 <BSP_ReadMagnetometerXYZ>
 8004c5a:	61f8      	str	r0, [r7, #28]
		tx_mutex_put(&MutexI2C2);
 8004c5c:	4819      	ldr	r0, [pc, #100]	; (8004cc4 <ReadMagneticThread+0xa8>)
 8004c5e:	f00f f885 	bl	8013d6c <_txe_mutex_put>
		if(ret == IIS2MDC_DataReady)
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d108      	bne.n	8004c7a <ReadMagneticThread+0x5e>
		{
			magx = MagX;
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	4a17      	ldr	r2, [pc, #92]	; (8004cc8 <ReadMagneticThread+0xac>)
 8004c6c:	6013      	str	r3, [r2, #0]
			magy = MagY;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	4a16      	ldr	r2, [pc, #88]	; (8004ccc <ReadMagneticThread+0xb0>)
 8004c72:	6013      	str	r3, [r2, #0]
			magz = MagZ;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4a16      	ldr	r2, [pc, #88]	; (8004cd0 <ReadMagneticThread+0xb4>)
 8004c78:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetMagneticPeriod(&SleepTime);
 8004c7a:	f107 0318 	add.w	r3, r7, #24
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fc fd8c 	bl	800179c <BSP_GetMagneticPeriod>
 8004c84:	61f8      	str	r0, [r7, #28]
		if(ret == IIS2MDC_Ok)
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1d8      	bne.n	8004c3e <ReadMagneticThread+0x22>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004c8c:	69b9      	ldr	r1, [r7, #24]
 8004c8e:	4b11      	ldr	r3, [pc, #68]	; (8004cd4 <ReadMagneticThread+0xb8>)
 8004c90:	fba3 2301 	umull	r2, r3, r3, r1
 8004c94:	08da      	lsrs	r2, r3, #3
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	1aca      	subs	r2, r1, r3
 8004ca0:	2a00      	cmp	r2, #0
 8004ca2:	d104      	bne.n	8004cae <ReadMagneticThread+0x92>
			{
				tx_thread_sleep(SleepTime);
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f00d fc18 	bl	80124dc <_tx_thread_sleep>
 8004cac:	e7c7      	b.n	8004c3e <ReadMagneticThread+0x22>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	4a08      	ldr	r2, [pc, #32]	; (8004cd4 <ReadMagneticThread+0xb8>)
 8004cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb6:	08db      	lsrs	r3, r3, #3
 8004cb8:	3301      	adds	r3, #1
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f00d fc0e 	bl	80124dc <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004cc0:	e7bd      	b.n	8004c3e <ReadMagneticThread+0x22>
 8004cc2:	bf00      	nop
 8004cc4:	20001dec 	.word	0x20001dec
 8004cc8:	2000185c 	.word	0x2000185c
 8004ccc:	20001860 	.word	0x20001860
 8004cd0:	20001864 	.word	0x20001864
 8004cd4:	cccccccd 	.word	0xcccccccd

08004cd8 <ReadMotionThread>:
		}
	}
}

VOID ReadMotionThread(ULONG init)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b08a      	sub	sp, #40	; 0x28
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
	int32_t ret = IIS2MDC_Ok;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
	float AccelX = 0;
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	623b      	str	r3, [r7, #32]
	float AccelY = 0;
 8004cea:	f04f 0300 	mov.w	r3, #0
 8004cee:	61fb      	str	r3, [r7, #28]
	float AccelZ = 0;
 8004cf0:	f04f 0300 	mov.w	r3, #0
 8004cf4:	61bb      	str	r3, [r7, #24]
	float GyroX = 0;
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]
	float GyroY = 0;
 8004cfc:	f04f 0300 	mov.w	r3, #0
 8004d00:	613b      	str	r3, [r7, #16]
	float GyroZ = 0;
 8004d02:	f04f 0300 	mov.w	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
	//Synchronize with hardware timer
	BSP_SynchronizeIRQ();
 8004d08:	f7fc fe60 	bl	80019cc <BSP_SynchronizeIRQ>
	while(1)
	{
	    tx_mutex_get(&MutexI2C2,TX_NO_WAIT);
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	481b      	ldr	r0, [pc, #108]	; (8004d7c <ReadMotionThread+0xa4>)
 8004d10:	f00e ffd2 	bl	8013cb8 <_txe_mutex_get>
	    ret = BSP_ReadAccelXYZ(&AccelX, &AccelY, &AccelZ);
 8004d14:	f107 0218 	add.w	r2, r7, #24
 8004d18:	f107 011c 	add.w	r1, r7, #28
 8004d1c:	f107 0320 	add.w	r3, r7, #32
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fc fe1b 	bl	800195c <BSP_ReadAccelXYZ>
 8004d26:	6278      	str	r0, [r7, #36]	; 0x24
	    if(ret == ISM330DHCX_DataReady)
 8004d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d108      	bne.n	8004d40 <ReadMotionThread+0x68>
	    {
		    accelx = AccelX;
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	4a13      	ldr	r2, [pc, #76]	; (8004d80 <ReadMotionThread+0xa8>)
 8004d32:	6013      	str	r3, [r2, #0]
		    accely = AccelY;
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4a13      	ldr	r2, [pc, #76]	; (8004d84 <ReadMotionThread+0xac>)
 8004d38:	6013      	str	r3, [r2, #0]
		    accelz = AccelZ;
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	4a12      	ldr	r2, [pc, #72]	; (8004d88 <ReadMotionThread+0xb0>)
 8004d3e:	6013      	str	r3, [r2, #0]
	    }
	    ret = BSP_ReadGyroXYZ(&GyroX, &GyroY, &GyroZ);
 8004d40:	f107 020c 	add.w	r2, r7, #12
 8004d44:	f107 0110 	add.w	r1, r7, #16
 8004d48:	f107 0314 	add.w	r3, r7, #20
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7fc fe21 	bl	8001994 <BSP_ReadGyroXYZ>
 8004d52:	6278      	str	r0, [r7, #36]	; 0x24
	    if(ret == ISM330DHCX_DataReady)
 8004d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d108      	bne.n	8004d6c <ReadMotionThread+0x94>
	    {
		    gyrox = GyroX;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	4a0b      	ldr	r2, [pc, #44]	; (8004d8c <ReadMotionThread+0xb4>)
 8004d5e:	6013      	str	r3, [r2, #0]
		    gyroy = GyroY;
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	4a0b      	ldr	r2, [pc, #44]	; (8004d90 <ReadMotionThread+0xb8>)
 8004d64:	6013      	str	r3, [r2, #0]
		    gyroz = GyroZ;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	4a0a      	ldr	r2, [pc, #40]	; (8004d94 <ReadMotionThread+0xbc>)
 8004d6a:	6013      	str	r3, [r2, #0]
	    }
	    tx_mutex_put(&MutexI2C2);
 8004d6c:	4803      	ldr	r0, [pc, #12]	; (8004d7c <ReadMotionThread+0xa4>)
 8004d6e:	f00e fffd 	bl	8013d6c <_txe_mutex_put>
	    tx_thread_suspend(&Read_MotionThreadPtr);
 8004d72:	4809      	ldr	r0, [pc, #36]	; (8004d98 <ReadMotionThread+0xc0>)
 8004d74:	f00f f944 	bl	8014000 <_txe_thread_suspend>
	    tx_mutex_get(&MutexI2C2,TX_NO_WAIT);
 8004d78:	e7c8      	b.n	8004d0c <ReadMotionThread+0x34>
 8004d7a:	bf00      	nop
 8004d7c:	20001dec 	.word	0x20001dec
 8004d80:	20001844 	.word	0x20001844
 8004d84:	20001848 	.word	0x20001848
 8004d88:	2000184c 	.word	0x2000184c
 8004d8c:	20001850 	.word	0x20001850
 8004d90:	20001854 	.word	0x20001854
 8004d94:	20001858 	.word	0x20001858
 8004d98:	20001bdc 	.word	0x20001bdc

08004d9c <ReadLightThread>:
	}
}

VOID ReadLightThread(ULONG init)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
	float Light = 0;
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	60bb      	str	r3, [r7, #8]
	int32_t ret = 0;
 8004daa:	2300      	movs	r3, #0
 8004dac:	60fb      	str	r3, [r7, #12]
	while(1)
	{
	    tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004dae:	f04f 31ff 	mov.w	r1, #4294967295
 8004db2:	480b      	ldr	r0, [pc, #44]	; (8004de0 <ReadLightThread+0x44>)
 8004db4:	f00e ff80 	bl	8013cb8 <_txe_mutex_get>
		ret = BSP_ReadAmbientLight(&Light);
 8004db8:	f107 0308 	add.w	r3, r7, #8
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fc fd3b 	bl	8001838 <BSP_ReadAmbientLight>
 8004dc2:	60f8      	str	r0, [r7, #12]
	    tx_mutex_put(&MutexI2C2);
 8004dc4:	4806      	ldr	r0, [pc, #24]	; (8004de0 <ReadLightThread+0x44>)
 8004dc6:	f00e ffd1 	bl	8013d6c <_txe_mutex_put>
		if(ret == VEML6030_Ok)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d102      	bne.n	8004dd6 <ReadLightThread+0x3a>
		{
			light = Light;
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	4a04      	ldr	r2, [pc, #16]	; (8004de4 <ReadLightThread+0x48>)
 8004dd4:	6013      	str	r3, [r2, #0]
		}
		tx_thread_sleep(100);
 8004dd6:	2064      	movs	r0, #100	; 0x64
 8004dd8:	f00d fb80 	bl	80124dc <_tx_thread_sleep>
	    tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004ddc:	e7e7      	b.n	8004dae <ReadLightThread+0x12>
 8004dde:	bf00      	nop
 8004de0:	20001dec 	.word	0x20001dec
 8004de4:	20001868 	.word	0x20001868

08004de8 <RedLEDToggleThread>:
	}
}

VOID RedLEDToggleThread(ULONG init)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
	while(1)
	{
		BSP_LEDToggleRed();
 8004df0:	f7fc fb62 	bl	80014b8 <BSP_LEDToggleRed>
		tx_thread_sleep(100);
 8004df4:	2064      	movs	r0, #100	; 0x64
 8004df6:	f00d fb71 	bl	80124dc <_tx_thread_sleep>
		BSP_LEDToggleRed();
 8004dfa:	e7f9      	b.n	8004df0 <RedLEDToggleThread+0x8>

08004dfc <GreenLEDToggleThread>:
	}
}

VOID GreenLEDToggleThread(ULONG init)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
	while(1)
	{
		BSP_LEDToggleGreen();
 8004e04:	f7fc fb62 	bl	80014cc <BSP_LEDToggleGreen>
		tx_thread_sleep(100);
 8004e08:	2064      	movs	r0, #100	; 0x64
 8004e0a:	f00d fb67 	bl	80124dc <_tx_thread_sleep>
		BSP_LEDToggleGreen();
 8004e0e:	e7f9      	b.n	8004e04 <GreenLEDToggleThread+0x8>

08004e10 <TIM7_ResumeMotionThread>:
	}
}


void TIM7_ResumeMotionThread(void)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	af00      	add	r7, sp, #0
	if(Read_MotionThreadPtr.tx_thread_state == TX_SUSPENDED)
 8004e14:	4b04      	ldr	r3, [pc, #16]	; (8004e28 <TIM7_ResumeMotionThread+0x18>)
 8004e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d102      	bne.n	8004e22 <TIM7_ResumeMotionThread+0x12>
	{
		//uint32_t time = HAL_GetTick();
		//printf("Time is %lu \n", time);
	    tx_thread_resume(&Read_MotionThreadPtr);
 8004e1c:	4802      	ldr	r0, [pc, #8]	; (8004e28 <TIM7_ResumeMotionThread+0x18>)
 8004e1e:	f00f f8d1 	bl	8013fc4 <_txe_thread_resume>
	}
}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	20001bdc 	.word	0x20001bdc

08004e2c <MX_CORDIC_Init>:

CORDIC_HandleTypeDef hcordic;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8004e30:	4b06      	ldr	r3, [pc, #24]	; (8004e4c <MX_CORDIC_Init+0x20>)
 8004e32:	4a07      	ldr	r2, [pc, #28]	; (8004e50 <MX_CORDIC_Init+0x24>)
 8004e34:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8004e36:	4805      	ldr	r0, [pc, #20]	; (8004e4c <MX_CORDIC_Init+0x20>)
 8004e38:	f001 fe1a 	bl	8006a70 <HAL_CORDIC_Init>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8004e42:	f001 f84b 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8004e46:	bf00      	nop
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20001e20 	.word	0x20001e20
 8004e50:	40021000 	.word	0x40021000

08004e54 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a0b      	ldr	r2, [pc, #44]	; (8004e90 <HAL_CORDIC_MspInit+0x3c>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d10e      	bne.n	8004e84 <HAL_CORDIC_MspInit+0x30>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004e66:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <HAL_CORDIC_MspInit+0x40>)
 8004e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6c:	4a09      	ldr	r2, [pc, #36]	; (8004e94 <HAL_CORDIC_MspInit+0x40>)
 8004e6e:	f043 0302 	orr.w	r3, r3, #2
 8004e72:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8004e76:	4b07      	ldr	r3, [pc, #28]	; (8004e94 <HAL_CORDIC_MspInit+0x40>)
 8004e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	60fb      	str	r3, [r7, #12]
 8004e82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8004e84:	bf00      	nop
 8004e86:	3714      	adds	r7, #20
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr
 8004e90:	40021000 	.word	0x40021000
 8004e94:	46020c00 	.word	0x46020c00

08004e98 <MX_DCACHE1_Init>:

DCACHE_HandleTypeDef hdcache1;

/* DCACHE1 init function */
void MX_DCACHE1_Init(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 8004e9c:	4b07      	ldr	r3, [pc, #28]	; (8004ebc <MX_DCACHE1_Init+0x24>)
 8004e9e:	4a08      	ldr	r2, [pc, #32]	; (8004ec0 <MX_DCACHE1_Init+0x28>)
 8004ea0:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 8004ea2:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <MX_DCACHE1_Init+0x24>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 8004ea8:	4804      	ldr	r0, [pc, #16]	; (8004ebc <MX_DCACHE1_Init+0x24>)
 8004eaa:	f001 fef3 	bl	8006c94 <HAL_DCACHE_Init>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <MX_DCACHE1_Init+0x20>
  {
    Error_Handler();
 8004eb4:	f001 f812 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */

}
 8004eb8:	bf00      	nop
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20001e48 	.word	0x20001e48
 8004ec0:	40031400 	.word	0x40031400

08004ec4 <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8004ec8:	4b16      	ldr	r3, [pc, #88]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004eca:	4a17      	ldr	r2, [pc, #92]	; (8004f28 <MX_DCMI_Init+0x64>)
 8004ecc:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8004ece:	4b15      	ldr	r3, [pc, #84]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8004ed4:	4b13      	ldr	r3, [pc, #76]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8004eda:	4b12      	ldr	r3, [pc, #72]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004edc:	2280      	movs	r2, #128	; 0x80
 8004ede:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8004ee0:	4b10      	ldr	r3, [pc, #64]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004ee2:	2240      	movs	r2, #64	; 0x40
 8004ee4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8004ee6:	4b0f      	ldr	r3, [pc, #60]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8004eec:	4b0d      	ldr	r3, [pc, #52]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8004ef2:	4b0c      	ldr	r3, [pc, #48]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8004ef8:	4b0a      	ldr	r3, [pc, #40]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8004efe:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8004f04:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8004f0a:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8004f10:	4804      	ldr	r0, [pc, #16]	; (8004f24 <MX_DCMI_Init+0x60>)
 8004f12:	f001 ff75 	bl	8006e00 <HAL_DCMI_Init>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8004f1c:	f000 ffde 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8004f20:	bf00      	nop
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20001e74 	.word	0x20001e74
 8004f28:	4202c000 	.word	0x4202c000

08004f2c <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08e      	sub	sp, #56	; 0x38
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]
 8004f3c:	605a      	str	r2, [r3, #4]
 8004f3e:	609a      	str	r2, [r3, #8]
 8004f40:	60da      	str	r2, [r3, #12]
 8004f42:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a6d      	ldr	r2, [pc, #436]	; (8005100 <HAL_DCMI_MspInit+0x1d4>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	f040 80d3 	bne.w	80050f6 <HAL_DCMI_MspInit+0x1ca>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8004f50:	4b6c      	ldr	r3, [pc, #432]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f56:	4a6b      	ldr	r2, [pc, #428]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f5c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f60:	4b68      	ldr	r3, [pc, #416]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f6a:	623b      	str	r3, [r7, #32]
 8004f6c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004f6e:	4b65      	ldr	r3, [pc, #404]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f74:	4a63      	ldr	r2, [pc, #396]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f7a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f7e:	4b61      	ldr	r3, [pc, #388]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f8c:	4b5d      	ldr	r3, [pc, #372]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f92:	4a5c      	ldr	r2, [pc, #368]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f94:	f043 0310 	orr.w	r3, r3, #16
 8004f98:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f9c:	4b59      	ldr	r3, [pc, #356]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fa2:	f003 0310 	and.w	r3, r3, #16
 8004fa6:	61bb      	str	r3, [r7, #24]
 8004fa8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004faa:	4b56      	ldr	r3, [pc, #344]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fb0:	4a54      	ldr	r2, [pc, #336]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fb6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fba:	4b52      	ldr	r3, [pc, #328]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fc8:	4b4e      	ldr	r3, [pc, #312]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fce:	4a4d      	ldr	r2, [pc, #308]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fd0:	f043 0302 	orr.w	r3, r3, #2
 8004fd4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fd8:	4b4a      	ldr	r3, [pc, #296]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fe6:	4b47      	ldr	r3, [pc, #284]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fec:	4a45      	ldr	r2, [pc, #276]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004fee:	f043 0304 	orr.w	r3, r3, #4
 8004ff2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004ff6:	4b43      	ldr	r3, [pc, #268]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8004ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ffc:	f003 0304 	and.w	r3, r3, #4
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005004:	4b3f      	ldr	r3, [pc, #252]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8005006:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800500a:	4a3e      	ldr	r2, [pc, #248]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005014:	4b3b      	ldr	r3, [pc, #236]	; (8005104 <HAL_DCMI_MspInit+0x1d8>)
 8005016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	60bb      	str	r3, [r7, #8]
 8005020:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> DCMI_D2
    PC7     ------> DCMI_D1
    PC6     ------> DCMI_D0
    PA6     ------> DCMI_PIXCLK
    */
    GPIO_InitStruct.Pin = CAM_D6_Pin|CAM_D5_Pin|CAM_D7_Pin;
 8005022:	23d0      	movs	r3, #208	; 0xd0
 8005024:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005026:	2302      	movs	r3, #2
 8005028:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502a:	2300      	movs	r3, #0
 800502c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800502e:	2303      	movs	r3, #3
 8005030:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005032:	230a      	movs	r3, #10
 8005034:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005036:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800503a:	4619      	mov	r1, r3
 800503c:	4832      	ldr	r0, [pc, #200]	; (8005108 <HAL_DCMI_MspInit+0x1dc>)
 800503e:	f003 fc63 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_D3_Pin;
 8005042:	2302      	movs	r3, #2
 8005044:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005046:	2302      	movs	r3, #2
 8005048:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800504a:	2300      	movs	r3, #0
 800504c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800504e:	2303      	movs	r3, #3
 8005050:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005052:	230a      	movs	r3, #10
 8005054:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(CAM_D3_GPIO_Port, &GPIO_InitStruct);
 8005056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800505a:	4619      	mov	r1, r3
 800505c:	482b      	ldr	r0, [pc, #172]	; (800510c <HAL_DCMI_MspInit+0x1e0>)
 800505e:	f003 fc53 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_D4_Pin|CAM_HSYNC_Pin;
 8005062:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8005066:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005068:	2302      	movs	r3, #2
 800506a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800506c:	2300      	movs	r3, #0
 800506e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005070:	2303      	movs	r3, #3
 8005072:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005074:	230a      	movs	r3, #10
 8005076:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800507c:	4619      	mov	r1, r3
 800507e:	4824      	ldr	r0, [pc, #144]	; (8005110 <HAL_DCMI_MspInit+0x1e4>)
 8005080:	f003 fc42 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_VSYNC_Pin;
 8005084:	2380      	movs	r3, #128	; 0x80
 8005086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005088:	2302      	movs	r3, #2
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508c:	2300      	movs	r3, #0
 800508e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005090:	2303      	movs	r3, #3
 8005092:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005094:	230a      	movs	r3, #10
 8005096:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(CAM_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8005098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800509c:	4619      	mov	r1, r3
 800509e:	481d      	ldr	r0, [pc, #116]	; (8005114 <HAL_DCMI_MspInit+0x1e8>)
 80050a0:	f003 fc32 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_D2_Pin|CAM_D1_Pin|CAM_D0_Pin;
 80050a4:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050aa:	2302      	movs	r3, #2
 80050ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ae:	2300      	movs	r3, #0
 80050b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050b2:	2303      	movs	r3, #3
 80050b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80050b6:	230a      	movs	r3, #10
 80050b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050be:	4619      	mov	r1, r3
 80050c0:	4815      	ldr	r0, [pc, #84]	; (8005118 <HAL_DCMI_MspInit+0x1ec>)
 80050c2:	f003 fc21 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_PIXCLK_Pin;
 80050c6:	2340      	movs	r3, #64	; 0x40
 80050c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050ca:	2302      	movs	r3, #2
 80050cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ce:	2300      	movs	r3, #0
 80050d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050d2:	2303      	movs	r3, #3
 80050d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_DCMI;
 80050d6:	2304      	movs	r3, #4
 80050d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(CAM_PIXCLK_GPIO_Port, &GPIO_InitStruct);
 80050da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050de:	4619      	mov	r1, r3
 80050e0:	480e      	ldr	r0, [pc, #56]	; (800511c <HAL_DCMI_MspInit+0x1f0>)
 80050e2:	f003 fc11 	bl	8008908 <HAL_GPIO_Init>

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_PSSI_IRQn, 15, 0);
 80050e6:	2200      	movs	r2, #0
 80050e8:	210f      	movs	r1, #15
 80050ea:	2077      	movs	r0, #119	; 0x77
 80050ec:	f001 fdaa 	bl	8006c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_PSSI_IRQn);
 80050f0:	2077      	movs	r0, #119	; 0x77
 80050f2:	f001 fdc1 	bl	8006c78 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80050f6:	bf00      	nop
 80050f8:	3738      	adds	r7, #56	; 0x38
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	4202c000 	.word	0x4202c000
 8005104:	46020c00 	.word	0x46020c00
 8005108:	42022000 	.word	0x42022000
 800510c:	42021000 	.word	0x42021000
 8005110:	42021c00 	.word	0x42021c00
 8005114:	42020400 	.word	0x42020400
 8005118:	42020800 	.word	0x42020800
 800511c:	42020000 	.word	0x42020000

08005120 <MX_GPDMA1_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel12;
DMA_HandleTypeDef handle_GPDMA1_Channel12;

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8005126:	4b26      	ldr	r3, [pc, #152]	; (80051c0 <MX_GPDMA1_Init+0xa0>)
 8005128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800512c:	4a24      	ldr	r2, [pc, #144]	; (80051c0 <MX_GPDMA1_Init+0xa0>)
 800512e:	f043 0301 	orr.w	r3, r3, #1
 8005132:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8005136:	4b22      	ldr	r3, [pc, #136]	; (80051c0 <MX_GPDMA1_Init+0xa0>)
 8005138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	607b      	str	r3, [r7, #4]
 8005142:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel12_IRQn, 15, 0);
 8005144:	2200      	movs	r2, #0
 8005146:	210f      	movs	r1, #15
 8005148:	2054      	movs	r0, #84	; 0x54
 800514a:	f001 fd7b 	bl	8006c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel12_IRQn);
 800514e:	2054      	movs	r0, #84	; 0x54
 8005150:	f001 fd92 	bl	8006c78 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN GPDMA1_Init 1 */

  /* USER CODE END GPDMA1_Init 1 */
  handle_GPDMA1_Channel12.Instance = GPDMA1_Channel12;
 8005154:	4b1b      	ldr	r3, [pc, #108]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 8005156:	4a1c      	ldr	r2, [pc, #112]	; (80051c8 <MX_GPDMA1_Init+0xa8>)
 8005158:	601a      	str	r2, [r3, #0]
  handle_GPDMA1_Channel12.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800515a:	4b1a      	ldr	r3, [pc, #104]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 800515c:	2200      	movs	r2, #0
 800515e:	639a      	str	r2, [r3, #56]	; 0x38
  handle_GPDMA1_Channel12.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8005160:	4b18      	ldr	r3, [pc, #96]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 8005162:	2200      	movs	r2, #0
 8005164:	63da      	str	r2, [r3, #60]	; 0x3c
  handle_GPDMA1_Channel12.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 8005166:	4b17      	ldr	r3, [pc, #92]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 8005168:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800516c:	641a      	str	r2, [r3, #64]	; 0x40
  handle_GPDMA1_Channel12.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 800516e:	4b15      	ldr	r3, [pc, #84]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 8005170:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8005174:	645a      	str	r2, [r3, #68]	; 0x44
  handle_GPDMA1_Channel12.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8005176:	4b13      	ldr	r3, [pc, #76]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 8005178:	2281      	movs	r2, #129	; 0x81
 800517a:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel12) != HAL_OK)
 800517c:	4811      	ldr	r0, [pc, #68]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 800517e:	f002 fc89 	bl	8007a94 <HAL_DMAEx_List_Init>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <MX_GPDMA1_Init+0x6c>
  {
    Error_Handler();
 8005188:	f000 fea8 	bl	8005edc <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel12, DMA_CHANNEL_PRIV) != HAL_OK)
 800518c:	2111      	movs	r1, #17
 800518e:	480d      	ldr	r0, [pc, #52]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 8005190:	f002 fc1e 	bl	80079d0 <HAL_DMA_ConfigChannelAttributes>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <MX_GPDMA1_Init+0x7e>
  {
    Error_Handler();
 800519a:	f000 fe9f 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN GPDMA1_Init 2 */
  MX_ProjectDMAQueue_Config();
 800519e:	f000 fd49 	bl	8005c34 <MX_ProjectDMAQueue_Config>
  HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel12, &ProjectDMAQueue);
 80051a2:	490a      	ldr	r1, [pc, #40]	; (80051cc <MX_GPDMA1_Init+0xac>)
 80051a4:	4807      	ldr	r0, [pc, #28]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 80051a6:	f002 ff33 	bl	8008010 <HAL_DMAEx_List_LinkQ>
  //HAL_DMAEx_List_Start(&handle_GPDMA1_Channel12);
  __HAL_LINKDMA(&hdcmi, DMA_Handle, handle_GPDMA1_Channel12);
 80051aa:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <MX_GPDMA1_Init+0xb0>)
 80051ac:	4a05      	ldr	r2, [pc, #20]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 80051ae:	649a      	str	r2, [r3, #72]	; 0x48
 80051b0:	4b04      	ldr	r3, [pc, #16]	; (80051c4 <MX_GPDMA1_Init+0xa4>)
 80051b2:	4a07      	ldr	r2, [pc, #28]	; (80051d0 <MX_GPDMA1_Init+0xb0>)
 80051b4:	65da      	str	r2, [r3, #92]	; 0x5c
  /* USER CODE END GPDMA1_Init 2 */

}
 80051b6:	bf00      	nop
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	46020c00 	.word	0x46020c00
 80051c4:	20001ec4 	.word	0x20001ec4
 80051c8:	40020650 	.word	0x40020650
 80051cc:	20001ff8 	.word	0x20001ff8
 80051d0:	20001e74 	.word	0x20001e74

080051d4 <MX_GPIO_Init>:
     PB12   ------> SPI2_NSS
     PB15   ------> UCPD1_CC2
     PB1   ------> MDF1_SDI0
*/
void MX_GPIO_Init(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b08e      	sub	sp, #56	; 0x38
 80051d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]
 80051e2:	605a      	str	r2, [r3, #4]
 80051e4:	609a      	str	r2, [r3, #8]
 80051e6:	60da      	str	r2, [r3, #12]
 80051e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80051ea:	4bbf      	ldr	r3, [pc, #764]	; (80054e8 <MX_GPIO_Init+0x314>)
 80051ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f0:	4abd      	ldr	r2, [pc, #756]	; (80054e8 <MX_GPIO_Init+0x314>)
 80051f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051f6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80051fa:	4bbb      	ldr	r3, [pc, #748]	; (80054e8 <MX_GPIO_Init+0x314>)
 80051fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005204:	623b      	str	r3, [r7, #32]
 8005206:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005208:	4bb7      	ldr	r3, [pc, #732]	; (80054e8 <MX_GPIO_Init+0x314>)
 800520a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800520e:	4ab6      	ldr	r2, [pc, #728]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005214:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005218:	4bb3      	ldr	r3, [pc, #716]	; (80054e8 <MX_GPIO_Init+0x314>)
 800521a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800521e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005222:	61fb      	str	r3, [r7, #28]
 8005224:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005226:	4bb0      	ldr	r3, [pc, #704]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005228:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800522c:	4aae      	ldr	r2, [pc, #696]	; (80054e8 <MX_GPIO_Init+0x314>)
 800522e:	f043 0304 	orr.w	r3, r3, #4
 8005232:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005236:	4bac      	ldr	r3, [pc, #688]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005238:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800523c:	f003 0304 	and.w	r3, r3, #4
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005244:	4ba8      	ldr	r3, [pc, #672]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800524a:	4aa7      	ldr	r2, [pc, #668]	; (80054e8 <MX_GPIO_Init+0x314>)
 800524c:	f043 0301 	orr.w	r3, r3, #1
 8005250:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005254:	4ba4      	ldr	r3, [pc, #656]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005256:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	617b      	str	r3, [r7, #20]
 8005260:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005262:	4ba1      	ldr	r3, [pc, #644]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005268:	4a9f      	ldr	r2, [pc, #636]	; (80054e8 <MX_GPIO_Init+0x314>)
 800526a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800526e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005272:	4b9d      	ldr	r3, [pc, #628]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005274:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800527c:	613b      	str	r3, [r7, #16]
 800527e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005280:	4b99      	ldr	r3, [pc, #612]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005282:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005286:	4a98      	ldr	r2, [pc, #608]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005288:	f043 0310 	orr.w	r3, r3, #16
 800528c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005290:	4b95      	ldr	r3, [pc, #596]	; (80054e8 <MX_GPIO_Init+0x314>)
 8005292:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005296:	f003 0310 	and.w	r3, r3, #16
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800529e:	4b92      	ldr	r3, [pc, #584]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052a4:	4a90      	ldr	r2, [pc, #576]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052a6:	f043 0302 	orr.w	r3, r3, #2
 80052aa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80052ae:	4b8e      	ldr	r3, [pc, #568]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	60bb      	str	r3, [r7, #8]
 80052ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80052bc:	4b8a      	ldr	r3, [pc, #552]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052c2:	4a89      	ldr	r2, [pc, #548]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052c4:	f043 0308 	orr.w	r3, r3, #8
 80052c8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80052cc:	4b86      	ldr	r3, [pc, #536]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	607b      	str	r3, [r7, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80052da:	4b83      	ldr	r3, [pc, #524]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052e0:	4a81      	ldr	r2, [pc, #516]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052e2:	f043 0320 	orr.w	r3, r3, #32
 80052e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80052ea:	4b7f      	ldr	r3, [pc, #508]	; (80054e8 <MX_GPIO_Init+0x314>)
 80052ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	603b      	str	r3, [r7, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80052f8:	2200      	movs	r2, #0
 80052fa:	2120      	movs	r1, #32
 80052fc:	487b      	ldr	r0, [pc, #492]	; (80054ec <MX_GPIO_Init+0x318>)
 80052fe:	f003 fdd1 	bl	8008ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_XSDN_GPIO_Port, CAM_XSDN_Pin, GPIO_PIN_RESET);
 8005302:	2200      	movs	r2, #0
 8005304:	2108      	movs	r1, #8
 8005306:	487a      	ldr	r0, [pc, #488]	; (80054f0 <MX_GPIO_Init+0x31c>)
 8005308:	f003 fdcc 	bl	8008ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_RSTI_GPIO_Port, CAM_RSTI_Pin, GPIO_PIN_SET);
 800530c:	2201      	movs	r2, #1
 800530e:	2104      	movs	r1, #4
 8005310:	4877      	ldr	r0, [pc, #476]	; (80054f0 <MX_GPIO_Init+0x31c>)
 8005312:	f003 fdc7 	bl	8008ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8005316:	2200      	movs	r2, #0
 8005318:	21c2      	movs	r1, #194	; 0xc2
 800531a:	4876      	ldr	r0, [pc, #472]	; (80054f4 <MX_GPIO_Init+0x320>)
 800531c:	f003 fdc2 	bl	8008ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8005320:	2200      	movs	r2, #0
 8005322:	2140      	movs	r1, #64	; 0x40
 8005324:	4874      	ldr	r0, [pc, #464]	; (80054f8 <MX_GPIO_Init+0x324>)
 8005326:	f003 fdbd 	bl	8008ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 800532a:	2200      	movs	r2, #0
 800532c:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8005330:	4872      	ldr	r0, [pc, #456]	; (80054fc <MX_GPIO_Init+0x328>)
 8005332:	f003 fdb7 	bl	8008ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8005336:	f248 0324 	movw	r3, #32804	; 0x8024
 800533a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800533c:	2300      	movs	r3, #0
 800533e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005340:	2300      	movs	r3, #0
 8005342:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005348:	4619      	mov	r1, r3
 800534a:	486b      	ldr	r0, [pc, #428]	; (80054f8 <MX_GPIO_Init+0x324>)
 800534c:	f003 fadc 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8005350:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005356:	2302      	movs	r3, #2
 8005358:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800535a:	2300      	movs	r3, #0
 800535c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800535e:	2300      	movs	r3, #0
 8005360:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005362:	2308      	movs	r3, #8
 8005364:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800536a:	4619      	mov	r1, r3
 800536c:	4864      	ldr	r0, [pc, #400]	; (8005500 <MX_GPIO_Init+0x32c>)
 800536e:	f003 facb 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 8005372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005376:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005378:	2303      	movs	r3, #3
 800537a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800537c:	2300      	movs	r3, #0
 800537e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 8005380:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005384:	4619      	mov	r1, r3
 8005386:	485f      	ldr	r0, [pc, #380]	; (8005504 <MX_GPIO_Init+0x330>)
 8005388:	f003 fabe 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_PLUG_Pin;
 800538c:	2302      	movs	r3, #2
 800538e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005390:	2300      	movs	r3, #0
 8005392:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005394:	2301      	movs	r3, #1
 8005396:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CAM_PLUG_GPIO_Port, &GPIO_InitStruct);
 8005398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800539c:	4619      	mov	r1, r3
 800539e:	4854      	ldr	r0, [pc, #336]	; (80054f0 <MX_GPIO_Init+0x31c>)
 80053a0:	f003 fab2 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 80053a4:	2320      	movs	r3, #32
 80053a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053a8:	2302      	movs	r3, #2
 80053aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ac:	2300      	movs	r3, #0
 80053ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053b0:	2303      	movs	r3, #3
 80053b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80053b4:	2305      	movs	r3, #5
 80053b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 80053b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053bc:	4619      	mov	r1, r3
 80053be:	484c      	ldr	r0, [pc, #304]	; (80054f0 <MX_GPIO_Init+0x31c>)
 80053c0:	f003 faa2 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 80053c4:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80053c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ca:	2302      	movs	r3, #2
 80053cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ce:	2300      	movs	r3, #0
 80053d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d2:	2303      	movs	r3, #3
 80053d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80053d6:	2305      	movs	r3, #5
 80053d8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80053da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053de:	4619      	mov	r1, r3
 80053e0:	4844      	ldr	r0, [pc, #272]	; (80054f4 <MX_GPIO_Init+0x320>)
 80053e2:	f003 fa91 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 80053e6:	2308      	movs	r3, #8
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053ea:	2300      	movs	r3, #0
 80053ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ee:	2300      	movs	r3, #0
 80053f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 80053f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053f6:	4619      	mov	r1, r3
 80053f8:	483e      	ldr	r0, [pc, #248]	; (80054f4 <MX_GPIO_Init+0x320>)
 80053fa:	f003 fa85 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 80053fe:	2320      	movs	r3, #32
 8005400:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005402:	2301      	movs	r3, #1
 8005404:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005406:	2300      	movs	r3, #0
 8005408:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800540a:	2300      	movs	r3, #0
 800540c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 800540e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005412:	4619      	mov	r1, r3
 8005414:	4835      	ldr	r0, [pc, #212]	; (80054ec <MX_GPIO_Init+0x318>)
 8005416:	f003 fa77 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 800541a:	231a      	movs	r3, #26
 800541c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800541e:	2302      	movs	r3, #2
 8005420:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005422:	2300      	movs	r3, #0
 8005424:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005426:	2300      	movs	r3, #0
 8005428:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800542a:	2305      	movs	r3, #5
 800542c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800542e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005432:	4619      	mov	r1, r3
 8005434:	4834      	ldr	r0, [pc, #208]	; (8005508 <MX_GPIO_Init+0x334>)
 8005436:	f003 fa67 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_XSDN_Pin;
 800543a:	2308      	movs	r3, #8
 800543c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800543e:	2301      	movs	r3, #1
 8005440:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005442:	2302      	movs	r3, #2
 8005444:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005446:	2300      	movs	r3, #0
 8005448:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CAM_XSDN_GPIO_Port, &GPIO_InitStruct);
 800544a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800544e:	4619      	mov	r1, r3
 8005450:	4827      	ldr	r0, [pc, #156]	; (80054f0 <MX_GPIO_Init+0x31c>)
 8005452:	f003 fa59 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_RSTI_Pin;
 8005456:	2304      	movs	r3, #4
 8005458:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800545a:	2301      	movs	r3, #1
 800545c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800545e:	2301      	movs	r3, #1
 8005460:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005462:	2300      	movs	r3, #0
 8005464:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CAM_RSTI_GPIO_Port, &GPIO_InitStruct);
 8005466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800546a:	4619      	mov	r1, r3
 800546c:	4820      	ldr	r0, [pc, #128]	; (80054f0 <MX_GPIO_Init+0x31c>)
 800546e:	f003 fa4b 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8005472:	f241 031f 	movw	r3, #4127	; 0x101f
 8005476:	627b      	str	r3, [r7, #36]	; 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005478:	2302      	movs	r3, #2
 800547a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800547c:	2300      	movs	r3, #0
 800547e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005480:	2303      	movs	r3, #3
 8005482:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8005484:	2305      	movs	r3, #5
 8005486:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005488:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800548c:	4619      	mov	r1, r3
 800548e:	481b      	ldr	r0, [pc, #108]	; (80054fc <MX_GPIO_Init+0x328>)
 8005490:	f003 fa3a 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8005494:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005498:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800549a:	2300      	movs	r3, #0
 800549c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 80054a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054a6:	4619      	mov	r1, r3
 80054a8:	4815      	ldr	r0, [pc, #84]	; (8005500 <MX_GPIO_Init+0x32c>)
 80054aa:	f003 fa2d 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 80054ae:	23c2      	movs	r3, #194	; 0xc2
 80054b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054b2:	2301      	movs	r3, #1
 80054b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ba:	2300      	movs	r3, #0
 80054bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80054be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054c2:	4619      	mov	r1, r3
 80054c4:	480b      	ldr	r0, [pc, #44]	; (80054f4 <MX_GPIO_Init+0x320>)
 80054c6:	f003 fa1f 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 80054ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80054ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054d0:	2302      	movs	r3, #2
 80054d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d4:	2300      	movs	r3, #0
 80054d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054d8:	2300      	movs	r3, #0
 80054da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80054dc:	230a      	movs	r3, #10
 80054de:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054e4:	4619      	mov	r1, r3
 80054e6:	e011      	b.n	800550c <MX_GPIO_Init+0x338>
 80054e8:	46020c00 	.word	0x46020c00
 80054ec:	42020400 	.word	0x42020400
 80054f0:	42022000 	.word	0x42022000
 80054f4:	42021c00 	.word	0x42021c00
 80054f8:	42021800 	.word	0x42021800
 80054fc:	42021400 	.word	0x42021400
 8005500:	42020800 	.word	0x42020800
 8005504:	42020000 	.word	0x42020000
 8005508:	42020c00 	.word	0x42020c00
 800550c:	484d      	ldr	r0, [pc, #308]	; (8005644 <MX_GPIO_Init+0x470>)
 800550e:	f003 f9fb 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8005512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005516:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005518:	2302      	movs	r3, #2
 800551a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800551c:	2300      	movs	r3, #0
 800551e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005520:	2300      	movs	r3, #0
 8005522:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8005524:	2306      	movs	r3, #6
 8005526:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 8005528:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800552c:	4619      	mov	r1, r3
 800552e:	4846      	ldr	r0, [pc, #280]	; (8005648 <MX_GPIO_Init+0x474>)
 8005530:	f003 f9ea 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8005534:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005538:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800553a:	2302      	movs	r3, #2
 800553c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800553e:	2300      	movs	r3, #0
 8005540:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005542:	2300      	movs	r3, #0
 8005544:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8005546:	2303      	movs	r3, #3
 8005548:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800554a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800554e:	4619      	mov	r1, r3
 8005550:	483e      	ldr	r0, [pc, #248]	; (800564c <MX_GPIO_Init+0x478>)
 8005552:	f003 f9d9 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8005556:	2340      	movs	r3, #64	; 0x40
 8005558:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800555a:	2301      	movs	r3, #1
 800555c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800555e:	2300      	movs	r3, #0
 8005560:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005562:	2300      	movs	r3, #0
 8005564:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 8005566:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800556a:	4619      	mov	r1, r3
 800556c:	4838      	ldr	r0, [pc, #224]	; (8005650 <MX_GPIO_Init+0x47c>)
 800556e:	f003 f9cb 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 8005572:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8005576:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005578:	2300      	movs	r3, #0
 800557a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800557c:	2300      	movs	r3, #0
 800557e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005580:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005584:	4619      	mov	r1, r3
 8005586:	4833      	ldr	r0, [pc, #204]	; (8005654 <MX_GPIO_Init+0x480>)
 8005588:	f003 f9be 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 800558c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8005590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005592:	2300      	movs	r3, #0
 8005594:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005596:	2300      	movs	r3, #0
 8005598:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800559a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800559e:	4619      	mov	r1, r3
 80055a0:	482a      	ldr	r0, [pc, #168]	; (800564c <MX_GPIO_Init+0x478>)
 80055a2:	f003 f9b1 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 80055a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80055aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055ac:	2300      	movs	r3, #0
 80055ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055b0:	2300      	movs	r3, #0
 80055b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80055b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055b8:	4619      	mov	r1, r3
 80055ba:	4823      	ldr	r0, [pc, #140]	; (8005648 <MX_GPIO_Init+0x474>)
 80055bc:	f003 f9a4 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 80055c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c6:	2302      	movs	r3, #2
 80055c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ca:	2300      	movs	r3, #0
 80055cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055ce:	2300      	movs	r3, #0
 80055d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80055d2:	2305      	movs	r3, #5
 80055d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 80055d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055da:	4619      	mov	r1, r3
 80055dc:	481e      	ldr	r0, [pc, #120]	; (8005658 <MX_GPIO_Init+0x484>)
 80055de:	f003 f993 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 80055e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055e8:	2303      	movs	r3, #3
 80055ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ec:	2300      	movs	r3, #0
 80055ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 80055f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055f4:	4619      	mov	r1, r3
 80055f6:	4818      	ldr	r0, [pc, #96]	; (8005658 <MX_GPIO_Init+0x484>)
 80055f8:	f003 f986 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 80055fc:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8005600:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005602:	2301      	movs	r3, #1
 8005604:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005606:	2300      	movs	r3, #0
 8005608:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800560a:	2300      	movs	r3, #0
 800560c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800560e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005612:	4619      	mov	r1, r3
 8005614:	480c      	ldr	r0, [pc, #48]	; (8005648 <MX_GPIO_Init+0x474>)
 8005616:	f003 f977 	bl	8008908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 800561a:	2302      	movs	r3, #2
 800561c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800561e:	2302      	movs	r3, #2
 8005620:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005622:	2300      	movs	r3, #0
 8005624:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005626:	2300      	movs	r3, #0
 8005628:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 800562a:	2306      	movs	r3, #6
 800562c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 800562e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005632:	4619      	mov	r1, r3
 8005634:	4808      	ldr	r0, [pc, #32]	; (8005658 <MX_GPIO_Init+0x484>)
 8005636:	f003 f967 	bl	8008908 <HAL_GPIO_Init>

}
 800563a:	bf00      	nop
 800563c:	3738      	adds	r7, #56	; 0x38
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	42020000 	.word	0x42020000
 8005648:	42021400 	.word	0x42021400
 800564c:	42021000 	.word	0x42021000
 8005650:	42021800 	.word	0x42021800
 8005654:	42020c00 	.word	0x42020c00
 8005658:	42020400 	.word	0x42020400

0800565c <Ram_GPIO_Init>:
     InitStruct.Alternate = GPIO_AF4_DCMI;
     HAL_GPIO_Init(CAM_PIXCLK_GPIO_Port, &InitStruct);

}

void Ram_GPIO_Init(void){
 800565c:	b580      	push	{r7, lr}
 800565e:	b08c      	sub	sp, #48	; 0x30
 8005660:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef InitStruct = {0};
 8005662:	f107 031c 	add.w	r3, r7, #28
 8005666:	2200      	movs	r2, #0
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	605a      	str	r2, [r3, #4]
 800566c:	609a      	str	r2, [r3, #8]
 800566e:	60da      	str	r2, [r3, #12]
 8005670:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005672:	4b6f      	ldr	r3, [pc, #444]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005678:	4a6d      	ldr	r2, [pc, #436]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 800567a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800567e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005682:	4b6b      	ldr	r3, [pc, #428]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005684:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568c:	61bb      	str	r3, [r7, #24]
 800568e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005690:	4b67      	ldr	r3, [pc, #412]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005692:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005696:	4a66      	ldr	r2, [pc, #408]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005698:	f043 0310 	orr.w	r3, r3, #16
 800569c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80056a0:	4b63      	ldr	r3, [pc, #396]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056a6:	f003 0310 	and.w	r3, r3, #16
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80056ae:	4b60      	ldr	r3, [pc, #384]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056b4:	4a5e      	ldr	r2, [pc, #376]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056b6:	f043 0308 	orr.w	r3, r3, #8
 80056ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80056be:	4b5c      	ldr	r3, [pc, #368]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056c4:	f003 0308 	and.w	r3, r3, #8
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80056cc:	4b58      	ldr	r3, [pc, #352]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056d2:	4a57      	ldr	r2, [pc, #348]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056d4:	f043 0320 	orr.w	r3, r3, #32
 80056d8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80056dc:	4b54      	ldr	r3, [pc, #336]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056e2:	f003 0320 	and.w	r3, r3, #32
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80056ea:	4b51      	ldr	r3, [pc, #324]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056f0:	4a4f      	ldr	r2, [pc, #316]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80056fa:	4b4d      	ldr	r3, [pc, #308]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 80056fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005704:	60bb      	str	r3, [r7, #8]
 8005706:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005708:	4b49      	ldr	r3, [pc, #292]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 800570a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800570e:	4a48      	ldr	r2, [pc, #288]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005710:	f043 0304 	orr.w	r3, r3, #4
 8005714:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005718:	4b45      	ldr	r3, [pc, #276]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 800571a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800571e:	f003 0304 	and.w	r3, r3, #4
 8005722:	607b      	str	r3, [r7, #4]
 8005724:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005726:	4b42      	ldr	r3, [pc, #264]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005728:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800572c:	4a40      	ldr	r2, [pc, #256]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 800572e:	f043 0302 	orr.w	r3, r3, #2
 8005732:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005736:	4b3e      	ldr	r3, [pc, #248]	; (8005830 <Ram_GPIO_Init+0x1d4>)
 8005738:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800573c:	f003 0302 	and.w	r3, r3, #2
 8005740:	603b      	str	r3, [r7, #0]
 8005742:	683b      	ldr	r3, [r7, #0]

    InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8005744:	2301      	movs	r3, #1
 8005746:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 8005748:	2302      	movs	r3, #2
 800574a:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 800574c:	2300      	movs	r3, #0
 800574e:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005750:	2303      	movs	r3, #3
 8005752:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8005754:	2303      	movs	r3, #3
 8005756:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &InitStruct);
 8005758:	f107 031c 	add.w	r3, r7, #28
 800575c:	4619      	mov	r1, r3
 800575e:	4835      	ldr	r0, [pc, #212]	; (8005834 <Ram_GPIO_Init+0x1d8>)
 8005760:	f003 f8d2 	bl	8008908 <HAL_GPIO_Init>

    InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8005764:	2308      	movs	r3, #8
 8005766:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 8005768:	2302      	movs	r3, #2
 800576a:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 800576c:	2300      	movs	r3, #0
 800576e:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005770:	2303      	movs	r3, #3
 8005772:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8005774:	2303      	movs	r3, #3
 8005776:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &InitStruct);
 8005778:	f107 031c 	add.w	r3, r7, #28
 800577c:	4619      	mov	r1, r3
 800577e:	482e      	ldr	r0, [pc, #184]	; (8005838 <Ram_GPIO_Init+0x1dc>)
 8005780:	f003 f8c2 	bl	8008908 <HAL_GPIO_Init>

    InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8005784:	2380      	movs	r3, #128	; 0x80
 8005786:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 8005788:	2302      	movs	r3, #2
 800578a:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 800578c:	2300      	movs	r3, #0
 800578e:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005790:	2303      	movs	r3, #3
 8005792:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8005794:	230a      	movs	r3, #10
 8005796:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &InitStruct);
 8005798:	f107 031c 	add.w	r3, r7, #28
 800579c:	4619      	mov	r1, r3
 800579e:	4827      	ldr	r0, [pc, #156]	; (800583c <Ram_GPIO_Init+0x1e0>)
 80057a0:	f003 f8b2 	bl	8008908 <HAL_GPIO_Init>

    InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 80057a4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80057a8:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 80057aa:	2302      	movs	r3, #2
 80057ac:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 80057ae:	2300      	movs	r3, #0
 80057b0:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057b2:	2303      	movs	r3, #3
 80057b4:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80057b6:	230a      	movs	r3, #10
 80057b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &InitStruct);
 80057ba:	f107 031c 	add.w	r3, r7, #28
 80057be:	4619      	mov	r1, r3
 80057c0:	481f      	ldr	r0, [pc, #124]	; (8005840 <Ram_GPIO_Init+0x1e4>)
 80057c2:	f003 f8a1 	bl	8008908 <HAL_GPIO_Init>

    InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 80057c6:	2304      	movs	r3, #4
 80057c8:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 80057ca:	2302      	movs	r3, #2
 80057cc:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 80057ce:	2300      	movs	r3, #0
 80057d0:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057d2:	2303      	movs	r3, #3
 80057d4:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80057d6:	2303      	movs	r3, #3
 80057d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &InitStruct);
 80057da:	f107 031c 	add.w	r3, r7, #28
 80057de:	4619      	mov	r1, r3
 80057e0:	4818      	ldr	r0, [pc, #96]	; (8005844 <Ram_GPIO_Init+0x1e8>)
 80057e2:	f003 f891 	bl	8008908 <HAL_GPIO_Init>

    InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 80057e6:	2308      	movs	r3, #8
 80057e8:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 80057ea:	2302      	movs	r3, #2
 80057ec:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 80057ee:	2300      	movs	r3, #0
 80057f0:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057f2:	2303      	movs	r3, #3
 80057f4:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80057f6:	230a      	movs	r3, #10
 80057f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &InitStruct);
 80057fa:	f107 031c 	add.w	r3, r7, #28
 80057fe:	4619      	mov	r1, r3
 8005800:	4811      	ldr	r0, [pc, #68]	; (8005848 <Ram_GPIO_Init+0x1ec>)
 8005802:	f003 f881 	bl	8008908 <HAL_GPIO_Init>

    InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8005806:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800580a:	61fb      	str	r3, [r7, #28]
    InitStruct.Mode = GPIO_MODE_AF_PP;
 800580c:	2302      	movs	r3, #2
 800580e:	623b      	str	r3, [r7, #32]
    InitStruct.Pull = GPIO_NOPULL;
 8005810:	2300      	movs	r3, #0
 8005812:	627b      	str	r3, [r7, #36]	; 0x24
    InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005814:	2303      	movs	r3, #3
 8005816:	62bb      	str	r3, [r7, #40]	; 0x28
    InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8005818:	230a      	movs	r3, #10
 800581a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &InitStruct);
 800581c:	f107 031c 	add.w	r3, r7, #28
 8005820:	4619      	mov	r1, r3
 8005822:	480a      	ldr	r0, [pc, #40]	; (800584c <Ram_GPIO_Init+0x1f0>)
 8005824:	f003 f870 	bl	8008908 <HAL_GPIO_Init>
}
 8005828:	bf00      	nop
 800582a:	3730      	adds	r7, #48	; 0x30
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	46020c00 	.word	0x46020c00
 8005834:	42022000 	.word	0x42022000
 8005838:	42021000 	.word	0x42021000
 800583c:	42020c00 	.word	0x42020c00
 8005840:	42021400 	.word	0x42021400
 8005844:	42021c00 	.word	0x42021c00
 8005848:	42020800 	.word	0x42020800
 800584c:	42020400 	.word	0x42020400

08005850 <MotionSensor_GPIO_Init>:

void MotionSensor_GPIO_Init(void)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005856:	1d3b      	adds	r3, r7, #4
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]
 800585c:	605a      	str	r2, [r3, #4]
 800585e:	609a      	str	r2, [r3, #8]
 8005860:	60da      	str	r2, [r3, #12]
 8005862:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = Mems_ISM330DLC_INT1_Pin;
 8005864:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005868:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800586a:	2300      	movs	r3, #0
 800586c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800586e:	2300      	movs	r3, #0
 8005870:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005872:	2300      	movs	r3, #0
 8005874:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(Mems_ISM330DLC_INT1_GPIO_Port, &GPIO_InitStruct);
 800587a:	1d3b      	adds	r3, r7, #4
 800587c:	4619      	mov	r1, r3
 800587e:	4803      	ldr	r0, [pc, #12]	; (800588c <MotionSensor_GPIO_Init+0x3c>)
 8005880:	f003 f842 	bl	8008908 <HAL_GPIO_Init>
}
 8005884:	bf00      	nop
 8005886:	3718      	adds	r7, #24
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	42021000 	.word	0x42021000

08005890 <PressureSensor_GPIO_Init>:

void PressureSensor_GPIO_Init(void)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005896:	1d3b      	adds	r3, r7, #4
 8005898:	2200      	movs	r2, #0
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	605a      	str	r2, [r3, #4]
 800589e:	609a      	str	r2, [r3, #8]
 80058a0:	60da      	str	r2, [r3, #12]
 80058a2:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = Mems_INT_LPS22HH_Pin;
 80058a4:	2304      	movs	r3, #4
 80058a6:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058a8:	2300      	movs	r3, #0
 80058aa:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ac:	2300      	movs	r3, #0
 80058ae:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058b0:	2300      	movs	r3, #0
 80058b2:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(Mems_INT_LPS22HH_GPIO_Port, &GPIO_InitStruct);
 80058b8:	1d3b      	adds	r3, r7, #4
 80058ba:	4619      	mov	r1, r3
 80058bc:	4803      	ldr	r0, [pc, #12]	; (80058cc <PressureSensor_GPIO_Init+0x3c>)
 80058be:	f003 f823 	bl	8008908 <HAL_GPIO_Init>
}
 80058c2:	bf00      	nop
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	42021800 	.word	0x42021800

080058d0 <MagSensor_GPIO_Init>:

void MagSensor_GPIO_Init(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058d6:	1d3b      	adds	r3, r7, #4
 80058d8:	2200      	movs	r2, #0
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	605a      	str	r2, [r3, #4]
 80058de:	609a      	str	r2, [r3, #8]
 80058e0:	60da      	str	r2, [r3, #12]
 80058e2:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = Mems_INT_IIS2MDC_Pin;
 80058e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058e8:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058ea:	2300      	movs	r3, #0
 80058ec:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ee:	2300      	movs	r3, #0
 80058f0:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058f2:	2300      	movs	r3, #0
 80058f4:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058f6:	2300      	movs	r3, #0
 80058f8:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(Mems_INT_IIS2MDC_GPIO_Port, &GPIO_InitStruct);
 80058fa:	1d3b      	adds	r3, r7, #4
 80058fc:	4619      	mov	r1, r3
 80058fe:	4803      	ldr	r0, [pc, #12]	; (800590c <MagSensor_GPIO_Init+0x3c>)
 8005900:	f003 f802 	bl	8008908 <HAL_GPIO_Init>
}
 8005904:	bf00      	nop
 8005906:	3718      	adds	r7, #24
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	42020c00 	.word	0x42020c00

08005910 <HAL_I2C_MspInit>:
  /* USER CODE END I2C2_Init 2 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b0be      	sub	sp, #248	; 0xf8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005918:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	605a      	str	r2, [r3, #4]
 8005922:	609a      	str	r2, [r3, #8]
 8005924:	60da      	str	r2, [r3, #12]
 8005926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005928:	f107 0318 	add.w	r3, r7, #24
 800592c:	22c8      	movs	r2, #200	; 0xc8
 800592e:	2100      	movs	r1, #0
 8005930:	4618      	mov	r0, r3
 8005932:	f00e fbad 	bl	8014090 <memset>
  if(i2cHandle->Instance==I2C1)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a53      	ldr	r2, [pc, #332]	; (8005a88 <HAL_I2C_MspInit+0x178>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d153      	bne.n	80059e8 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005940:	f04f 0240 	mov.w	r2, #64	; 0x40
 8005944:	f04f 0300 	mov.w	r3, #0
 8005948:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800594c:	2300      	movs	r3, #0
 800594e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005952:	f107 0318 	add.w	r3, r7, #24
 8005956:	4618      	mov	r0, r3
 8005958:	f006 ff4e 	bl	800c7f8 <HAL_RCCEx_PeriphCLKConfig>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8005962:	f000 fabb 	bl	8005edc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005966:	4b49      	ldr	r3, [pc, #292]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005968:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800596c:	4a47      	ldr	r2, [pc, #284]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 800596e:	f043 0302 	orr.w	r3, r3, #2
 8005972:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005976:	4b45      	ldr	r3, [pc, #276]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005978:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8005984:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005988:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800598c:	2312      	movs	r3, #18
 800598e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005992:	2300      	movs	r3, #0
 8005994:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005998:	2300      	movs	r3, #0
 800599a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800599e:	2304      	movs	r3, #4
 80059a0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059a4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80059a8:	4619      	mov	r1, r3
 80059aa:	4839      	ldr	r0, [pc, #228]	; (8005a90 <HAL_I2C_MspInit+0x180>)
 80059ac:	f002 ffac 	bl	8008908 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80059b0:	4b36      	ldr	r3, [pc, #216]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059b6:	4a35      	ldr	r2, [pc, #212]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059bc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80059c0:	4b32      	ldr	r3, [pc, #200]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059ca:	613b      	str	r3, [r7, #16]
 80059cc:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C1_MspInit 1 */
    __HAL_RCC_I2C1_FORCE_RESET();
 80059ce:	4b2f      	ldr	r3, [pc, #188]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059d2:	4a2e      	ldr	r2, [pc, #184]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059d8:	6753      	str	r3, [r2, #116]	; 0x74
    __HAL_RCC_I2C1_RELEASE_RESET();
 80059da:	4b2c      	ldr	r3, [pc, #176]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059de:	4a2b      	ldr	r2, [pc, #172]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 80059e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059e4:	6753      	str	r3, [r2, #116]	; 0x74
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80059e6:	e04a      	b.n	8005a7e <HAL_I2C_MspInit+0x16e>
  else if(i2cHandle->Instance==I2C2)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a29      	ldr	r2, [pc, #164]	; (8005a94 <HAL_I2C_MspInit+0x184>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d145      	bne.n	8005a7e <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80059f2:	f04f 0280 	mov.w	r2, #128	; 0x80
 80059f6:	f04f 0300 	mov.w	r3, #0
 80059fa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80059fe:	2300      	movs	r3, #0
 8005a00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005a04:	f107 0318 	add.w	r3, r7, #24
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f006 fef5 	bl	800c7f8 <HAL_RCCEx_PeriphCLKConfig>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d001      	beq.n	8005a18 <HAL_I2C_MspInit+0x108>
      Error_Handler();
 8005a14:	f000 fa62 	bl	8005edc <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8005a18:	4b1c      	ldr	r3, [pc, #112]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005a1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a1e:	4a1b      	ldr	r2, [pc, #108]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a24:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005a28:	4b18      	ldr	r3, [pc, #96]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005a36:	2330      	movs	r3, #48	; 0x30
 8005a38:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005a3c:	2312      	movs	r3, #18
 8005a3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a42:	2300      	movs	r3, #0
 8005a44:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005a4e:	2304      	movs	r3, #4
 8005a50:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005a54:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005a58:	4619      	mov	r1, r3
 8005a5a:	480f      	ldr	r0, [pc, #60]	; (8005a98 <HAL_I2C_MspInit+0x188>)
 8005a5c:	f002 ff54 	bl	8008908 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005a60:	4b0a      	ldr	r3, [pc, #40]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005a62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a66:	4a09      	ldr	r2, [pc, #36]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005a68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005a6c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005a70:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <HAL_I2C_MspInit+0x17c>)
 8005a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a7a:	60bb      	str	r3, [r7, #8]
 8005a7c:	68bb      	ldr	r3, [r7, #8]
}
 8005a7e:	bf00      	nop
 8005a80:	37f8      	adds	r7, #248	; 0xf8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40005400 	.word	0x40005400
 8005a8c:	46020c00 	.word	0x46020c00
 8005a90:	42020400 	.word	0x42020400
 8005a94:	40005800 	.word	0x40005800
 8005a98:	42021c00 	.word	0x42021c00

08005a9c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a17      	ldr	r2, [pc, #92]	; (8005b08 <HAL_I2C_MspDeInit+0x6c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d112      	bne.n	8005ad4 <HAL_I2C_MspDeInit+0x38>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005aae:	4b17      	ldr	r3, [pc, #92]	; (8005b0c <HAL_I2C_MspDeInit+0x70>)
 8005ab0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ab4:	4a15      	ldr	r2, [pc, #84]	; (8005b0c <HAL_I2C_MspDeInit+0x70>)
 8005ab6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aba:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8005abe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005ac2:	4813      	ldr	r0, [pc, #76]	; (8005b10 <HAL_I2C_MspDeInit+0x74>)
 8005ac4:	f003 f8f8 	bl	8008cb8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8005ac8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005acc:	4810      	ldr	r0, [pc, #64]	; (8005b10 <HAL_I2C_MspDeInit+0x74>)
 8005ace:	f003 f8f3 	bl	8008cb8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8005ad2:	e014      	b.n	8005afe <HAL_I2C_MspDeInit+0x62>
  else if(i2cHandle->Instance==I2C2)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a0e      	ldr	r2, [pc, #56]	; (8005b14 <HAL_I2C_MspDeInit+0x78>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d10f      	bne.n	8005afe <HAL_I2C_MspDeInit+0x62>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8005ade:	4b0b      	ldr	r3, [pc, #44]	; (8005b0c <HAL_I2C_MspDeInit+0x70>)
 8005ae0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ae4:	4a09      	ldr	r2, [pc, #36]	; (8005b0c <HAL_I2C_MspDeInit+0x70>)
 8005ae6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005aea:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_4);
 8005aee:	2110      	movs	r1, #16
 8005af0:	4809      	ldr	r0, [pc, #36]	; (8005b18 <HAL_I2C_MspDeInit+0x7c>)
 8005af2:	f003 f8e1 	bl	8008cb8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_5);
 8005af6:	2120      	movs	r1, #32
 8005af8:	4807      	ldr	r0, [pc, #28]	; (8005b18 <HAL_I2C_MspDeInit+0x7c>)
 8005afa:	f003 f8dd 	bl	8008cb8 <HAL_GPIO_DeInit>
}
 8005afe:	bf00      	nop
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40005400 	.word	0x40005400
 8005b0c:	46020c00 	.word	0x46020c00
 8005b10:	42020400 	.word	0x42020400
 8005b14:	40005800 	.word	0x40005800
 8005b18:	42021c00 	.word	0x42021c00

08005b1c <I2C1_Init>:

/* USER CODE BEGIN 1 */
void I2C1_Init(void){
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	af00      	add	r7, sp, #0

	  hi2c1.Instance = I2C1;
 8005b20:	4b1b      	ldr	r3, [pc, #108]	; (8005b90 <I2C1_Init+0x74>)
 8005b22:	4a1c      	ldr	r2, [pc, #112]	; (8005b94 <I2C1_Init+0x78>)
 8005b24:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0xB0C03E40;
 8005b26:	4b1a      	ldr	r3, [pc, #104]	; (8005b90 <I2C1_Init+0x74>)
 8005b28:	4a1b      	ldr	r2, [pc, #108]	; (8005b98 <I2C1_Init+0x7c>)
 8005b2a:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 8005b2c:	4b18      	ldr	r3, [pc, #96]	; (8005b90 <I2C1_Init+0x74>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005b32:	4b17      	ldr	r3, [pc, #92]	; (8005b90 <I2C1_Init+0x74>)
 8005b34:	2201      	movs	r2, #1
 8005b36:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005b38:	4b15      	ldr	r3, [pc, #84]	; (8005b90 <I2C1_Init+0x74>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 8005b3e:	4b14      	ldr	r3, [pc, #80]	; (8005b90 <I2C1_Init+0x74>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005b44:	4b12      	ldr	r3, [pc, #72]	; (8005b90 <I2C1_Init+0x74>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005b4a:	4b11      	ldr	r3, [pc, #68]	; (8005b90 <I2C1_Init+0x74>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005b50:	4b0f      	ldr	r3, [pc, #60]	; (8005b90 <I2C1_Init+0x74>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005b56:	480e      	ldr	r0, [pc, #56]	; (8005b90 <I2C1_Init+0x74>)
 8005b58:	f003 f9d6 	bl	8008f08 <HAL_I2C_Init>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <I2C1_Init+0x4a>
	  {
	    Error_Handler();
 8005b62:	f000 f9bb 	bl	8005edc <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005b66:	2100      	movs	r1, #0
 8005b68:	4809      	ldr	r0, [pc, #36]	; (8005b90 <I2C1_Init+0x74>)
 8005b6a:	f003 ff5f 	bl	8009a2c <HAL_I2CEx_ConfigAnalogFilter>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d001      	beq.n	8005b78 <I2C1_Init+0x5c>
	  {
	    Error_Handler();
 8005b74:	f000 f9b2 	bl	8005edc <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005b78:	2100      	movs	r1, #0
 8005b7a:	4805      	ldr	r0, [pc, #20]	; (8005b90 <I2C1_Init+0x74>)
 8005b7c:	f003 ffa1 	bl	8009ac2 <HAL_I2CEx_ConfigDigitalFilter>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <I2C1_Init+0x6e>
	  {
	    Error_Handler();
 8005b86:	f000 f9a9 	bl	8005edc <Error_Handler>
	  }

}
 8005b8a:	bf00      	nop
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	20001f3c 	.word	0x20001f3c
 8005b94:	40005400 	.word	0x40005400
 8005b98:	b0c03e40 	.word	0xb0c03e40

08005b9c <I2C2_Init>:

void I2C2_Init(void){
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0

	  hi2c2.Instance = I2C2;
 8005ba0:	4b1b      	ldr	r3, [pc, #108]	; (8005c10 <I2C2_Init+0x74>)
 8005ba2:	4a1c      	ldr	r2, [pc, #112]	; (8005c14 <I2C2_Init+0x78>)
 8005ba4:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.Timing = 0x30909DEC;
 8005ba6:	4b1a      	ldr	r3, [pc, #104]	; (8005c10 <I2C2_Init+0x74>)
 8005ba8:	4a1b      	ldr	r2, [pc, #108]	; (8005c18 <I2C2_Init+0x7c>)
 8005baa:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.OwnAddress1 = 0;
 8005bac:	4b18      	ldr	r3, [pc, #96]	; (8005c10 <I2C2_Init+0x74>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005bb2:	4b17      	ldr	r3, [pc, #92]	; (8005c10 <I2C2_Init+0x74>)
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005bb8:	4b15      	ldr	r3, [pc, #84]	; (8005c10 <I2C2_Init+0x74>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.OwnAddress2 = 0;
 8005bbe:	4b14      	ldr	r3, [pc, #80]	; (8005c10 <I2C2_Init+0x74>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005bc4:	4b12      	ldr	r3, [pc, #72]	; (8005c10 <I2C2_Init+0x74>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005bca:	4b11      	ldr	r3, [pc, #68]	; (8005c10 <I2C2_Init+0x74>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005bd0:	4b0f      	ldr	r3, [pc, #60]	; (8005c10 <I2C2_Init+0x74>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005bd6:	480e      	ldr	r0, [pc, #56]	; (8005c10 <I2C2_Init+0x74>)
 8005bd8:	f003 f996 	bl	8008f08 <HAL_I2C_Init>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <I2C2_Init+0x4a>
	  {
	    Error_Handler();
 8005be2:	f000 f97b 	bl	8005edc <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005be6:	2100      	movs	r1, #0
 8005be8:	4809      	ldr	r0, [pc, #36]	; (8005c10 <I2C2_Init+0x74>)
 8005bea:	f003 ff1f 	bl	8009a2c <HAL_I2CEx_ConfigAnalogFilter>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <I2C2_Init+0x5c>
	  {
	    Error_Handler();
 8005bf4:	f000 f972 	bl	8005edc <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	4805      	ldr	r0, [pc, #20]	; (8005c10 <I2C2_Init+0x74>)
 8005bfc:	f003 ff61 	bl	8009ac2 <HAL_I2CEx_ConfigDigitalFilter>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d001      	beq.n	8005c0a <I2C2_Init+0x6e>
	  {
	    Error_Handler();
 8005c06:	f000 f969 	bl	8005edc <Error_Handler>
	  }

}
 8005c0a:	bf00      	nop
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20001f88 	.word	0x20001f88
 8005c14:	40005800 	.word	0x40005800
 8005c18:	30909dec 	.word	0x30909dec

08005c1c <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8005c20:	f003 ff9c 	bl	8009b5c <HAL_ICACHE_Enable>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8005c2a:	f000 f957 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8005c2e:	bf00      	nop
 8005c30:	bd80      	pop	{r7, pc}
	...

08005c34 <MX_ProjectDMAQueue_Config>:
  * @brief  DMA Linked-list ProjectDMAQueue configuration
  * @param  None
  * @retval None
  */
HAL_StatusTypeDef MX_ProjectDMAQueue_Config(void)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b09c      	sub	sp, #112	; 0x70
 8005c38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef ret = HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* DMA node configuration declaration */
  DMA_NodeConfTypeDef pNodeConfig;

  /* Set node configuration ################################################*/
  pNodeConfig.NodeType = DMA_GPDMA_2D_NODE;
 8005c40:	2322      	movs	r3, #34	; 0x22
 8005c42:	603b      	str	r3, [r7, #0]
  pNodeConfig.Init.Request = GPDMA1_REQUEST_DCMI;
 8005c44:	2356      	movs	r3, #86	; 0x56
 8005c46:	607b      	str	r3, [r7, #4]
  pNodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	60bb      	str	r3, [r7, #8]
  pNodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60fb      	str	r3, [r7, #12]
  pNodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8005c50:	2300      	movs	r3, #0
 8005c52:	613b      	str	r3, [r7, #16]
  pNodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8005c54:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005c58:	617b      	str	r3, [r7, #20]
  pNodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	61bb      	str	r3, [r7, #24]
  pNodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8005c5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c62:	61fb      	str	r3, [r7, #28]
  pNodeConfig.Init.SrcBurstLength = 1;
 8005c64:	2301      	movs	r3, #1
 8005c66:	627b      	str	r3, [r7, #36]	; 0x24
  pNodeConfig.Init.DestBurstLength = 1;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	62bb      	str	r3, [r7, #40]	; 0x28
  pNodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  pNodeConfig.Init.TransferEventMode = DMA_TCEM_EACH_LL_ITEM_TRANSFER;
 8005c70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005c74:	633b      	str	r3, [r7, #48]	; 0x30
  pNodeConfig.RepeatBlockConfig.RepeatCount = 1;
 8005c76:	2301      	movs	r3, #1
 8005c78:	64fb      	str	r3, [r7, #76]	; 0x4c
  pNodeConfig.RepeatBlockConfig.SrcAddrOffset = 0;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	653b      	str	r3, [r7, #80]	; 0x50
  pNodeConfig.RepeatBlockConfig.DestAddrOffset = 0;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	657b      	str	r3, [r7, #84]	; 0x54
  pNodeConfig.RepeatBlockConfig.BlkSrcAddrOffset = 0;
 8005c82:	2300      	movs	r3, #0
 8005c84:	65bb      	str	r3, [r7, #88]	; 0x58
  pNodeConfig.RepeatBlockConfig.BlkDestAddrOffset = 0;
 8005c86:	2300      	movs	r3, #0
 8005c88:	65fb      	str	r3, [r7, #92]	; 0x5c
  pNodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	647b      	str	r3, [r7, #68]	; 0x44
  pNodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	63bb      	str	r3, [r7, #56]	; 0x38
  pNodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8005c92:	2300      	movs	r3, #0
 8005c94:	63fb      	str	r3, [r7, #60]	; 0x3c
  pNodeConfig.SrcAddress = 0;
 8005c96:	2300      	movs	r3, #0
 8005c98:	663b      	str	r3, [r7, #96]	; 0x60
  pNodeConfig.DstAddress = 0;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	667b      	str	r3, [r7, #100]	; 0x64
  pNodeConfig.DataSize = 0;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Build DCMItoMemoryPing Node */
  ret |= HAL_DMAEx_List_BuildNode(&pNodeConfig, &DCMItoMemoryPing);
 8005ca2:	463b      	mov	r3, r7
 8005ca4:	491e      	ldr	r1, [pc, #120]	; (8005d20 <MX_ProjectDMAQueue_Config+0xec>)
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f002 f8b6 	bl	8007e18 <HAL_DMAEx_List_BuildNode>
 8005cac:	4603      	mov	r3, r0
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  /* Insert DCMItoMemoryPing to Queue */
  ret |= HAL_DMAEx_List_InsertNode_Tail(&ProjectDMAQueue, &DCMItoMemoryPing);
 8005cba:	4919      	ldr	r1, [pc, #100]	; (8005d20 <MX_ProjectDMAQueue_Config+0xec>)
 8005cbc:	4819      	ldr	r0, [pc, #100]	; (8005d24 <MX_ProjectDMAQueue_Config+0xf0>)
 8005cbe:	f002 f8c1 	bl	8007e44 <HAL_DMAEx_List_InsertNode_Tail>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  /* Set node configuration ################################################*/

  /* Build DCMItoMemoryPong Node */
  ret |= HAL_DMAEx_List_BuildNode(&pNodeConfig, &DCMItoMemoryPong);
 8005cd0:	463b      	mov	r3, r7
 8005cd2:	4915      	ldr	r1, [pc, #84]	; (8005d28 <MX_ProjectDMAQueue_Config+0xf4>)
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f002 f89f 	bl	8007e18 <HAL_DMAEx_List_BuildNode>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	461a      	mov	r2, r3
 8005cde:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  /* Insert DCMItoMemoryPong to Queue */
  ret |= HAL_DMAEx_List_InsertNode_Tail(&ProjectDMAQueue, &DCMItoMemoryPong);
 8005ce8:	490f      	ldr	r1, [pc, #60]	; (8005d28 <MX_ProjectDMAQueue_Config+0xf4>)
 8005cea:	480e      	ldr	r0, [pc, #56]	; (8005d24 <MX_ProjectDMAQueue_Config+0xf0>)
 8005cec:	f002 f8aa 	bl	8007e44 <HAL_DMAEx_List_InsertNode_Tail>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  ret |= HAL_DMAEx_List_SetCircularModeConfig(&ProjectDMAQueue, &DCMItoMemoryPing);
 8005cfe:	4908      	ldr	r1, [pc, #32]	; (8005d20 <MX_ProjectDMAQueue_Config+0xec>)
 8005d00:	4808      	ldr	r0, [pc, #32]	; (8005d24 <MX_ProjectDMAQueue_Config+0xf0>)
 8005d02:	f002 f917 	bl	8007f34 <HAL_DMAEx_List_SetCircularModeConfig>
 8005d06:	4603      	mov	r3, r0
 8005d08:	461a      	mov	r2, r3
 8005d0a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

   return ret;
 8005d14:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3770      	adds	r7, #112	; 0x70
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	20001fd4 	.word	0x20001fd4
 8005d24:	20001ff8 	.word	0x20001ff8
 8005d28:	20002010 	.word	0x20002010

08005d2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005d32:	f000 fe2b 	bl	800698c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005d36:	f000 f843 	bl	8005dc0 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8005d3a:	f000 f89d 	bl	8005e78 <SystemPower_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d3e:	4b1c      	ldr	r3, [pc, #112]	; (8005db0 <main+0x84>)
 8005d40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d44:	4a1a      	ldr	r2, [pc, #104]	; (8005db0 <main+0x84>)
 8005d46:	f043 0304 	orr.w	r3, r3, #4
 8005d4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8005d4e:	4b18      	ldr	r3, [pc, #96]	; (8005db0 <main+0x84>)
 8005d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d54:	f003 0304 	and.w	r3, r3, #4
 8005d58:	607b      	str	r3, [r7, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8005d5c:	f005 fa58 	bl	800b210 <HAL_PWREx_EnableVddA>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005d60:	f7ff fa38 	bl	80051d4 <MX_GPIO_Init>
  //MX_DCMI_Init();
  //MX_GPDMA1_Init();
  //MX_OCTOSPI1_Init();
  MX_ICACHE_Init();
 8005d64:	f7ff ff5a 	bl	8005c1c <MX_ICACHE_Init>
  MX_DCACHE1_Init();
 8005d68:	f7ff f896 	bl	8004e98 <MX_DCACHE1_Init>
  //MX_I2C1_Init();
  //MX_I2C2_Init();
  MX_CORDIC_Init();
 8005d6c:	f7ff f85e 	bl	8004e2c <MX_CORDIC_Init>
  MX_USART1_UART_Init();
 8005d70:	f000 fd2e 	bl	80067d0 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 8005d74:	f000 fcce 	bl	8006714 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  printf("System Starting\r\n");
 8005d78:	480e      	ldr	r0, [pc, #56]	; (8005db4 <main+0x88>)
 8005d7a:	f00e f9ff 	bl	801417c <puts>
  BSP_TempHumSensorInit();
 8005d7e:	f7fb fc2f 	bl	80015e0 <BSP_TempHumSensorInit>
  BSP_MagnetometerInit();
 8005d82:	f7fb fcb7 	bl	80016f4 <BSP_MagnetometerInit>
  BSP_MotionSensorInit();
 8005d86:	f7fb fd67 	bl	8001858 <BSP_MotionSensorInit>
  BSP_PressureSensorInit();
 8005d8a:	f7fb fc73 	bl	8001674 <BSP_PressureSensorInit>
  BSP_AmbientLightInit();
 8005d8e:	f7fb fd25 	bl	80017dc <BSP_AmbientLightInit>
  BSP_RamInit();
 8005d92:	f7fb fe51 	bl	8001a38 <BSP_RamInit>
  BSP_CameraInit();
 8005d96:	f7fb fba3 	bl	80014e0 <BSP_CameraInit>
  printf("System Initialized\r\n");
 8005d9a:	4807      	ldr	r0, [pc, #28]	; (8005db8 <main+0x8c>)
 8005d9c:	f00e f9ee 	bl	801417c <puts>

  BSP_CameraStart((uint8_t*)CameraBuff);
 8005da0:	4b06      	ldr	r3, [pc, #24]	; (8005dbc <main+0x90>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7fb fba9 	bl	80014fc <BSP_CameraStart>

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8005daa:	f7fe fe53 	bl	8004a54 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8005dae:	e7fe      	b.n	8005dae <main+0x82>
 8005db0:	46020c00 	.word	0x46020c00
 8005db4:	08014bd8 	.word	0x08014bd8
 8005db8:	08014bec 	.word	0x08014bec
 8005dbc:	20000000 	.word	0x20000000

08005dc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b09e      	sub	sp, #120	; 0x78
 8005dc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005dc6:	f107 0318 	add.w	r3, r7, #24
 8005dca:	2260      	movs	r2, #96	; 0x60
 8005dcc:	2100      	movs	r1, #0
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f00e f95e 	bl	8014090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005dd4:	463b      	mov	r3, r7
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	605a      	str	r2, [r3, #4]
 8005ddc:	609a      	str	r2, [r3, #8]
 8005dde:	60da      	str	r2, [r3, #12]
 8005de0:	611a      	str	r2, [r3, #16]
 8005de2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005de4:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8005de8:	f005 f930 	bl	800b04c <HAL_PWREx_ControlVoltageScaling>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8005df2:	f000 f873 	bl	8005edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8005df6:	2310      	movs	r3, #16
 8005df8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005dfe:	2310      	movs	r3, #16
 8005e00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8005e02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e08:	2302      	movs	r3, #2
 8005e0a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8005e10:	2300      	movs	r3, #0
 8005e12:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005e14:	2301      	movs	r3, #1
 8005e16:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8005e18:	2350      	movs	r3, #80	; 0x50
 8005e1a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005e20:	2302      	movs	r3, #2
 8005e22:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005e24:	2302      	movs	r3, #2
 8005e26:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005e30:	f107 0318 	add.w	r3, r7, #24
 8005e34:	4618      	mov	r0, r3
 8005e36:	f005 f9fb 	bl	800b230 <HAL_RCC_OscConfig>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d001      	beq.n	8005e44 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8005e40:	f000 f84c 	bl	8005edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005e44:	231f      	movs	r3, #31
 8005e46:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005e50:	2300      	movs	r3, #0
 8005e52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005e54:	2300      	movs	r3, #0
 8005e56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005e5c:	463b      	mov	r3, r7
 8005e5e:	2104      	movs	r1, #4
 8005e60:	4618      	mov	r0, r3
 8005e62:	f006 f8bb 	bl	800bfdc <HAL_RCC_ClockConfig>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d001      	beq.n	8005e70 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8005e6c:	f000 f836 	bl	8005edc <Error_Handler>
  }
}
 8005e70:	bf00      	nop
 8005e72:	3778      	adds	r7, #120	; 0x78
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8005e7c:	f005 f9b8 	bl	800b1f0 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8005e80:	2002      	movs	r0, #2
 8005e82:	f005 f965 	bl	800b150 <HAL_PWREx_ConfigSupply>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d001      	beq.n	8005e90 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8005e8c:	f000 f826 	bl	8005edc <Error_Handler>
  }
}
 8005e90:	bf00      	nop
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8005e9c:	1d39      	adds	r1, r7, #4
 8005e9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	4803      	ldr	r0, [pc, #12]	; (8005eb4 <__io_putchar+0x20>)
 8005ea6:	f009 fde3 	bl	800fa70 <HAL_UART_Transmit>
  return ch;
 8005eaa:	687b      	ldr	r3, [r7, #4]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3708      	adds	r7, #8
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	2000212c 	.word	0x2000212c

08005eb8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a04      	ldr	r2, [pc, #16]	; (8005ed8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d101      	bne.n	8005ece <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005eca:	f000 fd8d 	bl	80069e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005ece:	bf00      	nop
 8005ed0:	3708      	adds	r7, #8
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	40001000 	.word	0x40001000

08005edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005ee0:	b672      	cpsid	i
}
 8005ee2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005ee4:	e7fe      	b.n	8005ee4 <Error_Handler+0x8>
	...

08005ee8 <HAL_OSPI_MspInit>:
  /* USER CODE END OCTOSPI1_Init 2 */

}

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b0c4      	sub	sp, #272	; 0x110
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ef2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005ef6:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ef8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]
 8005f00:	605a      	str	r2, [r3, #4]
 8005f02:	609a      	str	r2, [r3, #8]
 8005f04:	60da      	str	r2, [r3, #12]
 8005f06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005f08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f0c:	22c8      	movs	r2, #200	; 0xc8
 8005f0e:	2100      	movs	r1, #0
 8005f10:	4618      	mov	r0, r3
 8005f12:	f00e f8bd 	bl	8014090 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8005f16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4aa4      	ldr	r2, [pc, #656]	; (80061b4 <HAL_OSPI_MspInit+0x2cc>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	f040 813f 	bne.w	80061a8 <HAL_OSPI_MspInit+0x2c0>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8005f2a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005f2e:	f04f 0300 	mov.w	r3, #0
 8005f32:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f3c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f40:	4618      	mov	r0, r3
 8005f42:	f006 fc59 	bl	800c7f8 <HAL_RCCEx_PeriphCLKConfig>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8005f4c:	f7ff ffc6 	bl	8005edc <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8005f50:	4b99      	ldr	r3, [pc, #612]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f56:	4a98      	ldr	r2, [pc, #608]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005f5c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005f60:	4b95      	ldr	r3, [pc, #596]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8005f6e:	4b92      	ldr	r3, [pc, #584]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f74:	4a90      	ldr	r2, [pc, #576]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f76:	f043 0310 	orr.w	r3, r3, #16
 8005f7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005f7e:	4b8e      	ldr	r3, [pc, #568]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f84:	f003 0310 	and.w	r3, r3, #16
 8005f88:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005f8c:	4b8a      	ldr	r3, [pc, #552]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f92:	4a89      	ldr	r2, [pc, #548]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f98:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005f9c:	4b86      	ldr	r3, [pc, #536]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005faa:	4b83      	ldr	r3, [pc, #524]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fb0:	4a81      	ldr	r2, [pc, #516]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fb2:	f043 0310 	orr.w	r3, r3, #16
 8005fb6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005fba:	4b7f      	ldr	r3, [pc, #508]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fc0:	f003 0310 	and.w	r3, r3, #16
 8005fc4:	623b      	str	r3, [r7, #32]
 8005fc6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005fc8:	4b7b      	ldr	r3, [pc, #492]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fce:	4a7a      	ldr	r2, [pc, #488]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fd0:	f043 0308 	orr.w	r3, r3, #8
 8005fd4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005fd8:	4b77      	ldr	r3, [pc, #476]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fde:	f003 0308 	and.w	r3, r3, #8
 8005fe2:	61fb      	str	r3, [r7, #28]
 8005fe4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005fe6:	4b74      	ldr	r3, [pc, #464]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fec:	4a72      	ldr	r2, [pc, #456]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005fee:	f043 0320 	orr.w	r3, r3, #32
 8005ff2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005ff6:	4b70      	ldr	r3, [pc, #448]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8005ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ffc:	f003 0320 	and.w	r3, r3, #32
 8006000:	61bb      	str	r3, [r7, #24]
 8006002:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006004:	4b6c      	ldr	r3, [pc, #432]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006006:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800600a:	4a6b      	ldr	r2, [pc, #428]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 800600c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006010:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006014:	4b68      	ldr	r3, [pc, #416]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800601a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006022:	4b65      	ldr	r3, [pc, #404]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006024:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006028:	4a63      	ldr	r2, [pc, #396]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 800602a:	f043 0304 	orr.w	r3, r3, #4
 800602e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006032:	4b61      	ldr	r3, [pc, #388]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006034:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006038:	f003 0204 	and.w	r2, r3, #4
 800603c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006040:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800604a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800604e:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006050:	4b59      	ldr	r3, [pc, #356]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006052:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006056:	4a58      	ldr	r2, [pc, #352]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006058:	f043 0302 	orr.w	r3, r3, #2
 800605c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006060:	4b55      	ldr	r3, [pc, #340]	; (80061b8 <HAL_OSPI_MspInit+0x2d0>)
 8006062:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006066:	f003 0202 	and.w	r2, r3, #2
 800606a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800606e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006078:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800607c:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 800607e:	2301      	movs	r3, #1
 8006080:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006084:	2302      	movs	r3, #2
 8006086:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800608a:	2300      	movs	r3, #0
 800608c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006090:	2303      	movs	r3, #3
 8006092:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8006096:	2303      	movs	r3, #3
 8006098:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 800609c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80060a0:	4619      	mov	r1, r3
 80060a2:	4846      	ldr	r0, [pc, #280]	; (80061bc <HAL_OSPI_MspInit+0x2d4>)
 80060a4:	f002 fc30 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 80060a8:	2308      	movs	r3, #8
 80060aa:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ae:	2302      	movs	r3, #2
 80060b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060b4:	2300      	movs	r3, #0
 80060b6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060ba:	2303      	movs	r3, #3
 80060bc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80060c0:	2303      	movs	r3, #3
 80060c2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 80060c6:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80060ca:	4619      	mov	r1, r3
 80060cc:	483c      	ldr	r0, [pc, #240]	; (80061c0 <HAL_OSPI_MspInit+0x2d8>)
 80060ce:	f002 fc1b 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 80060d2:	2380      	movs	r3, #128	; 0x80
 80060d4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d8:	2302      	movs	r3, #2
 80060da:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060de:	2300      	movs	r3, #0
 80060e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060e4:	2303      	movs	r3, #3
 80060e6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80060ea:	230a      	movs	r3, #10
 80060ec:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 80060f0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80060f4:	4619      	mov	r1, r3
 80060f6:	4833      	ldr	r0, [pc, #204]	; (80061c4 <HAL_OSPI_MspInit+0x2dc>)
 80060f8:	f002 fc06 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 80060fc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8006100:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006104:	2302      	movs	r3, #2
 8006106:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800610a:	2300      	movs	r3, #0
 800610c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006110:	2303      	movs	r3, #3
 8006112:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8006116:	230a      	movs	r3, #10
 8006118:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800611c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8006120:	4619      	mov	r1, r3
 8006122:	4829      	ldr	r0, [pc, #164]	; (80061c8 <HAL_OSPI_MspInit+0x2e0>)
 8006124:	f002 fbf0 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8006128:	2304      	movs	r3, #4
 800612a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800612e:	2302      	movs	r3, #2
 8006130:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006134:	2300      	movs	r3, #0
 8006136:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800613a:	2303      	movs	r3, #3
 800613c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8006140:	2303      	movs	r3, #3
 8006142:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8006146:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800614a:	4619      	mov	r1, r3
 800614c:	481f      	ldr	r0, [pc, #124]	; (80061cc <HAL_OSPI_MspInit+0x2e4>)
 800614e:	f002 fbdb 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8006152:	2308      	movs	r3, #8
 8006154:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006158:	2302      	movs	r3, #2
 800615a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800615e:	2300      	movs	r3, #0
 8006160:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006164:	2303      	movs	r3, #3
 8006166:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800616a:	230a      	movs	r3, #10
 800616c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8006170:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8006174:	4619      	mov	r1, r3
 8006176:	4816      	ldr	r0, [pc, #88]	; (80061d0 <HAL_OSPI_MspInit+0x2e8>)
 8006178:	f002 fbc6 	bl	8008908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 800617c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006180:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006184:	2302      	movs	r3, #2
 8006186:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800618a:	2300      	movs	r3, #0
 800618c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006190:	2303      	movs	r3, #3
 8006192:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8006196:	230a      	movs	r3, #10
 8006198:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800619c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80061a0:	4619      	mov	r1, r3
 80061a2:	480c      	ldr	r0, [pc, #48]	; (80061d4 <HAL_OSPI_MspInit+0x2ec>)
 80061a4:	f002 fbb0 	bl	8008908 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80061a8:	bf00      	nop
 80061aa:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	420d1400 	.word	0x420d1400
 80061b8:	46020c00 	.word	0x46020c00
 80061bc:	42022000 	.word	0x42022000
 80061c0:	42021000 	.word	0x42021000
 80061c4:	42020c00 	.word	0x42020c00
 80061c8:	42021400 	.word	0x42021400
 80061cc:	42021c00 	.word	0x42021c00
 80061d0:	42020800 	.word	0x42020800
 80061d4:	42020400 	.word	0x42020400

080061d8 <OSPI_RamInit>:
  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void OSPI_RamInit(void){
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af00      	add	r7, sp, #0
	  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 80061de:	f107 0308 	add.w	r3, r7, #8
 80061e2:	2200      	movs	r2, #0
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	605a      	str	r2, [r3, #4]
 80061e8:	609a      	str	r2, [r3, #8]
 80061ea:	60da      	str	r2, [r3, #12]
 80061ec:	611a      	str	r2, [r3, #16]
 80061ee:	615a      	str	r2, [r3, #20]
	  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 80061f0:	463b      	mov	r3, r7
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	605a      	str	r2, [r3, #4]

	  hospi1.Instance = OCTOSPI1;
 80061f8:	4b2a      	ldr	r3, [pc, #168]	; (80062a4 <OSPI_RamInit+0xcc>)
 80061fa:	4a2b      	ldr	r2, [pc, #172]	; (80062a8 <OSPI_RamInit+0xd0>)
 80061fc:	601a      	str	r2, [r3, #0]
	  hospi1.Init.FifoThreshold = 1;
 80061fe:	4b29      	ldr	r3, [pc, #164]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006200:	2201      	movs	r2, #1
 8006202:	605a      	str	r2, [r3, #4]
	  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8006204:	4b27      	ldr	r3, [pc, #156]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006206:	2200      	movs	r2, #0
 8006208:	609a      	str	r2, [r3, #8]
	  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 800620a:	4b26      	ldr	r3, [pc, #152]	; (80062a4 <OSPI_RamInit+0xcc>)
 800620c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006210:	60da      	str	r2, [r3, #12]
	  hospi1.Init.DeviceSize = 23;
 8006212:	4b24      	ldr	r3, [pc, #144]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006214:	2217      	movs	r2, #23
 8006216:	611a      	str	r2, [r3, #16]
	  hospi1.Init.ChipSelectHighTime = 1;
 8006218:	4b22      	ldr	r3, [pc, #136]	; (80062a4 <OSPI_RamInit+0xcc>)
 800621a:	2201      	movs	r2, #1
 800621c:	615a      	str	r2, [r3, #20]
	  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800621e:	4b21      	ldr	r3, [pc, #132]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006220:	2200      	movs	r2, #0
 8006222:	619a      	str	r2, [r3, #24]
	  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8006224:	4b1f      	ldr	r3, [pc, #124]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006226:	2200      	movs	r2, #0
 8006228:	61da      	str	r2, [r3, #28]
	  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 800622a:	4b1e      	ldr	r3, [pc, #120]	; (80062a4 <OSPI_RamInit+0xcc>)
 800622c:	2200      	movs	r2, #0
 800622e:	621a      	str	r2, [r3, #32]
	  hospi1.Init.ClockPrescaler = 2;
 8006230:	4b1c      	ldr	r3, [pc, #112]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006232:	2202      	movs	r2, #2
 8006234:	625a      	str	r2, [r3, #36]	; 0x24
	  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8006236:	4b1b      	ldr	r3, [pc, #108]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006238:	2200      	movs	r2, #0
 800623a:	629a      	str	r2, [r3, #40]	; 0x28
	  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 800623c:	4b19      	ldr	r3, [pc, #100]	; (80062a4 <OSPI_RamInit+0xcc>)
 800623e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006242:	62da      	str	r2, [r3, #44]	; 0x2c
	  hospi1.Init.ChipSelectBoundary = 0;
 8006244:	4b17      	ldr	r3, [pc, #92]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006246:	2200      	movs	r2, #0
 8006248:	631a      	str	r2, [r3, #48]	; 0x30
	  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 800624a:	4b16      	ldr	r3, [pc, #88]	; (80062a4 <OSPI_RamInit+0xcc>)
 800624c:	2200      	movs	r2, #0
 800624e:	635a      	str	r2, [r3, #52]	; 0x34
	  hospi1.Init.MaxTran = 0;
 8006250:	4b14      	ldr	r3, [pc, #80]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006252:	2200      	movs	r2, #0
 8006254:	639a      	str	r2, [r3, #56]	; 0x38
	  hospi1.Init.Refresh = 320;
 8006256:	4b13      	ldr	r3, [pc, #76]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006258:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800625c:	63da      	str	r2, [r3, #60]	; 0x3c
	  HAL_OSPI_Init(&hospi1);
 800625e:	4811      	ldr	r0, [pc, #68]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006260:	f003 fcac 	bl	8009bbc <HAL_OSPI_Init>

	  sOspiManagerCfg.ClkPort = 1;
 8006264:	2301      	movs	r3, #1
 8006266:	60bb      	str	r3, [r7, #8]
	  sOspiManagerCfg.DQSPort = 1;
 8006268:	2301      	movs	r3, #1
 800626a:	60fb      	str	r3, [r7, #12]
	  sOspiManagerCfg.NCSPort = 1;
 800626c:	2301      	movs	r3, #1
 800626e:	613b      	str	r3, [r7, #16]
	  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8006270:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8006274:	617b      	str	r3, [r7, #20]
	  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 8006276:	4b0d      	ldr	r3, [pc, #52]	; (80062ac <OSPI_RamInit+0xd4>)
 8006278:	61bb      	str	r3, [r7, #24]
	  HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800627a:	f107 0308 	add.w	r3, r7, #8
 800627e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006282:	4619      	mov	r1, r3
 8006284:	4807      	ldr	r0, [pc, #28]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006286:	f003 feb3 	bl	8009ff0 <HAL_OSPIM_Config>

	  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 800628a:	2300      	movs	r3, #0
 800628c:	603b      	str	r3, [r7, #0]
	  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 800628e:	2300      	movs	r3, #0
 8006290:	607b      	str	r3, [r7, #4]
	  HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct);
 8006292:	463b      	mov	r3, r7
 8006294:	4619      	mov	r1, r3
 8006296:	4803      	ldr	r0, [pc, #12]	; (80062a4 <OSPI_RamInit+0xcc>)
 8006298:	f004 fe10 	bl	800aebc <HAL_OSPI_DLYB_SetConfig>


}
 800629c:	bf00      	nop
 800629e:	3720      	adds	r7, #32
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	20002034 	.word	0x20002034
 80062a8:	420d1400 	.word	0x420d1400
 80062ac:	01000001 	.word	0x01000001

080062b0 <OSPI_EnableMemMappedMode>:

void OSPI_EnableMemMappedMode(void){
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b096      	sub	sp, #88	; 0x58
 80062b4:	af00      	add	r7, sp, #0
	OSPI_RegularCmdTypeDef sCommand;
	OSPI_MemoryMappedTypeDef sMemMappedCfg;
	  sCommand.OperationType      = HAL_OSPI_OPTYPE_WRITE_CFG;
 80062b6:	2302      	movs	r3, #2
 80062b8:	60bb      	str	r3, [r7, #8]
	  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80062ba:	2300      	movs	r3, #0
 80062bc:	60fb      	str	r3, [r7, #12]
	  sCommand.Instruction        = WRITE_CMD;
 80062be:	2380      	movs	r3, #128	; 0x80
 80062c0:	613b      	str	r3, [r7, #16]
	  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_8_LINES;
 80062c2:	2304      	movs	r3, #4
 80062c4:	617b      	str	r3, [r7, #20]
	  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80062c6:	2300      	movs	r3, #0
 80062c8:	61bb      	str	r3, [r7, #24]
	  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80062ca:	2300      	movs	r3, #0
 80062cc:	61fb      	str	r3, [r7, #28]
	  sCommand.AddressMode        = HAL_OSPI_ADDRESS_8_LINES;
 80062ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062d2:	627b      	str	r3, [r7, #36]	; 0x24
	  sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 80062d4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80062d8:	62bb      	str	r3, [r7, #40]	; 0x28
	  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_ENABLE;
 80062da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80062de:	62fb      	str	r3, [r7, #44]	; 0x2c
	  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80062e0:	2300      	movs	r3, #0
 80062e2:	637b      	str	r3, [r7, #52]	; 0x34
	  sCommand.DataMode           = HAL_OSPI_DATA_8_LINES;
 80062e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80062e8:	643b      	str	r3, [r7, #64]	; 0x40
	  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_ENABLE;
 80062ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80062ee:	64bb      	str	r3, [r7, #72]	; 0x48
	  sCommand.DummyCycles        = DUMMY_CLOCK_CYCLES_WRITE;
 80062f0:	2304      	movs	r3, #4
 80062f2:	64fb      	str	r3, [r7, #76]	; 0x4c
	  sCommand.DQSMode            = HAL_OSPI_DQS_ENABLE;
 80062f4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80062f8:	653b      	str	r3, [r7, #80]	; 0x50
	  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80062fa:	2300      	movs	r3, #0
 80062fc:	657b      	str	r3, [r7, #84]	; 0x54

	  if (HAL_OSPI_Command(&hospi1, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80062fe:	f107 0308 	add.w	r3, r7, #8
 8006302:	f241 3288 	movw	r2, #5000	; 0x1388
 8006306:	4619      	mov	r1, r3
 8006308:	4816      	ldr	r0, [pc, #88]	; (8006364 <OSPI_EnableMemMappedMode+0xb4>)
 800630a:	f003 fd13 	bl	8009d34 <HAL_OSPI_Command>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d001      	beq.n	8006318 <OSPI_EnableMemMappedMode+0x68>
	  {
	    Error_Handler();
 8006314:	f7ff fde2 	bl	8005edc <Error_Handler>
	  }

	  sCommand.OperationType = HAL_OSPI_OPTYPE_READ_CFG;
 8006318:	2301      	movs	r3, #1
 800631a:	60bb      	str	r3, [r7, #8]
	  sCommand.Instruction   = READ_CMD;
 800631c:	2300      	movs	r3, #0
 800631e:	613b      	str	r3, [r7, #16]
	  sCommand.DummyCycles   = DUMMY_CLOCK_CYCLES_READ;
 8006320:	2305      	movs	r3, #5
 8006322:	64fb      	str	r3, [r7, #76]	; 0x4c

	  if (HAL_OSPI_Command(&hospi1, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006324:	f107 0308 	add.w	r3, r7, #8
 8006328:	f241 3288 	movw	r2, #5000	; 0x1388
 800632c:	4619      	mov	r1, r3
 800632e:	480d      	ldr	r0, [pc, #52]	; (8006364 <OSPI_EnableMemMappedMode+0xb4>)
 8006330:	f003 fd00 	bl	8009d34 <HAL_OSPI_Command>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <OSPI_EnableMemMappedMode+0x8e>
	  {
	    Error_Handler();
 800633a:	f7ff fdcf 	bl	8005edc <Error_Handler>
	  }

	  sMemMappedCfg.TimeOutActivation = HAL_OSPI_TIMEOUT_COUNTER_ENABLE;
 800633e:	2308      	movs	r3, #8
 8006340:	603b      	str	r3, [r7, #0]
	  sMemMappedCfg.TimeOutPeriod     = 0x34;
 8006342:	2334      	movs	r3, #52	; 0x34
 8006344:	607b      	str	r3, [r7, #4]

	  if (HAL_OSPI_MemoryMapped(&hospi1, &sMemMappedCfg) != HAL_OK)
 8006346:	463b      	mov	r3, r7
 8006348:	4619      	mov	r1, r3
 800634a:	4806      	ldr	r0, [pc, #24]	; (8006364 <OSPI_EnableMemMappedMode+0xb4>)
 800634c:	f003 fd7f 	bl	8009e4e <HAL_OSPI_MemoryMapped>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <OSPI_EnableMemMappedMode+0xaa>
	  {
	    Error_Handler();
 8006356:	f7ff fdc1 	bl	8005edc <Error_Handler>
	  }
}
 800635a:	bf00      	nop
 800635c:	3758      	adds	r7, #88	; 0x58
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20002034 	.word	0x20002034

08006368 <OSPI_DelayBlockConfig>:

void OSPI_DelayBlockConfig(void){
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
	  LL_DLYB_CfgTypeDef dlyb_cfg,dlyb_cfg_test;
	  /* Delay block configuration ------------------------------------------------ */
	  HAL_OSPI_DLYB_GetClockPeriod(&hospi1,&dlyb_cfg);
 800636e:	f107 0308 	add.w	r3, r7, #8
 8006372:	4619      	mov	r1, r3
 8006374:	4813      	ldr	r0, [pc, #76]	; (80063c4 <OSPI_DelayBlockConfig+0x5c>)
 8006376:	f004 fe15 	bl	800afa4 <HAL_OSPI_DLYB_GetClockPeriod>

	  /*when DTR, PhaseSel is divided by 4 (emperic value)*/
	  dlyb_cfg.PhaseSel /=4;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	089b      	lsrs	r3, r3, #2
 800637e:	60fb      	str	r3, [r7, #12]

	  /* save the present configuration for check*/
	  dlyb_cfg_test = dlyb_cfg;
 8006380:	463b      	mov	r3, r7
 8006382:	f107 0208 	add.w	r2, r7, #8
 8006386:	e892 0003 	ldmia.w	r2, {r0, r1}
 800638a:	e883 0003 	stmia.w	r3, {r0, r1}

	  /*set delay block configuration*/
	  HAL_OSPI_DLYB_SetConfig(&hospi1,&dlyb_cfg);
 800638e:	f107 0308 	add.w	r3, r7, #8
 8006392:	4619      	mov	r1, r3
 8006394:	480b      	ldr	r0, [pc, #44]	; (80063c4 <OSPI_DelayBlockConfig+0x5c>)
 8006396:	f004 fd91 	bl	800aebc <HAL_OSPI_DLYB_SetConfig>

	  /*check the set value*/
	  HAL_OSPI_DLYB_GetConfig(&hospi1,&dlyb_cfg);
 800639a:	f107 0308 	add.w	r3, r7, #8
 800639e:	4619      	mov	r1, r3
 80063a0:	4808      	ldr	r0, [pc, #32]	; (80063c4 <OSPI_DelayBlockConfig+0x5c>)
 80063a2:	f004 fdd3 	bl	800af4c <HAL_OSPI_DLYB_GetConfig>
	  if ((dlyb_cfg.PhaseSel != dlyb_cfg_test.PhaseSel) || (dlyb_cfg.Units != dlyb_cfg_test.Units))
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d103      	bne.n	80063b6 <OSPI_DelayBlockConfig+0x4e>
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d001      	beq.n	80063ba <OSPI_DelayBlockConfig+0x52>
	  {
	    Error_Handler();
 80063b6:	f7ff fd91 	bl	8005edc <Error_Handler>
	  }
}
 80063ba:	bf00      	nop
 80063bc:	3710      	adds	r7, #16
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	20002034 	.word	0x20002034

080063c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b083      	sub	sp, #12
 80063cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80063ce:	4b0a      	ldr	r3, [pc, #40]	; (80063f8 <HAL_MspInit+0x30>)
 80063d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063d4:	4a08      	ldr	r2, [pc, #32]	; (80063f8 <HAL_MspInit+0x30>)
 80063d6:	f043 0304 	orr.w	r3, r3, #4
 80063da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80063de:	4b06      	ldr	r3, [pc, #24]	; (80063f8 <HAL_MspInit+0x30>)
 80063e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063e4:	f003 0304 	and.w	r3, r3, #4
 80063e8:	607b      	str	r3, [r7, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	46020c00 	.word	0x46020c00

080063fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08e      	sub	sp, #56	; 0x38
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006404:	2300      	movs	r3, #0
 8006406:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 8006408:	2300      	movs	r3, #0
 800640a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800640c:	4b2e      	ldr	r3, [pc, #184]	; (80064c8 <HAL_InitTick+0xcc>)
 800640e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006412:	4a2d      	ldr	r2, [pc, #180]	; (80064c8 <HAL_InitTick+0xcc>)
 8006414:	f043 0310 	orr.w	r3, r3, #16
 8006418:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800641c:	4b2a      	ldr	r3, [pc, #168]	; (80064c8 <HAL_InitTick+0xcc>)
 800641e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006422:	f003 0310 	and.w	r3, r3, #16
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800642a:	f107 0210 	add.w	r2, r7, #16
 800642e:	f107 0314 	add.w	r3, r7, #20
 8006432:	4611      	mov	r1, r2
 8006434:	4618      	mov	r0, r3
 8006436:	f006 f921 	bl	800c67c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800643a:	f006 f8e3 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800643e:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006442:	4a22      	ldr	r2, [pc, #136]	; (80064cc <HAL_InitTick+0xd0>)
 8006444:	fba2 2303 	umull	r2, r3, r2, r3
 8006448:	0c9b      	lsrs	r3, r3, #18
 800644a:	3b01      	subs	r3, #1
 800644c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800644e:	4b20      	ldr	r3, [pc, #128]	; (80064d0 <HAL_InitTick+0xd4>)
 8006450:	4a20      	ldr	r2, [pc, #128]	; (80064d4 <HAL_InitTick+0xd8>)
 8006452:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8006454:	4b1e      	ldr	r3, [pc, #120]	; (80064d0 <HAL_InitTick+0xd4>)
 8006456:	f240 32e7 	movw	r2, #999	; 0x3e7
 800645a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800645c:	4a1c      	ldr	r2, [pc, #112]	; (80064d0 <HAL_InitTick+0xd4>)
 800645e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006460:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006462:	4b1b      	ldr	r3, [pc, #108]	; (80064d0 <HAL_InitTick+0xd4>)
 8006464:	2200      	movs	r2, #0
 8006466:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006468:	4b19      	ldr	r3, [pc, #100]	; (80064d0 <HAL_InitTick+0xd4>)
 800646a:	2200      	movs	r2, #0
 800646c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800646e:	4818      	ldr	r0, [pc, #96]	; (80064d0 <HAL_InitTick+0xd4>)
 8006470:	f008 fe0c 	bl	800f08c <HAL_TIM_Base_Init>
 8006474:	4603      	mov	r3, r0
 8006476:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 800647a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800647e:	2b00      	cmp	r3, #0
 8006480:	d118      	bne.n	80064b4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8006482:	4813      	ldr	r0, [pc, #76]	; (80064d0 <HAL_InitTick+0xd4>)
 8006484:	f008 fe5a 	bl	800f13c <HAL_TIM_Base_Start_IT>
 8006488:	4603      	mov	r3, r0
 800648a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 800648e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10e      	bne.n	80064b4 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b0f      	cmp	r3, #15
 800649a:	d808      	bhi.n	80064ae <HAL_InitTick+0xb2>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 800649c:	2200      	movs	r2, #0
 800649e:	6879      	ldr	r1, [r7, #4]
 80064a0:	2031      	movs	r0, #49	; 0x31
 80064a2:	f000 fbcf 	bl	8006c44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80064a6:	4a0c      	ldr	r2, [pc, #48]	; (80064d8 <HAL_InitTick+0xdc>)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6013      	str	r3, [r2, #0]
 80064ac:	e002      	b.n	80064b4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80064b4:	2031      	movs	r0, #49	; 0x31
 80064b6:	f000 fbdf 	bl	8006c78 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 80064ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3738      	adds	r7, #56	; 0x38
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	46020c00 	.word	0x46020c00
 80064cc:	431bde83 	.word	0x431bde83
 80064d0:	20002090 	.word	0x20002090
 80064d4:	40001000 	.word	0x40001000
 80064d8:	20000008 	.word	0x20000008

080064dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80064dc:	b480      	push	{r7}
 80064de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80064e0:	e7fe      	b.n	80064e0 <NMI_Handler+0x4>

080064e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80064e2:	b480      	push	{r7}
 80064e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80064e6:	e7fe      	b.n	80064e6 <HardFault_Handler+0x4>

080064e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80064ec:	e7fe      	b.n	80064ec <MemManage_Handler+0x4>

080064ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80064ee:	b480      	push	{r7}
 80064f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80064f2:	e7fe      	b.n	80064f2 <BusFault_Handler+0x4>

080064f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80064f4:	b480      	push	{r7}
 80064f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80064f8:	e7fe      	b.n	80064f8 <UsageFault_Handler+0x4>

080064fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80064fa:	b480      	push	{r7}
 80064fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80064fe:	bf00      	nop
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800650c:	4802      	ldr	r0, [pc, #8]	; (8006518 <TIM6_IRQHandler+0x10>)
 800650e:	f008 feb5 	bl	800f27c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8006512:	bf00      	nop
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	20002090 	.word	0x20002090

0800651c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006520:	4803      	ldr	r0, [pc, #12]	; (8006530 <TIM7_IRQHandler+0x14>)
 8006522:	f008 feab 	bl	800f27c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  TIM7_ResumeMotionThread();
 8006526:	f7fe fc73 	bl	8004e10 <TIM7_ResumeMotionThread>
  /* USER CODE END TIM7_IRQn 1 */
}
 800652a:	bf00      	nop
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	200020e0 	.word	0x200020e0

08006534 <GPDMA1_Channel12_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 12 global interrupt.
  */
void GPDMA1_Channel12_IRQHandler(void)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 0 */

  /* USER CODE END GPDMA1_Channel12_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel12);
 8006538:	4802      	ldr	r0, [pc, #8]	; (8006544 <GPDMA1_Channel12_IRQHandler+0x10>)
 800653a:	f001 f8d5 	bl	80076e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 1 */

  /* USER CODE END GPDMA1_Channel12_IRQn 1 */
}
 800653e:	bf00      	nop
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	20001ec4 	.word	0x20001ec4

08006548 <DCMI_PSSI_IRQHandler>:

/**
  * @brief This function handles DCMI/PSSI global interrupt.
  */
void DCMI_PSSI_IRQHandler(void)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_PSSI_IRQn 0 */

  /* USER CODE END DCMI_PSSI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 800654c:	4802      	ldr	r0, [pc, #8]	; (8006558 <DCMI_PSSI_IRQHandler+0x10>)
 800654e:	f000 fe73 	bl	8007238 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_PSSI_IRQn 1 */

  /* USER CODE END DCMI_PSSI_IRQn 1 */
}
 8006552:	bf00      	nop
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	20001e74 	.word	0x20001e74

0800655c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006568:	2300      	movs	r3, #0
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	e00a      	b.n	8006584 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800656e:	e000      	b.n	8006572 <_read+0x16>
 8006570:	bf00      	nop
 8006572:	4601      	mov	r1, r0
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	1c5a      	adds	r2, r3, #1
 8006578:	60ba      	str	r2, [r7, #8]
 800657a:	b2ca      	uxtb	r2, r1
 800657c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	3301      	adds	r3, #1
 8006582:	617b      	str	r3, [r7, #20]
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	429a      	cmp	r2, r3
 800658a:	dbf0      	blt.n	800656e <_read+0x12>
	}

return len;
 800658c:	687b      	ldr	r3, [r7, #4]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b086      	sub	sp, #24
 800659a:	af00      	add	r7, sp, #0
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065a2:	2300      	movs	r3, #0
 80065a4:	617b      	str	r3, [r7, #20]
 80065a6:	e009      	b.n	80065bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	60ba      	str	r2, [r7, #8]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7ff fc6f 	bl	8005e94 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	3301      	adds	r3, #1
 80065ba:	617b      	str	r3, [r7, #20]
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	dbf1      	blt.n	80065a8 <_write+0x12>
	}
	return len;
 80065c4:	687b      	ldr	r3, [r7, #4]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3718      	adds	r7, #24
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <_close>:

int _close(int file)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b083      	sub	sp, #12
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
	return -1;
 80065d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80065da:	4618      	mov	r0, r3
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
 80065ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80065f6:	605a      	str	r2, [r3, #4]
	return 0;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <_isatty>:

int _isatty(int file)
{
 8006606:	b480      	push	{r7}
 8006608:	b083      	sub	sp, #12
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
	return 1;
 800660e:	2301      	movs	r3, #1
}
 8006610:	4618      	mov	r0, r3
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
	return 0;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3714      	adds	r7, #20
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
	...

08006638 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006640:	4a14      	ldr	r2, [pc, #80]	; (8006694 <_sbrk+0x5c>)
 8006642:	4b15      	ldr	r3, [pc, #84]	; (8006698 <_sbrk+0x60>)
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800664c:	4b13      	ldr	r3, [pc, #76]	; (800669c <_sbrk+0x64>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d102      	bne.n	800665a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006654:	4b11      	ldr	r3, [pc, #68]	; (800669c <_sbrk+0x64>)
 8006656:	4a12      	ldr	r2, [pc, #72]	; (80066a0 <_sbrk+0x68>)
 8006658:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800665a:	4b10      	ldr	r3, [pc, #64]	; (800669c <_sbrk+0x64>)
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4413      	add	r3, r2
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	429a      	cmp	r2, r3
 8006666:	d207      	bcs.n	8006678 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006668:	f00d fce8 	bl	801403c <__errno>
 800666c:	4603      	mov	r3, r0
 800666e:	220c      	movs	r2, #12
 8006670:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006672:	f04f 33ff 	mov.w	r3, #4294967295
 8006676:	e009      	b.n	800668c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006678:	4b08      	ldr	r3, [pc, #32]	; (800669c <_sbrk+0x64>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800667e:	4b07      	ldr	r3, [pc, #28]	; (800669c <_sbrk+0x64>)
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4413      	add	r3, r2
 8006686:	4a05      	ldr	r2, [pc, #20]	; (800669c <_sbrk+0x64>)
 8006688:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800668a:	68fb      	ldr	r3, [r7, #12]
}
 800668c:	4618      	mov	r0, r3
 800668e:	3718      	adds	r7, #24
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	200c0000 	.word	0x200c0000
 8006698:	00000400 	.word	0x00000400
 800669c:	200020dc 	.word	0x200020dc
 80066a0:	20002840 	.word	0x20002840

080066a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80066a8:	4b18      	ldr	r3, [pc, #96]	; (800670c <SystemInit+0x68>)
 80066aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ae:	4a17      	ldr	r2, [pc, #92]	; (800670c <SystemInit+0x68>)
 80066b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80066b8:	4b15      	ldr	r3, [pc, #84]	; (8006710 <SystemInit+0x6c>)
 80066ba:	2201      	movs	r2, #1
 80066bc:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80066be:	4b14      	ldr	r3, [pc, #80]	; (8006710 <SystemInit+0x6c>)
 80066c0:	2200      	movs	r2, #0
 80066c2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80066c4:	4b12      	ldr	r3, [pc, #72]	; (8006710 <SystemInit+0x6c>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80066ca:	4b11      	ldr	r3, [pc, #68]	; (8006710 <SystemInit+0x6c>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80066d0:	4b0f      	ldr	r3, [pc, #60]	; (8006710 <SystemInit+0x6c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a0e      	ldr	r2, [pc, #56]	; (8006710 <SystemInit+0x6c>)
 80066d6:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80066da:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80066de:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80066e0:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <SystemInit+0x6c>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80066e6:	4b0a      	ldr	r3, [pc, #40]	; (8006710 <SystemInit+0x6c>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a09      	ldr	r2, [pc, #36]	; (8006710 <SystemInit+0x6c>)
 80066ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066f0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80066f2:	4b07      	ldr	r3, [pc, #28]	; (8006710 <SystemInit+0x6c>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80066f8:	4b04      	ldr	r3, [pc, #16]	; (800670c <SystemInit+0x68>)
 80066fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80066fe:	609a      	str	r2, [r3, #8]
  #endif
}
 8006700:	bf00      	nop
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	e000ed00 	.word	0xe000ed00
 8006710:	46020c00 	.word	0x46020c00

08006714 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800671a:	1d3b      	adds	r3, r7, #4
 800671c:	2200      	movs	r2, #0
 800671e:	601a      	str	r2, [r3, #0]
 8006720:	605a      	str	r2, [r3, #4]
 8006722:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006724:	4b14      	ldr	r3, [pc, #80]	; (8006778 <MX_TIM7_Init+0x64>)
 8006726:	4a15      	ldr	r2, [pc, #84]	; (800677c <MX_TIM7_Init+0x68>)
 8006728:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 59170;
 800672a:	4b13      	ldr	r3, [pc, #76]	; (8006778 <MX_TIM7_Init+0x64>)
 800672c:	f24e 7222 	movw	r2, #59170	; 0xe722
 8006730:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006732:	4b11      	ldr	r3, [pc, #68]	; (8006778 <MX_TIM7_Init+0x64>)
 8006734:	2200      	movs	r2, #0
 8006736:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 51;
 8006738:	4b0f      	ldr	r3, [pc, #60]	; (8006778 <MX_TIM7_Init+0x64>)
 800673a:	2233      	movs	r2, #51	; 0x33
 800673c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800673e:	4b0e      	ldr	r3, [pc, #56]	; (8006778 <MX_TIM7_Init+0x64>)
 8006740:	2200      	movs	r2, #0
 8006742:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006744:	480c      	ldr	r0, [pc, #48]	; (8006778 <MX_TIM7_Init+0x64>)
 8006746:	f008 fca1 	bl	800f08c <HAL_TIM_Base_Init>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d001      	beq.n	8006754 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8006750:	f7ff fbc4 	bl	8005edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006754:	2300      	movs	r3, #0
 8006756:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006758:	2300      	movs	r3, #0
 800675a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800675c:	1d3b      	adds	r3, r7, #4
 800675e:	4619      	mov	r1, r3
 8006760:	4805      	ldr	r0, [pc, #20]	; (8006778 <MX_TIM7_Init+0x64>)
 8006762:	f009 f82d 	bl	800f7c0 <HAL_TIMEx_MasterConfigSynchronization>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800676c:	f7ff fbb6 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006770:	bf00      	nop
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	200020e0 	.word	0x200020e0
 800677c:	40001400 	.word	0x40001400

08006780 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a0e      	ldr	r2, [pc, #56]	; (80067c8 <HAL_TIM_Base_MspInit+0x48>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d116      	bne.n	80067c0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006792:	4b0e      	ldr	r3, [pc, #56]	; (80067cc <HAL_TIM_Base_MspInit+0x4c>)
 8006794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006798:	4a0c      	ldr	r2, [pc, #48]	; (80067cc <HAL_TIM_Base_MspInit+0x4c>)
 800679a:	f043 0320 	orr.w	r3, r3, #32
 800679e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80067a2:	4b0a      	ldr	r3, [pc, #40]	; (80067cc <HAL_TIM_Base_MspInit+0x4c>)
 80067a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067a8:	f003 0320 	and.w	r3, r3, #32
 80067ac:	60fb      	str	r3, [r7, #12]
 80067ae:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 8, 0);
 80067b0:	2200      	movs	r2, #0
 80067b2:	2108      	movs	r1, #8
 80067b4:	2032      	movs	r0, #50	; 0x32
 80067b6:	f000 fa45 	bl	8006c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80067ba:	2032      	movs	r0, #50	; 0x32
 80067bc:	f000 fa5c 	bl	8006c78 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80067c0:	bf00      	nop
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	40001400 	.word	0x40001400
 80067cc:	46020c00 	.word	0x46020c00

080067d0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80067d4:	4b22      	ldr	r3, [pc, #136]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067d6:	4a23      	ldr	r2, [pc, #140]	; (8006864 <MX_USART1_UART_Init+0x94>)
 80067d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80067da:	4b21      	ldr	r3, [pc, #132]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80067e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80067e2:	4b1f      	ldr	r3, [pc, #124]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80067e8:	4b1d      	ldr	r3, [pc, #116]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067ea:	2200      	movs	r2, #0
 80067ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80067ee:	4b1c      	ldr	r3, [pc, #112]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80067f4:	4b1a      	ldr	r3, [pc, #104]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067f6:	220c      	movs	r2, #12
 80067f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80067fa:	4b19      	ldr	r3, [pc, #100]	; (8006860 <MX_USART1_UART_Init+0x90>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006800:	4b17      	ldr	r3, [pc, #92]	; (8006860 <MX_USART1_UART_Init+0x90>)
 8006802:	2200      	movs	r2, #0
 8006804:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006806:	4b16      	ldr	r3, [pc, #88]	; (8006860 <MX_USART1_UART_Init+0x90>)
 8006808:	2200      	movs	r2, #0
 800680a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800680c:	4b14      	ldr	r3, [pc, #80]	; (8006860 <MX_USART1_UART_Init+0x90>)
 800680e:	2200      	movs	r2, #0
 8006810:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006812:	4b13      	ldr	r3, [pc, #76]	; (8006860 <MX_USART1_UART_Init+0x90>)
 8006814:	2200      	movs	r2, #0
 8006816:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006818:	4811      	ldr	r0, [pc, #68]	; (8006860 <MX_USART1_UART_Init+0x90>)
 800681a:	f009 f8d9 	bl	800f9d0 <HAL_UART_Init>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006824:	f7ff fb5a 	bl	8005edc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006828:	2100      	movs	r1, #0
 800682a:	480d      	ldr	r0, [pc, #52]	; (8006860 <MX_USART1_UART_Init+0x90>)
 800682c:	f009 fd56 	bl	80102dc <HAL_UARTEx_SetTxFifoThreshold>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006836:	f7ff fb51 	bl	8005edc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800683a:	2100      	movs	r1, #0
 800683c:	4808      	ldr	r0, [pc, #32]	; (8006860 <MX_USART1_UART_Init+0x90>)
 800683e:	f009 fd8b 	bl	8010358 <HAL_UARTEx_SetRxFifoThreshold>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006848:	f7ff fb48 	bl	8005edc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800684c:	4804      	ldr	r0, [pc, #16]	; (8006860 <MX_USART1_UART_Init+0x90>)
 800684e:	f009 fd0c 	bl	801026a <HAL_UARTEx_DisableFifoMode>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d001      	beq.n	800685c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006858:	f7ff fb40 	bl	8005edc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800685c:	bf00      	nop
 800685e:	bd80      	pop	{r7, pc}
 8006860:	2000212c 	.word	0x2000212c
 8006864:	40013800 	.word	0x40013800

08006868 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b0bc      	sub	sp, #240	; 0xf0
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006870:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006874:	2200      	movs	r2, #0
 8006876:	601a      	str	r2, [r3, #0]
 8006878:	605a      	str	r2, [r3, #4]
 800687a:	609a      	str	r2, [r3, #8]
 800687c:	60da      	str	r2, [r3, #12]
 800687e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006880:	f107 0310 	add.w	r3, r7, #16
 8006884:	22c8      	movs	r2, #200	; 0xc8
 8006886:	2100      	movs	r1, #0
 8006888:	4618      	mov	r0, r3
 800688a:	f00d fc01 	bl	8014090 <memset>
  if(uartHandle->Instance==USART1)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a26      	ldr	r2, [pc, #152]	; (800692c <HAL_UART_MspInit+0xc4>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d145      	bne.n	8006924 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006898:	f04f 0201 	mov.w	r2, #1
 800689c:	f04f 0300 	mov.w	r3, #0
 80068a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80068a4:	2300      	movs	r3, #0
 80068a6:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80068a8:	f107 0310 	add.w	r3, r7, #16
 80068ac:	4618      	mov	r0, r3
 80068ae:	f005 ffa3 	bl	800c7f8 <HAL_RCCEx_PeriphCLKConfig>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d001      	beq.n	80068bc <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80068b8:	f7ff fb10 	bl	8005edc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80068bc:	4b1c      	ldr	r3, [pc, #112]	; (8006930 <HAL_UART_MspInit+0xc8>)
 80068be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80068c2:	4a1b      	ldr	r2, [pc, #108]	; (8006930 <HAL_UART_MspInit+0xc8>)
 80068c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80068c8:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 80068cc:	4b18      	ldr	r3, [pc, #96]	; (8006930 <HAL_UART_MspInit+0xc8>)
 80068ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80068d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068d6:	60fb      	str	r3, [r7, #12]
 80068d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068da:	4b15      	ldr	r3, [pc, #84]	; (8006930 <HAL_UART_MspInit+0xc8>)
 80068dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068e0:	4a13      	ldr	r2, [pc, #76]	; (8006930 <HAL_UART_MspInit+0xc8>)
 80068e2:	f043 0301 	orr.w	r3, r3, #1
 80068e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80068ea:	4b11      	ldr	r3, [pc, #68]	; (8006930 <HAL_UART_MspInit+0xc8>)
 80068ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068f0:	f003 0301 	and.w	r3, r3, #1
 80068f4:	60bb      	str	r3, [r7, #8]
 80068f6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 80068f8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80068fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006900:	2302      	movs	r3, #2
 8006902:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006906:	2300      	movs	r3, #0
 8006908:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800690c:	2300      	movs	r3, #0
 800690e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006912:	2307      	movs	r3, #7
 8006914:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006918:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800691c:	4619      	mov	r1, r3
 800691e:	4805      	ldr	r0, [pc, #20]	; (8006934 <HAL_UART_MspInit+0xcc>)
 8006920:	f001 fff2 	bl	8008908 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006924:	bf00      	nop
 8006926:	37f0      	adds	r7, #240	; 0xf0
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	40013800 	.word	0x40013800
 8006930:	46020c00 	.word	0x46020c00
 8006934:	42020000 	.word	0x42020000

08006938 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8006938:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006970 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800693c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800693e:	e003      	b.n	8006948 <LoopCopyDataInit>

08006940 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006940:	4b0c      	ldr	r3, [pc, #48]	; (8006974 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006942:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006944:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006946:	3104      	adds	r1, #4

08006948 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006948:	480b      	ldr	r0, [pc, #44]	; (8006978 <LoopForever+0xa>)
	ldr	r3, =_edata
 800694a:	4b0c      	ldr	r3, [pc, #48]	; (800697c <LoopForever+0xe>)
	adds	r2, r0, r1
 800694c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800694e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006950:	d3f6      	bcc.n	8006940 <CopyDataInit>
	ldr	r2, =_sbss
 8006952:	4a0b      	ldr	r2, [pc, #44]	; (8006980 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006954:	e002      	b.n	800695c <LoopFillZerobss>

08006956 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006956:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006958:	f842 3b04 	str.w	r3, [r2], #4

0800695c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800695c:	4b09      	ldr	r3, [pc, #36]	; (8006984 <LoopForever+0x16>)
	cmp	r2, r3
 800695e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006960:	d3f9      	bcc.n	8006956 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006962:	f7ff fe9f 	bl	80066a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006966:	f00d fb6f 	bl	8014048 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800696a:	f7ff f9df 	bl	8005d2c <main>

0800696e <LoopForever>:

LoopForever:
    b LoopForever
 800696e:	e7fe      	b.n	800696e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8006970:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8006974:	08015258 	.word	0x08015258
	ldr	r0, =_sdata
 8006978:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800697c:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8006980:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8006984:	2000283c 	.word	0x2000283c

08006988 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006988:	e7fe      	b.n	8006988 <ADC1_IRQHandler>
	...

0800698c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006990:	4b11      	ldr	r3, [pc, #68]	; (80069d8 <HAL_Init+0x4c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a10      	ldr	r2, [pc, #64]	; (80069d8 <HAL_Init+0x4c>)
 8006996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800699a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800699c:	2003      	movs	r0, #3
 800699e:	f000 f946 	bl	8006c2e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80069a2:	f005 fd0d 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 80069a6:	4602      	mov	r2, r0
 80069a8:	4b0c      	ldr	r3, [pc, #48]	; (80069dc <HAL_Init+0x50>)
 80069aa:	6a1b      	ldr	r3, [r3, #32]
 80069ac:	f003 030f 	and.w	r3, r3, #15
 80069b0:	490b      	ldr	r1, [pc, #44]	; (80069e0 <HAL_Init+0x54>)
 80069b2:	5ccb      	ldrb	r3, [r1, r3]
 80069b4:	fa22 f303 	lsr.w	r3, r2, r3
 80069b8:	4a0a      	ldr	r2, [pc, #40]	; (80069e4 <HAL_Init+0x58>)
 80069ba:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80069bc:	200f      	movs	r0, #15
 80069be:	f7ff fd1d 	bl	80063fc <HAL_InitTick>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d001      	beq.n	80069cc <HAL_Init+0x40>
  {
    return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e002      	b.n	80069d2 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80069cc:	f7ff fcfc 	bl	80063c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	40022000 	.word	0x40022000
 80069dc:	46020c00 	.word	0x46020c00
 80069e0:	080150e4 	.word	0x080150e4
 80069e4:	20000004 	.word	0x20000004

080069e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80069e8:	b480      	push	{r7}
 80069ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80069ec:	4b06      	ldr	r3, [pc, #24]	; (8006a08 <HAL_IncTick+0x20>)
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	461a      	mov	r2, r3
 80069f2:	4b06      	ldr	r3, [pc, #24]	; (8006a0c <HAL_IncTick+0x24>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4413      	add	r3, r2
 80069f8:	4a04      	ldr	r2, [pc, #16]	; (8006a0c <HAL_IncTick+0x24>)
 80069fa:	6013      	str	r3, [r2, #0]
}
 80069fc:	bf00      	nop
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	2000000c 	.word	0x2000000c
 8006a0c:	200021bc 	.word	0x200021bc

08006a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a10:	b480      	push	{r7}
 8006a12:	af00      	add	r7, sp, #0
  return uwTick;
 8006a14:	4b03      	ldr	r3, [pc, #12]	; (8006a24 <HAL_GetTick+0x14>)
 8006a16:	681b      	ldr	r3, [r3, #0]
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop
 8006a24:	200021bc 	.word	0x200021bc

08006a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a30:	f7ff ffee 	bl	8006a10 <HAL_GetTick>
 8006a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a40:	d005      	beq.n	8006a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006a42:	4b0a      	ldr	r3, [pc, #40]	; (8006a6c <HAL_Delay+0x44>)
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	461a      	mov	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006a4e:	bf00      	nop
 8006a50:	f7ff ffde 	bl	8006a10 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d8f7      	bhi.n	8006a50 <HAL_Delay+0x28>
  {
  }
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	2000000c 	.word	0x2000000c

08006a70 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e023      	b.n	8006aca <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d106      	bne.n	8006a9c <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fe f9dc 	bl	8004e54 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Return function status */
  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <__NVIC_SetPriorityGrouping+0x44>)
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006af0:	4013      	ands	r3, r2
 8006af2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006afc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b06:	4a04      	ldr	r2, [pc, #16]	; (8006b18 <__NVIC_SetPriorityGrouping+0x44>)
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	60d3      	str	r3, [r2, #12]
}
 8006b0c:	bf00      	nop
 8006b0e:	3714      	adds	r7, #20
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr
 8006b18:	e000ed00 	.word	0xe000ed00

08006b1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b20:	4b04      	ldr	r3, [pc, #16]	; (8006b34 <__NVIC_GetPriorityGrouping+0x18>)
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	0a1b      	lsrs	r3, r3, #8
 8006b26:	f003 0307 	and.w	r3, r3, #7
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr
 8006b34:	e000ed00 	.word	0xe000ed00

08006b38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	4603      	mov	r3, r0
 8006b40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	db0b      	blt.n	8006b62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b4a:	79fb      	ldrb	r3, [r7, #7]
 8006b4c:	f003 021f 	and.w	r2, r3, #31
 8006b50:	4907      	ldr	r1, [pc, #28]	; (8006b70 <__NVIC_EnableIRQ+0x38>)
 8006b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b56:	095b      	lsrs	r3, r3, #5
 8006b58:	2001      	movs	r0, #1
 8006b5a:	fa00 f202 	lsl.w	r2, r0, r2
 8006b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006b62:	bf00      	nop
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	e000e100 	.word	0xe000e100

08006b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	6039      	str	r1, [r7, #0]
 8006b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	db0a      	blt.n	8006b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	b2da      	uxtb	r2, r3
 8006b8c:	490c      	ldr	r1, [pc, #48]	; (8006bc0 <__NVIC_SetPriority+0x4c>)
 8006b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b92:	0112      	lsls	r2, r2, #4
 8006b94:	b2d2      	uxtb	r2, r2
 8006b96:	440b      	add	r3, r1
 8006b98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b9c:	e00a      	b.n	8006bb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	b2da      	uxtb	r2, r3
 8006ba2:	4908      	ldr	r1, [pc, #32]	; (8006bc4 <__NVIC_SetPriority+0x50>)
 8006ba4:	79fb      	ldrb	r3, [r7, #7]
 8006ba6:	f003 030f 	and.w	r3, r3, #15
 8006baa:	3b04      	subs	r3, #4
 8006bac:	0112      	lsls	r2, r2, #4
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	440b      	add	r3, r1
 8006bb2:	761a      	strb	r2, [r3, #24]
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr
 8006bc0:	e000e100 	.word	0xe000e100
 8006bc4:	e000ed00 	.word	0xe000ed00

08006bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b089      	sub	sp, #36	; 0x24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	f1c3 0307 	rsb	r3, r3, #7
 8006be2:	2b04      	cmp	r3, #4
 8006be4:	bf28      	it	cs
 8006be6:	2304      	movcs	r3, #4
 8006be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	3304      	adds	r3, #4
 8006bee:	2b06      	cmp	r3, #6
 8006bf0:	d902      	bls.n	8006bf8 <NVIC_EncodePriority+0x30>
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	3b03      	subs	r3, #3
 8006bf6:	e000      	b.n	8006bfa <NVIC_EncodePriority+0x32>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	fa02 f303 	lsl.w	r3, r2, r3
 8006c06:	43da      	mvns	r2, r3
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	401a      	ands	r2, r3
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c10:	f04f 31ff 	mov.w	r1, #4294967295
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	fa01 f303 	lsl.w	r3, r1, r3
 8006c1a:	43d9      	mvns	r1, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c20:	4313      	orrs	r3, r2
         );
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3724      	adds	r7, #36	; 0x24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b082      	sub	sp, #8
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7ff ff4c 	bl	8006ad4 <__NVIC_SetPriorityGrouping>
}
 8006c3c:	bf00      	nop
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b086      	sub	sp, #24
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
 8006c50:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006c52:	f7ff ff63 	bl	8006b1c <__NVIC_GetPriorityGrouping>
 8006c56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	68b9      	ldr	r1, [r7, #8]
 8006c5c:	6978      	ldr	r0, [r7, #20]
 8006c5e:	f7ff ffb3 	bl	8006bc8 <NVIC_EncodePriority>
 8006c62:	4602      	mov	r2, r0
 8006c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c68:	4611      	mov	r1, r2
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7ff ff82 	bl	8006b74 <__NVIC_SetPriority>
}
 8006c70:	bf00      	nop
 8006c72:	3718      	adds	r7, #24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	4603      	mov	r3, r0
 8006c80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7ff ff56 	bl	8006b38 <__NVIC_EnableIRQ>
}
 8006c8c:	bf00      	nop
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e037      	b.n	8006d16 <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d119      	bne.n	8006ce6 <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a1a      	ldr	r2, [pc, #104]	; (8006d20 <HAL_DCACHE_Init+0x8c>)
 8006cb6:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1a      	ldr	r2, [pc, #104]	; (8006d24 <HAL_DCACHE_Init+0x90>)
 8006cbc:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a19      	ldr	r2, [pc, #100]	; (8006d28 <HAL_DCACHE_Init+0x94>)
 8006cc2:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a19      	ldr	r2, [pc, #100]	; (8006d2c <HAL_DCACHE_Init+0x98>)
 8006cc8:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a18      	ldr	r2, [pc, #96]	; (8006d30 <HAL_DCACHE_Init+0x9c>)
 8006cce:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	69db      	ldr	r3, [r3, #28]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d102      	bne.n	8006cde <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a16      	ldr	r2, [pc, #88]	; (8006d34 <HAL_DCACHE_Init+0xa0>)
 8006cdc:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	629a      	str	r2, [r3, #40]	; 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f81e 	bl	8006d4c <HAL_DCACHE_Enable>
 8006d10:	4603      	mov	r3, r0
 8006d12:	73fb      	strb	r3, [r7, #15]

  return status;
 8006d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	08006deb 	.word	0x08006deb
 8006d24:	08006d9b 	.word	0x08006d9b
 8006d28:	08006daf 	.word	0x08006daf
 8006d2c:	08006dd7 	.word	0x08006dd7
 8006d30:	08006dc3 	.word	0x08006dc3
 8006d34:	08006d39 	.word	0x08006d39

08006d38 <HAL_DCACHE_MspInit>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef *hdcache)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_MspInit can be implemented in the user file
   */
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d54:	2300      	movs	r3, #0
 8006d56:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d101      	bne.n	8006d62 <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e015      	b.n	8006d8e <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f003 0309 	and.w	r3, r3, #9
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8006d70:	2302      	movs	r3, #2
 8006d72:	73fb      	strb	r3, [r7, #15]
 8006d74:	e00a      	b.n	8006d8c <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f042 0201 	orr.w	r2, r2, #1
 8006d8a:	601a      	str	r2, [r3, #0]
  }

  return status;
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr

08006d9a <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006d9a:	b480      	push	{r7}
 8006d9c:	b083      	sub	sp, #12
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 8006da2:	bf00      	nop
 8006da4:	370c      	adds	r7, #12
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr

08006dae <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006dae:	b480      	push	{r7}
 8006db0:	b083      	sub	sp, #12
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 8006db6:	bf00      	nop
 8006db8:	370c      	adds	r7, #12
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr

08006dc2 <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b083      	sub	sp, #12
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 8006dca:	bf00      	nop
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b083      	sub	sp, #12
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 8006dde:	bf00      	nop
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b083      	sub	sp, #12
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
	...

08006e00 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e069      	b.n	8006ee6 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d102      	bne.n	8006e24 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7fe f884 	bl	8004f2c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2202      	movs	r2, #2
 8006e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	625a      	str	r2, [r3, #36]	; 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6819      	ldr	r1, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	4b2a      	ldr	r3, [pc, #168]	; (8006ef0 <HAL_DCMI_Init+0xf0>)
 8006e46:	400b      	ands	r3, r1
 8006e48:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	6819      	ldr	r1, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006e5e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006e6a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006e76:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006e82:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e88:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e8e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	2b10      	cmp	r3, #16
 8006e9e:	d112      	bne.n	8006ec6 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	7f1b      	ldrb	r3, [r3, #28]
 8006ea4:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	7f5b      	ldrb	r3, [r3, #29]
 8006eaa:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006eac:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	7f9b      	ldrb	r3, [r3, #30]
 8006eb2:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006eb4:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	7fdb      	ldrb	r3, [r3, #31]
 8006ebc:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006ec2:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006ec4:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68da      	ldr	r2, [r3, #12]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f042 021e 	orr.w	r2, r2, #30
 8006ed4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	ffe0f007 	.word	0xffe0f007

08006ef4 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08a      	sub	sp, #40	; 0x28
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
 8006f00:	603b      	str	r3, [r7, #0]
  uint32_t tmp_length = Length;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	623b      	str	r3, [r7, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8006f06:	2300      	movs	r3, #0
 8006f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d101      	bne.n	8006f1a <HAL_DCMI_Start_DMA+0x26>
 8006f16:	2302      	movs	r3, #2
 8006f18:	e189      	b.n	800722e <HAL_DCMI_Start_DMA+0x33a>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2202      	movs	r2, #2
 8006f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f38:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f022 0202 	bic.w	r2, r2, #2
 8006f48:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6819      	ldr	r1, [r3, #0]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68ba      	ldr	r2, [r7, #8]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f5e:	4a99      	ldr	r2, [pc, #612]	; (80071c4 <HAL_DCMI_Start_DMA+0x2d0>)
 8006f60:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f66:	4a98      	ldr	r2, [pc, #608]	; (80071c8 <HAL_DCMI_Start_DMA+0x2d4>)
 8006f68:	669a      	str	r2, [r3, #104]	; 0x68

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f6e:	2200      	movs	r2, #0
 8006f70:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	639a      	str	r2, [r3, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	641a      	str	r2, [r3, #64]	; 0x40
  hdcmi->XferSize = 0;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	63da      	str	r2, [r3, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	645a      	str	r2, [r3, #68]	; 0x44

  /* Length should be converted to number of bytes */
  tmp_length = tmp_length * 4U;
 8006f8a:	6a3b      	ldr	r3, [r7, #32]
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	623b      	str	r3, [r7, #32]

  if (tmp_length <= 0xFFFFU)
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f96:	d24c      	bcs.n	8007032 <HAL_DCMI_Start_DMA+0x13e>
  {
    /* Continuoues Mode */
    /* Enable the DMA Stream */
    if ((hdcmi->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d037      	beq.n	8007016 <HAL_DCMI_Start_DMA+0x122>
    {
      if ((hdcmi->DMA_Handle->LinkedListQueue != 0U) && (hdcmi->DMA_Handle->LinkedListQueue->Head != 0U))
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006faa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d023      	beq.n	8006ff8 <HAL_DCMI_Start_DMA+0x104>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d01d      	beq.n	8006ff8 <HAL_DCMI_Start_DMA+0x104>
      {
        /* Set Source , Destination , Length for DMA Xfer */

        /* Set DMA data size           */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = tmp_length;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6a3a      	ldr	r2, [r7, #32]
 8006fc6:	609a      	str	r2, [r3, #8]
        /* Set DMA source address      */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
            (uint32_t)&hdcmi->Instance->DR;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f103 0228 	add.w	r2, r3, #40	; 0x28
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60da      	str	r2, [r3, #12]
        /* Set DMA destination address */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	611a      	str	r2, [r3, #16]

        status = HAL_DMAEx_List_Start_IT(hdcmi->DMA_Handle);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fe80 	bl	8007cf0 <HAL_DMAEx_List_Start_IT>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006ff6:	e0f9      	b.n	80071ec <HAL_DCMI_Start_DMA+0x2f8>
      }
      else
      {
        /* Set Error Code */
        hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2240      	movs	r2, #64	; 0x40
 8006ffc:	64da      	str	r2, [r3, #76]	; 0x4c
        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        /* Release Lock */
        __HAL_UNLOCK(hdcmi);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        /* Return function status */
        status = HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007014:	e0ea      	b.n	80071ec <HAL_DCMI_Start_DMA+0x2f8>
      }
    }
    else
    {
      status = HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, tmp_length);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3328      	adds	r3, #40	; 0x28
 8007020:	4619      	mov	r1, r3
 8007022:	6a3b      	ldr	r3, [r7, #32]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	f000 fa5a 	bl	80074de <HAL_DMA_Start_IT>
 800702a:	4603      	mov	r3, r0
 800702c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007030:	e0dc      	b.n	80071ec <HAL_DCMI_Start_DMA+0x2f8>
  {
    /* Double buffering is used through 2 Nodes
       Calculate the elementary size to be transferred by each node */

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2201      	movs	r2, #1
 8007036:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferSize = tmp_length;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6a3a      	ldr	r2, [r7, #32]
 800703c:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	645a      	str	r2, [r3, #68]	; 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8007044:	e009      	b.n	800705a <HAL_DCMI_Start_DMA+0x166>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704a:	085a      	lsrs	r2, r3, #1
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007054:	005a      	lsls	r2, r3, #1
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	639a      	str	r2, [r3, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800705e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007062:	d2f0      	bcs.n	8007046 <HAL_DCMI_Start_DMA+0x152>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 1U);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007068:	1e5a      	subs	r2, r3, #1
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	641a      	str	r2, [r3, #64]	; 0x40

    if ((hdcmi->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800707a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800707c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 80a3 	beq.w	80071cc <HAL_DCMI_Start_DMA+0x2d8>
    {
      if ((hdcmi->DMA_Handle->LinkedListQueue != 0U) && (hdcmi->DMA_Handle->LinkedListQueue->Head != 0U))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800708a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800708c:	2b00      	cmp	r3, #0
 800708e:	f000 808a 	beq.w	80071a6 <HAL_DCMI_Start_DMA+0x2b2>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	f000 8083 	beq.w	80071a6 <HAL_DCMI_Start_DMA+0x2b2>
      {
        /* Update first node */

        /* Set DMA Data size */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hdcmi->XferSize ;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80070ac:	609a      	str	r2, [r3, #8]

        /* Set DMA Source address */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
            (uint32_t)&hdcmi->Instance->DR;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f103 0228 	add.w	r2, r3, #40	; 0x28
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	60da      	str	r2, [r3, #12]

        /* Set DMA Destination address */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	611a      	str	r2, [r3, #16]

        /* Get CLLR offset */
        cllr_offset = (hdcmi->DMA_Handle->LinkedListQueue->Head->NodeInfo & NODE_CLLR_IDX) >> 8U;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	0a1b      	lsrs	r3, r3, #8
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	61fb      	str	r3, [r7, #28]

        /* Update second node */
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	69fa      	ldr	r2, [r7, #28]
 80070e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d04b      	beq.n	8007188 <HAL_DCMI_Start_DMA+0x294>
        {
          tmp1 = (uint32_t)hdcmi->DMA_Handle->LinkedListQueue->Head ;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	61bb      	str	r3, [r7, #24]
          tmp2 = hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset];
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	69fa      	ldr	r2, [r7, #28]
 8007104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007108:	617b      	str	r3, [r7, #20]
          /* Update second node */

          /* Set DMA Data size */
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	0c1b      	lsrs	r3, r3, #16
 800710e:	041b      	lsls	r3, r3, #16
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hdcmi->XferSize;
 8007110:	6979      	ldr	r1, [r7, #20]
 8007112:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8007116:	400a      	ands	r2, r1
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007118:	4313      	orrs	r3, r2
 800711a:	461a      	mov	r2, r3
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hdcmi->XferSize;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007120:	6093      	str	r3, [r2, #8]

          /* Set DMA Source address */
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
                                   (uint32_t)&hdcmi->Instance->DR;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f103 0028 	add.w	r0, r3, #40	; 0x28
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	0c1b      	lsrs	r3, r3, #16
 800712e:	041b      	lsls	r3, r3, #16
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 8007130:	6979      	ldr	r1, [r7, #20]
 8007132:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8007136:	400a      	ands	r2, r1
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007138:	4313      	orrs	r3, r2
                                   (uint32_t)&hdcmi->Instance->DR;
 800713a:	4602      	mov	r2, r0
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 800713c:	60da      	str	r2, [r3, #12]

          /* Set DMA Destination address */
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = \
                                   (uint32_t)pData + hdcmi->XferSize;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	0c1b      	lsrs	r3, r3, #16
 8007146:	041b      	lsls	r3, r3, #16
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = \
 8007148:	6978      	ldr	r0, [r7, #20]
 800714a:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800714e:	4002      	ands	r2, r0
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007150:	4313      	orrs	r3, r2
 8007152:	461a      	mov	r2, r3
                                   (uint32_t)pData + hdcmi->XferSize;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	440b      	add	r3, r1
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = \
 8007158:	6113      	str	r3, [r2, #16]

          if (HAL_DMAEx_List_Start_IT(hdcmi->DMA_Handle) != HAL_OK)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800715e:	4618      	mov	r0, r3
 8007160:	f000 fdc6 	bl	8007cf0 <HAL_DMAEx_List_Start_IT>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d03f      	beq.n	80071ea <HAL_DCMI_Start_DMA+0x2f6>
          {
            /* Set Error Code */
            hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2240      	movs	r2, #64	; 0x40
 800716e:	64da      	str	r2, [r3, #76]	; 0x4c
            /* Change DCMI state */
            hdcmi->State = HAL_DCMI_STATE_READY;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            /* Release Lock */
            __HAL_UNLOCK(hdcmi);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            /* Return function status */
            status = HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 8007186:	e030      	b.n	80071ea <HAL_DCMI_Start_DMA+0x2f6>
          }
        }
        else
        {
          /* Set Error Code */
          hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2240      	movs	r2, #64	; 0x40
 800718c:	64da      	str	r2, [r3, #76]	; 0x4c
          /* Change DCMI state */
          hdcmi->State = HAL_DCMI_STATE_READY;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2201      	movs	r2, #1
 8007192:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Release Lock */
          __HAL_UNLOCK(hdcmi);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          /* Return function status */
          status = HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 80071a4:	e021      	b.n	80071ea <HAL_DCMI_Start_DMA+0x2f6>
        }
      }
      else
      {
        /* Set Error Code */
        hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2240      	movs	r2, #64	; 0x40
 80071aa:	64da      	str	r2, [r3, #76]	; 0x4c
        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        /* Release Lock */
        __HAL_UNLOCK(hdcmi);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        /* Return function status */
        status = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80071c2:	e013      	b.n	80071ec <HAL_DCMI_Start_DMA+0x2f8>
 80071c4:	08007399 	.word	0x08007399
 80071c8:	080074a5 	.word	0x080074a5
      }
    }
    else
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2240      	movs	r2, #64	; 0x40
 80071d0:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      status = HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80071e8:	e000      	b.n	80071ec <HAL_DCMI_Start_DMA+0x2f8>
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 80071ea:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80071ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10c      	bne.n	800720e <HAL_DCMI_Start_DMA+0x31a>
  {
    /* Enable Capture */
    hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f042 0201 	orr.w	r2, r2, #1
 8007202:	601a      	str	r2, [r3, #0]

    /* Release Lock */
    __HAL_UNLOCK(hdcmi);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800720c:	e00d      	b.n	800722a <HAL_DCMI_Start_DMA+0x336>
  }
  else
  {
    /* Set Error Code */
    hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2240      	movs	r2, #64	; 0x40
 8007212:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_READY;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Release Lock */
    __HAL_UNLOCK(hdcmi);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    /* Return function status */
    status = HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Return function status */
  return status;
 800722a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800722e:	4618      	mov	r0, r3
 8007230:	3728      	adds	r7, #40	; 0x28
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop

08007238 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	691b      	ldr	r3, [r3, #16]
 8007246:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f003 0304 	and.w	r3, r3, #4
 800724e:	2b00      	cmp	r3, #0
 8007250:	d01e      	beq.n	8007290 <HAL_DCMI_IRQHandler+0x58>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2204      	movs	r2, #4
 8007258:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800725e:	f043 0202 	orr.w	r2, r3, #2
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2204      	movs	r2, #4
 800726a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007272:	4a39      	ldr	r2, [pc, #228]	; (8007358 <HAL_DCMI_IRQHandler+0x120>)
 8007274:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800727a:	4618      	mov	r0, r3
 800727c:	f000 fa0b 	bl	8007696 <HAL_DMA_Abort_IT>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d004      	beq.n	8007290 <HAL_DCMI_IRQHandler+0x58>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800728a:	4618      	mov	r0, r3
 800728c:	f000 f90a 	bl	80074a4 <DCMI_DMAError>
    }
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f003 0302 	and.w	r3, r3, #2
 8007296:	2b00      	cmp	r3, #0
 8007298:	d01e      	beq.n	80072d8 <HAL_DCMI_IRQHandler+0xa0>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2202      	movs	r2, #2
 80072a0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072a6:	f043 0201 	orr.w	r2, r3, #1
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2204      	movs	r2, #4
 80072b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072ba:	4a27      	ldr	r2, [pc, #156]	; (8007358 <HAL_DCMI_IRQHandler+0x120>)
 80072bc:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 f9e7 	bl	8007696 <HAL_DMA_Abort_IT>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d004      	beq.n	80072d8 <HAL_DCMI_IRQHandler+0xa0>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 f8e6 	bl	80074a4 <DCMI_DMAError>
    }
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f003 0310 	and.w	r3, r3, #16
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d006      	beq.n	80072f0 <HAL_DCMI_IRQHandler+0xb8>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2210      	movs	r2, #16
 80072e8:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 f840 	bl	8007370 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f003 0308 	and.w	r3, r3, #8
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d006      	beq.n	8007308 <HAL_DCMI_IRQHandler+0xd0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2208      	movs	r2, #8
 8007300:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f83e 	bl	8007384 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d01d      	beq.n	800734e <HAL_DCMI_IRQHandler+0x116>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0302 	and.w	r3, r3, #2
 800731c:	2b02      	cmp	r3, #2
 800731e:	d107      	bne.n	8007330 <HAL_DCMI_IRQHandler+0xf8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68da      	ldr	r2, [r3, #12]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f022 021e 	bic.w	r2, r2, #30
 800732e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68da      	ldr	r2, [r3, #12]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 0201 	bic.w	r2, r2, #1
 800733e:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2201      	movs	r2, #1
 8007346:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7fa f93f 	bl	80015cc <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 800734e:	bf00      	nop
 8007350:	3710      	adds	r7, #16
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	080074a5 	.word	0x080074a5

0800735c <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 800738c:	bf00      	nop
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007398:	b480      	push	{r7}
 800739a:	b08b      	sub	sp, #44	; 0x2c
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t transfernumber;
  uint32_t transfercount;
  uint32_t transfersize ;

  /* Update Nodes destinations */
  if (hdcmi->XferSize != 0U)
 80073a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d061      	beq.n	8007472 <DCMI_DMAXferCplt+0xda>
  {
    pbuff          = hdcmi->pBuffPtr;
 80073ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073b2:	623b      	str	r3, [r7, #32]
    transfernumber = hdcmi->XferTransferNumber;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b8:	61fb      	str	r3, [r7, #28]
    transfercount  = hdcmi->XferCount;
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073be:	61bb      	str	r3, [r7, #24]
    transfersize   = hdcmi->XferSize;
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073c4:	617b      	str	r3, [r7, #20]

    tmp1 = hdcmi->DMA_Handle->Instance->CLLR & DMA_CLLR_LA;
 80073c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80073ce:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80073d2:	4013      	ands	r3, r2
 80073d4:	613b      	str	r3, [r7, #16]
    tmp2 = hdcmi->DMA_Handle->Instance->CLBAR & DMA_CLBAR_LBA;
 80073d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	0c1b      	lsrs	r3, r3, #16
 80073e0:	041b      	lsls	r3, r3, #16
 80073e2:	60fb      	str	r3, [r7, #12]
    pnode = (DMA_NodeTypeDef *)(uint32_t)(tmp1 | tmp2);
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	60bb      	str	r3, [r7, #8]

    if (hdcmi->XferCount > 1U)
 80073ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d910      	bls.n	8007416 <DCMI_DMAXferCplt+0x7e>
    {
      pnode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pbuff + ((transfernumber - transfercount + 2U) * transfersize);
 80073f4:	69fa      	ldr	r2, [r7, #28]
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	3302      	adds	r3, #2
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	fb03 f202 	mul.w	r2, r3, r2
 8007402:	6a3b      	ldr	r3, [r7, #32]
 8007404:	441a      	add	r2, r3
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	611a      	str	r2, [r3, #16]
      hdcmi->XferCount--;
 800740a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740e:	1e5a      	subs	r2, r3, #1
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
    }
  }
}
 8007414:	e040      	b.n	8007498 <DCMI_DMAXferCplt+0x100>
    else if (hdcmi->XferCount == 1U)
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741a:	2b01      	cmp	r3, #1
 800741c:	d109      	bne.n	8007432 <DCMI_DMAXferCplt+0x9a>
      pnode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = hdcmi->pBuffPtr;
 800741e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007420:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	611a      	str	r2, [r3, #16]
      hdcmi->XferCount--;
 8007426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800742a:	1e5a      	subs	r2, r3, #1
 800742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007430:	e032      	b.n	8007498 <DCMI_DMAXferCplt+0x100>
      pnode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = hdcmi->pBuffPtr + hdcmi->XferSize;
 8007432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007434:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743a:	441a      	add	r2, r3
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	611a      	str	r2, [r3, #16]
      if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_CONTINUOUS)
 8007440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d104      	bne.n	8007458 <DCMI_DMAXferCplt+0xc0>
        hdcmi->XferCount = hdcmi->XferTransferNumber ;
 800744e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007454:	639a      	str	r2, [r3, #56]	; 0x38
 8007456:	e003      	b.n	8007460 <DCMI_DMAXferCplt+0xc8>
        hdcmi->State = HAL_DCMI_STATE_READY;
 8007458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68da      	ldr	r2, [r3, #12]
 8007466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f042 0201 	orr.w	r2, r2, #1
 800746e:	60da      	str	r2, [r3, #12]
}
 8007470:	e012      	b.n	8007498 <DCMI_DMAXferCplt+0x100>
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68da      	ldr	r2, [r3, #12]
 8007478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f042 0201 	orr.w	r2, r2, #1
 8007480:	60da      	str	r2, [r3, #12]
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8007482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b02      	cmp	r3, #2
 800748e:	d103      	bne.n	8007498 <DCMI_DMAXferCplt+0x100>
      hdcmi->State = HAL_DCMI_STATE_READY;
 8007490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007492:	2201      	movs	r2, #1
 8007494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 8007498:	bf00      	nop
 800749a:	372c      	adds	r7, #44	; 0x2c
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074b0:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_ULE)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d009      	beq.n	80074d0 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	64da      	str	r2, [r3, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f7ff ff43 	bl	800735c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

}
 80074d6:	bf00      	nop
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}

080074de <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 80074de:	b580      	push	{r7, lr}
 80074e0:	b084      	sub	sp, #16
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	60f8      	str	r0, [r7, #12]
 80074e6:	60b9      	str	r1, [r7, #8]
 80074e8:	607a      	str	r2, [r7, #4]
 80074ea:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d101      	bne.n	80074f6 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e04f      	b.n	8007596 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d101      	bne.n	8007504 <HAL_DMA_Start_IT+0x26>
 8007500:	2302      	movs	r3, #2
 8007502:	e048      	b.n	8007596 <HAL_DMA_Start_IT+0xb8>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007512:	b2db      	uxtb	r3, r3
 8007514:	2b01      	cmp	r3, #1
 8007516:	d136      	bne.n	8007586 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2202      	movs	r2, #2
 800751c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	659a      	str	r2, [r3, #88]	; 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	68b9      	ldr	r1, [r7, #8]
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 fa8b 	bl	8007a48 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	695a      	ldr	r2, [r3, #20]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 42ba 	orr.w	r2, r2, #23808	; 0x5d00
 8007540:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007546:	2b00      	cmp	r3, #0
 8007548:	d007      	beq.n	800755a <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	695a      	ldr	r2, [r3, #20]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007558:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800755e:	2b00      	cmp	r3, #0
 8007560:	d007      	beq.n	8007572 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007570:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	695a      	ldr	r2, [r3, #20]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0201 	orr.w	r2, r2, #1
 8007580:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
 8007584:	e007      	b.n	8007596 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2240      	movs	r2, #64	; 0x40
 800758a:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_UNLOCK(hdma);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}

0800759e <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 800759e:	b580      	push	{r7, lr}
 80075a0:	b084      	sub	sp, #16
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80075a6:	f7ff fa33 	bl	8006a10 <HAL_GetTick>
 80075aa:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e06b      	b.n	800768e <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d008      	beq.n	80075d4 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2220      	movs	r2, #32
 80075c6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e05c      	b.n	800768e <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	695a      	ldr	r2, [r3, #20]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f042 0204 	orr.w	r2, r2, #4
 80075e2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2205      	movs	r2, #5
 80075e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80075ec:	e020      	b.n	8007630 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80075ee:	f7ff fa0f 	bl	8006a10 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b05      	cmp	r3, #5
 80075fa:	d919      	bls.n	8007630 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007600:	f043 0210 	orr.w	r2, r3, #16
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	659a      	str	r2, [r3, #88]	; 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2203      	movs	r2, #3
 800760c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007618:	2b00      	cmp	r3, #0
 800761a:	d003      	beq.n	8007624 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007620:	2201      	movs	r2, #1
 8007622:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        return HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e02e      	b.n	800768e <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d0d7      	beq.n	80075ee <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	695a      	ldr	r2, [r3, #20]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f042 0202 	orr.w	r2, r2, #2
 800764c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2204      	movs	r2, #4
 8007652:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 800765e:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800766c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007670:	2b00      	cmp	r3, #0
 8007672:	d007      	beq.n	8007684 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007678:	2201      	movs	r2, #1
 800767a:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2200      	movs	r2, #0
 8007682:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8007696:	b480      	push	{r7}
 8007698:	b083      	sub	sp, #12
 800769a:	af00      	add	r7, sp, #0
 800769c:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d101      	bne.n	80076a8 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	e019      	b.n	80076dc <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d004      	beq.n	80076be <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2220      	movs	r2, #32
 80076b8:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e00e      	b.n	80076dc <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2204      	movs	r2, #4
 80076c2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	695b      	ldr	r3, [r3, #20]
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	6812      	ldr	r2, [r2, #0]
 80076d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80076d4:	f043 0304 	orr.w	r3, r3, #4
 80076d8:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80076f8:	f023 030f 	bic.w	r3, r3, #15
 80076fc:	60fb      	str	r3, [r7, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007706:	3b50      	subs	r3, #80	; 0x50
 8007708:	09db      	lsrs	r3, r3, #7
 800770a:	f003 031f 	and.w	r3, r3, #31
 800770e:	2201      	movs	r2, #1
 8007710:	fa02 f303 	lsl.w	r3, r2, r3
 8007714:	60bb      	str	r3, [r7, #8]

  /* Global Interrupt Flag management *********************************************************************************/
  if (IS_DMA_GLOBAL_ACTIVE_FLAG(p_dma_instance, global_it_flag) == 0U)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	68da      	ldr	r2, [r3, #12]
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	4013      	ands	r3, r2
 800771e:	2b00      	cmp	r3, #0
 8007720:	f000 8150 	beq.w	80079c4 <HAL_DMA_IRQHandler+0x2dc>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800772e:	2b00      	cmp	r3, #0
 8007730:	d011      	beq.n	8007756 <HAL_DMA_IRQHandler+0x6e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00a      	beq.n	8007756 <HAL_DMA_IRQHandler+0x6e>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007748:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800774e:	f043 0201 	orr.w	r2, r3, #1
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007760:	2b00      	cmp	r3, #0
 8007762:	d011      	beq.n	8007788 <HAL_DMA_IRQHandler+0xa0>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00a      	beq.n	8007788 <HAL_DMA_IRQHandler+0xa0>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800777a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007780:	f043 0202 	orr.w	r2, r3, #2
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007792:	2b00      	cmp	r3, #0
 8007794:	d011      	beq.n	80077ba <HAL_DMA_IRQHandler+0xd2>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d00a      	beq.n	80077ba <HAL_DMA_IRQHandler+0xd2>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80077ac:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077b2:	f043 0204 	orr.w	r2, r3, #4
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d011      	beq.n	80077ec <HAL_DMA_IRQHandler+0x104>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d00a      	beq.n	80077ec <HAL_DMA_IRQHandler+0x104>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80077de:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077e4:	f043 0208 	orr.w	r2, r3, #8
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	691b      	ldr	r3, [r3, #16]
 80077f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d013      	beq.n	8007822 <HAL_DMA_IRQHandler+0x13a>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	695b      	ldr	r3, [r3, #20]
 8007800:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00c      	beq.n	8007822 <HAL_DMA_IRQHandler+0x13a>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007810:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007816:	2b00      	cmp	r3, #0
 8007818:	d003      	beq.n	8007822 <HAL_DMA_IRQHandler+0x13a>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	691b      	ldr	r3, [r3, #16]
 8007828:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d055      	beq.n	80078dc <HAL_DMA_IRQHandler+0x1f4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d04e      	beq.n	80078dc <HAL_DMA_IRQHandler+0x1f4>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007846:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800784e:	b2db      	uxtb	r3, r3
 8007850:	2b04      	cmp	r3, #4
 8007852:	d137      	bne.n	80078c4 <HAL_DMA_IRQHandler+0x1dc>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695a      	ldr	r2, [r3, #20]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007862:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	695a      	ldr	r2, [r3, #20]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f042 0202 	orr.w	r2, r2, #2
 8007872:	615a      	str	r2, [r3, #20]

        if ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d004      	beq.n	800788c <HAL_DMA_IRQHandler+0x1a4>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2203      	movs	r2, #3
 8007886:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800788a:	e003      	b.n	8007894 <HAL_DMA_IRQHandler+0x1ac>
        }
        else
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        }

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <HAL_DMA_IRQHandler+0x1c0>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078a4:	2201      	movs	r2, #1
 80078a6:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 8087 	beq.w	80079c8 <HAL_DMA_IRQHandler+0x2e0>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4798      	blx	r3
        }

        return;
 80078c2:	e081      	b.n	80079c8 <HAL_DMA_IRQHandler+0x2e0>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2205      	movs	r2, #5
 80078c8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d003      	beq.n	80078dc <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d039      	beq.n	800795e <HAL_DMA_IRQHandler+0x276>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d032      	beq.n	800795e <HAL_DMA_IRQHandler+0x276>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007900:	2b00      	cmp	r3, #0
 8007902:	d012      	beq.n	800792a <HAL_DMA_IRQHandler+0x242>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800790a:	2b00      	cmp	r3, #0
 800790c:	d116      	bne.n	800793c <HAL_DMA_IRQHandler+0x254>
        {
          if (hdma->Instance->CBR1 == 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007914:	2b00      	cmp	r3, #0
 8007916:	d111      	bne.n	800793c <HAL_DMA_IRQHandler+0x254>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007924:	2201      	movs	r2, #1
 8007926:	731a      	strb	r2, [r3, #12]
 8007928:	e008      	b.n	800793c <HAL_DMA_IRQHandler+0x254>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007930:	2b00      	cmp	r3, #0
 8007932:	d103      	bne.n	800793c <HAL_DMA_IRQHandler+0x254>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007944:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007952:	2b00      	cmp	r3, #0
 8007954:	d003      	beq.n	800795e <HAL_DMA_IRQHandler+0x276>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007962:	2b00      	cmp	r3, #0
 8007964:	d031      	beq.n	80079ca <HAL_DMA_IRQHandler+0x2e2>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	695a      	ldr	r2, [r3, #20]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f042 0202 	orr.w	r2, r2, #2
 8007974:	615a      	str	r2, [r3, #20]

    if ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	695b      	ldr	r3, [r3, #20]
 800797c:	f003 0301 	and.w	r3, r3, #1
 8007980:	2b00      	cmp	r3, #0
 8007982:	d004      	beq.n	800798e <HAL_DMA_IRQHandler+0x2a6>
    {
      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2203      	movs	r2, #3
 8007988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800798c:	e003      	b.n	8007996 <HAL_DMA_IRQHandler+0x2ae>
    }
    else
    {
      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_READY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    }

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800799a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d003      	beq.n	80079aa <HAL_DMA_IRQHandler+0x2c2>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079a6:	2201      	movs	r2, #1
 80079a8:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d007      	beq.n	80079ca <HAL_DMA_IRQHandler+0x2e2>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	4798      	blx	r3
 80079c2:	e002      	b.n	80079ca <HAL_DMA_IRQHandler+0x2e2>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 80079c4:	bf00      	nop
 80079c6:	e000      	b.n	80079ca <HAL_DMA_IRQHandler+0x2e2>
        return;
 80079c8:	bf00      	nop
    }
  }
}
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d101      	bne.n	80079e4 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e02b      	b.n	8007a3c <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80079ec:	f023 030f 	bic.w	r3, r3, #15
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079fa:	3b50      	subs	r3, #80	; 0x50
 80079fc:	09db      	lsrs	r3, r3, #7
 80079fe:	f003 031f 	and.w	r3, r3, #31
 8007a02:	2201      	movs	r2, #1
 8007a04:	fa02 f303 	lsl.w	r3, r2, r3
 8007a08:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	f003 0310 	and.w	r3, r3, #16
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d012      	beq.n	8007a3a <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	f003 0311 	and.w	r3, r3, #17
 8007a1a:	2b11      	cmp	r3, #17
 8007a1c:	d106      	bne.n	8007a2c <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	685a      	ldr	r2, [r3, #4]
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	431a      	orrs	r2, r3
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	605a      	str	r2, [r3, #4]
 8007a2a:	e006      	b.n	8007a3a <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	685a      	ldr	r2, [r3, #4]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	43db      	mvns	r3, r3
 8007a34:	401a      	ands	r2, r3
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b085      	sub	sp, #20
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	607a      	str	r2, [r7, #4]
 8007a54:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a5c:	0c1b      	lsrs	r3, r3, #16
 8007a5e:	041b      	lsls	r3, r3, #16
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	b291      	uxth	r1, r2
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	6812      	ldr	r2, [r2, #0]
 8007a68:	430b      	orrs	r3, r1
 8007a6a:	6493      	str	r3, [r2, #72]	; 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8007a74:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68ba      	ldr	r2, [r7, #8]
 8007a7c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007a86:	bf00      	nop
 8007a88:	3714      	adds	r7, #20
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
	...

08007a94 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8007a9c:	f7fe ffb8 	bl	8006a10 <HAL_GetTick>
 8007aa0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d101      	bne.n	8007aac <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e0dc      	b.n	8007c66 <HAL_DMAEx_List_Init+0x1d2>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a6f      	ldr	r2, [pc, #444]	; (8007c70 <HAL_DMAEx_List_Init+0x1dc>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	f000 809f 	beq.w	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a6d      	ldr	r2, [pc, #436]	; (8007c74 <HAL_DMAEx_List_Init+0x1e0>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	f000 8099 	beq.w	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a6b      	ldr	r2, [pc, #428]	; (8007c78 <HAL_DMAEx_List_Init+0x1e4>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	f000 8093 	beq.w	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a69      	ldr	r2, [pc, #420]	; (8007c7c <HAL_DMAEx_List_Init+0x1e8>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	f000 808d 	beq.w	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a67      	ldr	r2, [pc, #412]	; (8007c80 <HAL_DMAEx_List_Init+0x1ec>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	f000 8087 	beq.w	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a65      	ldr	r2, [pc, #404]	; (8007c84 <HAL_DMAEx_List_Init+0x1f0>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	f000 8081 	beq.w	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a63      	ldr	r2, [pc, #396]	; (8007c88 <HAL_DMAEx_List_Init+0x1f4>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d07b      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a62      	ldr	r2, [pc, #392]	; (8007c8c <HAL_DMAEx_List_Init+0x1f8>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d076      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a60      	ldr	r2, [pc, #384]	; (8007c90 <HAL_DMAEx_List_Init+0x1fc>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d071      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a5f      	ldr	r2, [pc, #380]	; (8007c94 <HAL_DMAEx_List_Init+0x200>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d06c      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a5d      	ldr	r2, [pc, #372]	; (8007c98 <HAL_DMAEx_List_Init+0x204>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d067      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a5c      	ldr	r2, [pc, #368]	; (8007c9c <HAL_DMAEx_List_Init+0x208>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d062      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a5a      	ldr	r2, [pc, #360]	; (8007ca0 <HAL_DMAEx_List_Init+0x20c>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d05d      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a59      	ldr	r2, [pc, #356]	; (8007ca4 <HAL_DMAEx_List_Init+0x210>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d058      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a57      	ldr	r2, [pc, #348]	; (8007ca8 <HAL_DMAEx_List_Init+0x214>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d053      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a56      	ldr	r2, [pc, #344]	; (8007cac <HAL_DMAEx_List_Init+0x218>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d04e      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a54      	ldr	r2, [pc, #336]	; (8007cb0 <HAL_DMAEx_List_Init+0x21c>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d049      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a53      	ldr	r2, [pc, #332]	; (8007cb4 <HAL_DMAEx_List_Init+0x220>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d044      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a51      	ldr	r2, [pc, #324]	; (8007cb8 <HAL_DMAEx_List_Init+0x224>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d03f      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a50      	ldr	r2, [pc, #320]	; (8007cbc <HAL_DMAEx_List_Init+0x228>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d03a      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a4e      	ldr	r2, [pc, #312]	; (8007cc0 <HAL_DMAEx_List_Init+0x22c>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d035      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a4d      	ldr	r2, [pc, #308]	; (8007cc4 <HAL_DMAEx_List_Init+0x230>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d030      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a4b      	ldr	r2, [pc, #300]	; (8007cc8 <HAL_DMAEx_List_Init+0x234>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d02b      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a4a      	ldr	r2, [pc, #296]	; (8007ccc <HAL_DMAEx_List_Init+0x238>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d026      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a48      	ldr	r2, [pc, #288]	; (8007cd0 <HAL_DMAEx_List_Init+0x23c>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d021      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a47      	ldr	r2, [pc, #284]	; (8007cd4 <HAL_DMAEx_List_Init+0x240>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d01c      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a45      	ldr	r2, [pc, #276]	; (8007cd8 <HAL_DMAEx_List_Init+0x244>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d017      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a44      	ldr	r2, [pc, #272]	; (8007cdc <HAL_DMAEx_List_Init+0x248>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d012      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a42      	ldr	r2, [pc, #264]	; (8007ce0 <HAL_DMAEx_List_Init+0x24c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d00d      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a41      	ldr	r2, [pc, #260]	; (8007ce4 <HAL_DMAEx_List_Init+0x250>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d008      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a3f      	ldr	r2, [pc, #252]	; (8007ce8 <HAL_DMAEx_List_Init+0x254>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d003      	beq.n	8007bf6 <HAL_DMAEx_List_Init+0x162>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a3e      	ldr	r2, [pc, #248]	; (8007cec <HAL_DMAEx_List_Init+0x258>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	bf00      	nop
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2202      	movs	r2, #2
 8007c04:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	695a      	ldr	r2, [r3, #20]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f042 0206 	orr.w	r2, r2, #6
 8007c16:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007c18:	e00f      	b.n	8007c3a <HAL_DMAEx_List_Init+0x1a6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8007c1a:	f7fe fef9 	bl	8006a10 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	2b05      	cmp	r3, #5
 8007c26:	d908      	bls.n	8007c3a <HAL_DMAEx_List_Init+0x1a6>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2210      	movs	r2, #16
 8007c2c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2203      	movs	r2, #3
 8007c32:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

      return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e015      	b.n	8007c66 <HAL_DMAEx_List_Init+0x1d2>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	f003 0301 	and.w	r3, r3, #1
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d1e8      	bne.n	8007c1a <HAL_DMAEx_List_Init+0x186>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fa77 	bl	800813c <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	651a      	str	r2, [r3, #80]	; 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	40020050 	.word	0x40020050
 8007c74:	50020050 	.word	0x50020050
 8007c78:	400200d0 	.word	0x400200d0
 8007c7c:	500200d0 	.word	0x500200d0
 8007c80:	40020150 	.word	0x40020150
 8007c84:	50020150 	.word	0x50020150
 8007c88:	400201d0 	.word	0x400201d0
 8007c8c:	500201d0 	.word	0x500201d0
 8007c90:	40020250 	.word	0x40020250
 8007c94:	50020250 	.word	0x50020250
 8007c98:	400202d0 	.word	0x400202d0
 8007c9c:	500202d0 	.word	0x500202d0
 8007ca0:	40020350 	.word	0x40020350
 8007ca4:	50020350 	.word	0x50020350
 8007ca8:	400203d0 	.word	0x400203d0
 8007cac:	500203d0 	.word	0x500203d0
 8007cb0:	40020450 	.word	0x40020450
 8007cb4:	50020450 	.word	0x50020450
 8007cb8:	400204d0 	.word	0x400204d0
 8007cbc:	500204d0 	.word	0x500204d0
 8007cc0:	40020550 	.word	0x40020550
 8007cc4:	50020550 	.word	0x50020550
 8007cc8:	400205d0 	.word	0x400205d0
 8007ccc:	500205d0 	.word	0x500205d0
 8007cd0:	40020650 	.word	0x40020650
 8007cd4:	50020650 	.word	0x50020650
 8007cd8:	400206d0 	.word	0x400206d0
 8007cdc:	500206d0 	.word	0x500206d0
 8007ce0:	40020750 	.word	0x40020750
 8007ce4:	50020750 	.word	0x50020750
 8007ce8:	400207d0 	.word	0x400207d0
 8007cec:	500207d0 	.word	0x500207d0

08007cf0 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b086      	sub	sp, #24
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d003      	beq.n	8007d06 <HAL_DMAEx_List_Start_IT+0x16>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d101      	bne.n	8007d0a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e082      	b.n	8007e10 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007d10:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d1c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8007d1e:	7dfb      	ldrb	r3, [r7, #23]
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d005      	beq.n	8007d30 <HAL_DMAEx_List_Start_IT+0x40>
 8007d24:	7dfb      	ldrb	r3, [r7, #23]
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	d16a      	bne.n	8007e00 <HAL_DMAEx_List_Start_IT+0x110>
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d067      	beq.n	8007e00 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d157      	bne.n	8007dec <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d101      	bne.n	8007d4a <HAL_DMAEx_List_Start_IT+0x5a>
 8007d46:	2302      	movs	r3, #2
 8007d48:	e062      	b.n	8007e10 <HAL_DMAEx_List_Start_IT+0x120>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2202      	movs	r2, #2
 8007d56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d5e:	2202      	movs	r2, #2
 8007d60:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	659a      	str	r2, [r3, #88]	; 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695a      	ldr	r2, [r3, #20]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f442 42ba 	orr.w	r2, r2, #23808	; 0x5d00
 8007d7e:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d007      	beq.n	8007d98 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695a      	ldr	r2, [r3, #20]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d96:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d007      	beq.n	8007db0 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	695a      	ldr	r2, [r3, #20]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dae:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f107 010c 	add.w	r1, r7, #12
 8007dba:	2200      	movs	r2, #0
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 fcd3 	bl	8008768 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	0c0b      	lsrs	r3, r1, #16
 8007dd0:	041b      	lsls	r3, r3, #16
 8007dd2:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8007de0:	4013      	ands	r3, r2
 8007de2:	68f9      	ldr	r1, [r7, #12]
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	6812      	ldr	r2, [r2, #0]
 8007de8:	430b      	orrs	r3, r1
 8007dea:	67d3      	str	r3, [r2, #124]	; 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	695a      	ldr	r2, [r3, #20]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f042 0201 	orr.w	r2, r2, #1
 8007dfa:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	e007      	b.n	8007e10 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2240      	movs	r2, #64	; 0x40
 8007e04:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_UNLOCK(hdma);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3718      	adds	r7, #24
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <HAL_DMAEx_List_BuildNode>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d002      	beq.n	8007e2e <HAL_DMAEx_List_BuildNode+0x16>
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e004      	b.n	8007e3c <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 8007e32:	6839      	ldr	r1, [r7, #0]
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fad9 	bl	80083ec <DMA_List_BuildNode>

  return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3708      	adds	r7, #8
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b08a      	sub	sp, #40	; 0x28
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <HAL_DMAEx_List_InsertNode_Tail+0x16>
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e066      	b.n	8007f2c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d104      	bne.n	8007e70 <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2204      	movs	r2, #4
 8007e6a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e05d      	b.n	8007f2c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2200      	movs	r2, #0
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f000 fc09 	bl	8008690 <DMA_List_CheckNodesBaseAddresses>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d004      	beq.n	8007e8e <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2205      	movs	r2, #5
 8007e88:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e04e      	b.n	8007f2c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2200      	movs	r2, #0
 8007e94:	6839      	ldr	r1, [r7, #0]
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fc2a 	bl	80086f0 <DMA_List_CheckNodesTypes>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d004      	beq.n	8007eac <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2204      	movs	r2, #4
 8007ea6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e03f      	b.n	8007f2c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d103      	bne.n	8007ebc <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	683a      	ldr	r2, [r7, #0]
 8007eb8:	601a      	str	r2, [r3, #0]
 8007eba:	e02b      	b.n	8007f14 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 8007ebc:	f107 0220 	add.w	r2, r7, #32
 8007ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	6838      	ldr	r0, [r7, #0]
 8007ec8:	f000 fc4e 	bl	8008768 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
 8007ed0:	f107 030c 	add.w	r3, r7, #12
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fc75 	bl	80087c8 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00b      	beq.n	8007efe <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	461a      	mov	r2, r3
 8007eec:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ef4:	6a3a      	ldr	r2, [r7, #32]
 8007ef6:	4319      	orrs	r1, r3
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8007f04:	4013      	ands	r3, r2
 8007f06:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 8007f08:	69ba      	ldr	r2, [r7, #24]
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8007f0e:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 8007f10:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	1c5a      	adds	r2, r3, #1
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3728      	adds	r7, #40	; 0x28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <HAL_DMAEx_List_SetCircularModeConfig>:
  *                              registers configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularModeConfig(DMA_QListTypeDef *const pQList,
                                                       DMA_NodeTypeDef *const pFirstCircularNode)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b08a      	sub	sp, #40	; 0x28
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the first circular node parameters */
  if ((pQList == NULL) || (pFirstCircularNode == NULL))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d002      	beq.n	8007f4a <HAL_DMAEx_List_SetCircularModeConfig+0x16>
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d101      	bne.n	8007f4e <HAL_DMAEx_List_SetCircularModeConfig+0x1a>
  {
    return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e05c      	b.n	8008008 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d104      	bne.n	8007f60 <HAL_DMAEx_List_SetCircularModeConfig+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2202      	movs	r2, #2
 8007f5a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e053      	b.n	8008008 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00b      	beq.n	8007f80 <HAL_DMAEx_List_SetCircularModeConfig+0x4c>
  {
    if (pQList->FirstCircularNode == pFirstCircularNode)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	683a      	ldr	r2, [r7, #0]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d101      	bne.n	8007f76 <HAL_DMAEx_List_SetCircularModeConfig+0x42>
    {
      return HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	e048      	b.n	8008008 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2204      	movs	r2, #4
 8007f7a:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e043      	b.n	8008008 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	695b      	ldr	r3, [r3, #20]
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d104      	bne.n	8007f92 <HAL_DMAEx_List_SetCircularModeConfig+0x5e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2204      	movs	r2, #4
 8007f8c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e03a      	b.n	8008008 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2202      	movs	r2, #2
 8007f96:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pFirstCircularNode, &cllr_mask, &cllr_offset);
 8007f9e:	f107 0220 	add.w	r2, r7, #32
 8007fa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6838      	ldr	r0, [r7, #0]
 8007faa:	f000 fbdd 	bl	8008768 <DMA_List_GetCLLRNodeInfo>

  /* Find the first circular node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8007fae:	6a3b      	ldr	r3, [r7, #32]
 8007fb0:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pFirstCircularNode, &node_info) == 0U)
 8007fb2:	f107 030c 	add.w	r3, r7, #12
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	6839      	ldr	r1, [r7, #0]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 fc04 	bl	80087c8 <DMA_List_FindNode>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d11c      	bne.n	8008000 <HAL_DMAEx_List_SetCircularModeConfig+0xcc>
  {
    /* Find the last queue node and get its position in selected queue */
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
 8007fc6:	f107 030c 	add.w	r3, r7, #12
 8007fca:	461a      	mov	r2, r3
 8007fcc:	2100      	movs	r1, #0
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 fbfa 	bl	80087c8 <DMA_List_FindNode>

    /* Set circular mode */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8007fda:	4013      	ands	r3, r2
 8007fdc:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8007fde:	69ba      	ldr	r2, [r7, #24]
 8007fe0:	4610      	mov	r0, r2
 8007fe2:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8007fe4:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8007fe6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Update first circular node in queue */
    pQList->FirstCircularNode = pFirstCircularNode;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	683a      	ldr	r2, [r7, #0]
 8007fee:	605a      	str	r2, [r3, #4]

    return HAL_ERROR;
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	e003      	b.n	8008008 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2206      	movs	r2, #6
 8008004:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
}
 8008008:	4618      	mov	r0, r3
 800800a:	3728      	adds	r7, #40	; 0x28
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 8008010:	b480      	push	{r7}
 8008012:	b085      	sub	sp, #20
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d002      	beq.n	8008026 <HAL_DMAEx_List_LinkQ+0x16>
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d101      	bne.n	800802a <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e072      	b.n	8008110 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8008030:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b02      	cmp	r3, #2
 800803c:	d002      	beq.n	8008044 <HAL_DMAEx_List_LinkQ+0x34>
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	2b05      	cmp	r3, #5
 8008042:	d108      	bne.n	8008056 <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2240      	movs	r2, #64	; 0x40
 8008048:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    return HAL_ERROR;
 8008052:	2301      	movs	r3, #1
 8008054:	e05c      	b.n	8008110 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	7b1b      	ldrb	r3, [r3, #12]
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b02      	cmp	r3, #2
 800805e:	d104      	bne.n	800806a <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	2201      	movs	r2, #1
 8008064:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e052      	b.n	8008110 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a2b      	ldr	r2, [pc, #172]	; (800811c <HAL_DMAEx_List_LinkQ+0x10c>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d022      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a29      	ldr	r2, [pc, #164]	; (8008120 <HAL_DMAEx_List_LinkQ+0x110>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d01d      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a28      	ldr	r2, [pc, #160]	; (8008124 <HAL_DMAEx_List_LinkQ+0x114>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d018      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a26      	ldr	r2, [pc, #152]	; (8008128 <HAL_DMAEx_List_LinkQ+0x118>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d013      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a25      	ldr	r2, [pc, #148]	; (800812c <HAL_DMAEx_List_LinkQ+0x11c>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d00e      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a23      	ldr	r2, [pc, #140]	; (8008130 <HAL_DMAEx_List_LinkQ+0x120>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d009      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a22      	ldr	r2, [pc, #136]	; (8008134 <HAL_DMAEx_List_LinkQ+0x124>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d004      	beq.n	80080ba <HAL_DMAEx_List_LinkQ+0xaa>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a20      	ldr	r2, [pc, #128]	; (8008138 <HAL_DMAEx_List_LinkQ+0x128>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d101      	bne.n	80080be <HAL_DMAEx_List_LinkQ+0xae>
 80080ba:	2301      	movs	r3, #1
 80080bc:	e000      	b.n	80080c0 <HAL_DMAEx_List_LinkQ+0xb0>
 80080be:	2300      	movs	r3, #0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10b      	bne.n	80080dc <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	6a1b      	ldr	r3, [r3, #32]
 80080ca:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d004      	beq.n	80080dc <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2203      	movs	r2, #3
 80080d6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	e019      	b.n	8008110 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080e0:	2b81      	cmp	r3, #129	; 0x81
 80080e2:	d108      	bne.n	80080f6 <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d10d      	bne.n	8008108 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	2204      	movs	r2, #4
 80080f0:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e00c      	b.n	8008110 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d004      	beq.n	8008108 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	2204      	movs	r2, #4
 8008102:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8008104:	2301      	movs	r3, #1
 8008106:	e003      	b.n	8008110 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	683a      	ldr	r2, [r7, #0]
 800810c:	675a      	str	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3714      	adds	r7, #20
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	40020650 	.word	0x40020650
 8008120:	50020650 	.word	0x50020650
 8008124:	400206d0 	.word	0x400206d0
 8008128:	500206d0 	.word	0x500206d0
 800812c:	40020750 	.word	0x40020750
 8008130:	50020750 	.word	0x50020750
 8008134:	400207d0 	.word	0x400207d0
 8008138:	500207d0 	.word	0x500207d0

0800813c <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800814c:	4313      	orrs	r3, r2
 800814e:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a85      	ldr	r2, [pc, #532]	; (800836c <DMA_List_Init+0x230>)
 8008156:	4293      	cmp	r3, r2
 8008158:	f000 80a0 	beq.w	800829c <DMA_List_Init+0x160>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a83      	ldr	r2, [pc, #524]	; (8008370 <DMA_List_Init+0x234>)
 8008162:	4293      	cmp	r3, r2
 8008164:	f000 809a 	beq.w	800829c <DMA_List_Init+0x160>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a81      	ldr	r2, [pc, #516]	; (8008374 <DMA_List_Init+0x238>)
 800816e:	4293      	cmp	r3, r2
 8008170:	f000 8094 	beq.w	800829c <DMA_List_Init+0x160>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a7f      	ldr	r2, [pc, #508]	; (8008378 <DMA_List_Init+0x23c>)
 800817a:	4293      	cmp	r3, r2
 800817c:	f000 808e 	beq.w	800829c <DMA_List_Init+0x160>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a7d      	ldr	r2, [pc, #500]	; (800837c <DMA_List_Init+0x240>)
 8008186:	4293      	cmp	r3, r2
 8008188:	f000 8088 	beq.w	800829c <DMA_List_Init+0x160>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a7b      	ldr	r2, [pc, #492]	; (8008380 <DMA_List_Init+0x244>)
 8008192:	4293      	cmp	r3, r2
 8008194:	f000 8082 	beq.w	800829c <DMA_List_Init+0x160>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a79      	ldr	r2, [pc, #484]	; (8008384 <DMA_List_Init+0x248>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d07c      	beq.n	800829c <DMA_List_Init+0x160>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a78      	ldr	r2, [pc, #480]	; (8008388 <DMA_List_Init+0x24c>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d077      	beq.n	800829c <DMA_List_Init+0x160>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a76      	ldr	r2, [pc, #472]	; (800838c <DMA_List_Init+0x250>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d072      	beq.n	800829c <DMA_List_Init+0x160>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a75      	ldr	r2, [pc, #468]	; (8008390 <DMA_List_Init+0x254>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d06d      	beq.n	800829c <DMA_List_Init+0x160>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a73      	ldr	r2, [pc, #460]	; (8008394 <DMA_List_Init+0x258>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d068      	beq.n	800829c <DMA_List_Init+0x160>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a72      	ldr	r2, [pc, #456]	; (8008398 <DMA_List_Init+0x25c>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d063      	beq.n	800829c <DMA_List_Init+0x160>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a70      	ldr	r2, [pc, #448]	; (800839c <DMA_List_Init+0x260>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d05e      	beq.n	800829c <DMA_List_Init+0x160>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a6f      	ldr	r2, [pc, #444]	; (80083a0 <DMA_List_Init+0x264>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d059      	beq.n	800829c <DMA_List_Init+0x160>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a6d      	ldr	r2, [pc, #436]	; (80083a4 <DMA_List_Init+0x268>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d054      	beq.n	800829c <DMA_List_Init+0x160>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a6c      	ldr	r2, [pc, #432]	; (80083a8 <DMA_List_Init+0x26c>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d04f      	beq.n	800829c <DMA_List_Init+0x160>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a6a      	ldr	r2, [pc, #424]	; (80083ac <DMA_List_Init+0x270>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d04a      	beq.n	800829c <DMA_List_Init+0x160>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a69      	ldr	r2, [pc, #420]	; (80083b0 <DMA_List_Init+0x274>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d045      	beq.n	800829c <DMA_List_Init+0x160>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a67      	ldr	r2, [pc, #412]	; (80083b4 <DMA_List_Init+0x278>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d040      	beq.n	800829c <DMA_List_Init+0x160>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a66      	ldr	r2, [pc, #408]	; (80083b8 <DMA_List_Init+0x27c>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d03b      	beq.n	800829c <DMA_List_Init+0x160>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a64      	ldr	r2, [pc, #400]	; (80083bc <DMA_List_Init+0x280>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d036      	beq.n	800829c <DMA_List_Init+0x160>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a63      	ldr	r2, [pc, #396]	; (80083c0 <DMA_List_Init+0x284>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d031      	beq.n	800829c <DMA_List_Init+0x160>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a61      	ldr	r2, [pc, #388]	; (80083c4 <DMA_List_Init+0x288>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d02c      	beq.n	800829c <DMA_List_Init+0x160>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a60      	ldr	r2, [pc, #384]	; (80083c8 <DMA_List_Init+0x28c>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d027      	beq.n	800829c <DMA_List_Init+0x160>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a5e      	ldr	r2, [pc, #376]	; (80083cc <DMA_List_Init+0x290>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d022      	beq.n	800829c <DMA_List_Init+0x160>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a5d      	ldr	r2, [pc, #372]	; (80083d0 <DMA_List_Init+0x294>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d01d      	beq.n	800829c <DMA_List_Init+0x160>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a5b      	ldr	r2, [pc, #364]	; (80083d4 <DMA_List_Init+0x298>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d018      	beq.n	800829c <DMA_List_Init+0x160>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a5a      	ldr	r2, [pc, #360]	; (80083d8 <DMA_List_Init+0x29c>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d013      	beq.n	800829c <DMA_List_Init+0x160>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a58      	ldr	r2, [pc, #352]	; (80083dc <DMA_List_Init+0x2a0>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d00e      	beq.n	800829c <DMA_List_Init+0x160>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a57      	ldr	r2, [pc, #348]	; (80083e0 <DMA_List_Init+0x2a4>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d009      	beq.n	800829c <DMA_List_Init+0x160>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a55      	ldr	r2, [pc, #340]	; (80083e4 <DMA_List_Init+0x2a8>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d004      	beq.n	800829c <DMA_List_Init+0x160>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a54      	ldr	r2, [pc, #336]	; (80083e8 <DMA_List_Init+0x2ac>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d101      	bne.n	80082a0 <DMA_List_Init+0x164>
 800829c:	2301      	movs	r3, #1
 800829e:	e000      	b.n	80082a2 <DMA_List_Init+0x166>
 80082a0:	2300      	movs	r3, #0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d004      	beq.n	80082b0 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082aa:	68fa      	ldr	r2, [r7, #12]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	f423 0143 	bic.w	r1, r3, #12779520	; 0xc30000
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	430a      	orrs	r2, r1
 80082c2:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2200      	movs	r2, #0
 80082ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80082d4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2200      	movs	r2, #0
 80082dc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2200      	movs	r2, #0
 80082e4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2200      	movs	r2, #0
 80082ec:	651a      	str	r2, [r3, #80]	; 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a36      	ldr	r2, [pc, #216]	; (80083cc <DMA_List_Init+0x290>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d022      	beq.n	800833e <DMA_List_Init+0x202>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a34      	ldr	r2, [pc, #208]	; (80083d0 <DMA_List_Init+0x294>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d01d      	beq.n	800833e <DMA_List_Init+0x202>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a33      	ldr	r2, [pc, #204]	; (80083d4 <DMA_List_Init+0x298>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d018      	beq.n	800833e <DMA_List_Init+0x202>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a31      	ldr	r2, [pc, #196]	; (80083d8 <DMA_List_Init+0x29c>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d013      	beq.n	800833e <DMA_List_Init+0x202>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a30      	ldr	r2, [pc, #192]	; (80083dc <DMA_List_Init+0x2a0>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d00e      	beq.n	800833e <DMA_List_Init+0x202>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a2e      	ldr	r2, [pc, #184]	; (80083e0 <DMA_List_Init+0x2a4>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d009      	beq.n	800833e <DMA_List_Init+0x202>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a2d      	ldr	r2, [pc, #180]	; (80083e4 <DMA_List_Init+0x2a8>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d004      	beq.n	800833e <DMA_List_Init+0x202>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a2b      	ldr	r2, [pc, #172]	; (80083e8 <DMA_List_Init+0x2ac>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d101      	bne.n	8008342 <DMA_List_Init+0x206>
 800833e:	2301      	movs	r3, #1
 8008340:	e000      	b.n	8008344 <DMA_List_Init+0x208>
 8008342:	2300      	movs	r3, #0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d007      	beq.n	8008358 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2200      	movs	r2, #0
 800834e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2200      	movs	r2, #0
 8008356:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2200      	movs	r2, #0
 800835e:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8008360:	bf00      	nop
 8008362:	3714      	adds	r7, #20
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	40020050 	.word	0x40020050
 8008370:	50020050 	.word	0x50020050
 8008374:	400200d0 	.word	0x400200d0
 8008378:	500200d0 	.word	0x500200d0
 800837c:	40020150 	.word	0x40020150
 8008380:	50020150 	.word	0x50020150
 8008384:	400201d0 	.word	0x400201d0
 8008388:	500201d0 	.word	0x500201d0
 800838c:	40020250 	.word	0x40020250
 8008390:	50020250 	.word	0x50020250
 8008394:	400202d0 	.word	0x400202d0
 8008398:	500202d0 	.word	0x500202d0
 800839c:	40020350 	.word	0x40020350
 80083a0:	50020350 	.word	0x50020350
 80083a4:	400203d0 	.word	0x400203d0
 80083a8:	500203d0 	.word	0x500203d0
 80083ac:	40020450 	.word	0x40020450
 80083b0:	50020450 	.word	0x50020450
 80083b4:	400204d0 	.word	0x400204d0
 80083b8:	500204d0 	.word	0x500204d0
 80083bc:	40020550 	.word	0x40020550
 80083c0:	50020550 	.word	0x50020550
 80083c4:	400205d0 	.word	0x400205d0
 80083c8:	500205d0 	.word	0x500205d0
 80083cc:	40020650 	.word	0x40020650
 80083d0:	50020650 	.word	0x50020650
 80083d4:	400206d0 	.word	0x400206d0
 80083d8:	500206d0 	.word	0x500206d0
 80083dc:	40020750 	.word	0x40020750
 80083e0:	50020750 	.word	0x50020750
 80083e4:	400207d0 	.word	0x400207d0
 80083e8:	500207d0 	.word	0x500207d0

080083ec <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80083fe:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8008404:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 800840a:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8008410:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b00      	cmp	r3, #0
 8008420:	d017      	beq.n	8008452 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800842e:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008434:	3b01      	subs	r3, #1
 8008436:	051b      	lsls	r3, r3, #20
 8008438:	f003 737c 	and.w	r3, r3, #66060288	; 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 800843c:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008442:	3b01      	subs	r3, #1
 8008444:	011b      	lsls	r3, r3, #4
 8008446:	f403 737c 	and.w	r3, r3, #1008	; 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 800844a:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 800844c:	431a      	orrs	r2, r3
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6b1a      	ldr	r2, [r3, #48]	; 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6859      	ldr	r1, [r3, #4]
 800845a:	f240 237f 	movw	r3, #639	; 0x27f
 800845e:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8008460:	431a      	orrs	r2, r3
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800846e:	d10c      	bne.n	800848a <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f003 0320 	and.w	r3, r3, #32
 8008478:	2b00      	cmp	r3, #0
 800847a:	d011      	beq.n	80084a0 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	605a      	str	r2, [r3, #4]
 8008488:	e00a      	b.n	80084a0 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008492:	d105      	bne.n	80084a0 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00f      	beq.n	80084c8 <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084b4:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084ba:	041b      	lsls	r3, r3, #16
 80084bc:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 80084c0:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 80084c2:	431a      	orrs	r2, r3
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084cc:	b29a      	uxth	r2, r3
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 0302 	and.w	r3, r3, #2
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d04e      	beq.n	800857c <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084e6:	3b01      	subs	r3, #1
 80084e8:	0419      	lsls	r1, r3, #16
 80084ea:	4b67      	ldr	r3, [pc, #412]	; (8008688 <DMA_List_BuildNode+0x29c>)
 80084ec:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80084ee:	431a      	orrs	r2, r3
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	da06      	bge.n	800850a <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	609a      	str	r2, [r3, #8]
 8008508:	e005      	b.n	8008516 <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800851a:	2b00      	cmp	r3, #0
 800851c:	da06      	bge.n	800852c <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	609a      	str	r2, [r3, #8]
 800852a:	e005      	b.n	8008538 <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800853c:	2b00      	cmp	r3, #0
 800853e:	da06      	bge.n	800854e <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	609a      	str	r2, [r3, #8]
 800854c:	e005      	b.n	800855a <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800855e:	2b00      	cmp	r3, #0
 8008560:	da06      	bge.n	8008570 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	609a      	str	r2, [r3, #8]
 800856e:	e005      	b.n	800857c <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */


  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 0302 	and.w	r3, r3, #2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d059      	beq.n	800864c <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800859c:	2b00      	cmp	r3, #0
 800859e:	da09      	bge.n	80085b4 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085a4:	425b      	negs	r3, r3
 80085a6:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	615a      	str	r2, [r3, #20]
 80085b2:	e005      	b.n	80085c0 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085b8:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	da0d      	bge.n	80085e4 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085cc:	425b      	negs	r3, r3
 80085ce:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	695a      	ldr	r2, [r3, #20]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	0419      	lsls	r1, r3, #16
 80085d8:	4b2c      	ldr	r3, [pc, #176]	; (800868c <DMA_List_BuildNode+0x2a0>)
 80085da:	400b      	ands	r3, r1
 80085dc:	431a      	orrs	r2, r3
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	615a      	str	r2, [r3, #20]
 80085e2:	e009      	b.n	80085f8 <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085ec:	0419      	lsls	r1, r3, #16
 80085ee:	4b27      	ldr	r3, [pc, #156]	; (800868c <DMA_List_BuildNode+0x2a0>)
 80085f0:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 80085f2:	431a      	orrs	r2, r3
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	da08      	bge.n	8008612 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008604:	425b      	negs	r3, r3
 8008606:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	b29a      	uxth	r2, r3
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	619a      	str	r2, [r3, #24]
 8008610:	e004      	b.n	800861c <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008616:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008620:	2b00      	cmp	r3, #0
 8008622:	da0b      	bge.n	800863c <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008628:	425b      	negs	r3, r3
 800862a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8008634:	431a      	orrs	r2, r3
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	619a      	str	r2, [r3, #24]
 800863a:	e007      	b.n	800864c <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008644:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8008646:	431a      	orrs	r2, r3
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	619a      	str	r2, [r3, #24]
  }


  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681a      	ldr	r2, [r3, #0]
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f003 0302 	and.w	r3, r3, #2
 800865c:	2b00      	cmp	r3, #0
 800865e:	d006      	beq.n	800866e <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	6a1b      	ldr	r3, [r3, #32]
 8008664:	f443 62e0 	orr.w	r2, r3, #1792	; 0x700
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 800866c:	e005      	b.n	800867a <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	6a1b      	ldr	r3, [r3, #32]
 8008672:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	621a      	str	r2, [r3, #32]
}
 800867a:	bf00      	nop
 800867c:	3714      	adds	r7, #20
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	07ff0000 	.word	0x07ff0000
 800868c:	1fff0000 	.word	0x1fff0000

08008690 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8008690:	b480      	push	{r7}
 8008692:	b087      	sub	sp, #28
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 800869c:	68fa      	ldr	r2, [r7, #12]
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	431a      	orrs	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	0c1b      	lsrs	r3, r3, #16
 80086a8:	041b      	lsls	r3, r3, #16
 80086aa:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d002      	beq.n	80086bc <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	617b      	str	r3, [r7, #20]
 80086ba:	e00a      	b.n	80086d2 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d002      	beq.n	80086c8 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	617b      	str	r3, [r7, #20]
 80086c6:	e004      	b.n	80086d2 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	0c1b      	lsrs	r3, r3, #16
 80086d6:	041b      	lsls	r3, r3, #16
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d001      	beq.n	80086e2 <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 80086de:	2301      	movs	r3, #1
 80086e0:	e000      	b.n	80086e4 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	371c      	adds	r7, #28
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b087      	sub	sp, #28
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 80086fc:	2300      	movs	r3, #0
 80086fe:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d004      	beq.n	8008710 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6a1b      	ldr	r3, [r3, #32]
 800870a:	b2db      	uxtb	r3, r3
 800870c:	617b      	str	r3, [r7, #20]
 800870e:	e00e      	b.n	800872e <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d004      	beq.n	8008720 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	b2db      	uxtb	r3, r3
 800871c:	617b      	str	r3, [r7, #20]
 800871e:	e006      	b.n	800872e <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d003      	beq.n	800872e <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a1b      	ldr	r3, [r3, #32]
 800872a:	b2db      	uxtb	r3, r3
 800872c:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d007      	beq.n	8008744 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	6a1b      	ldr	r3, [r3, #32]
 8008738:	b2db      	uxtb	r3, r3
 800873a:	697a      	ldr	r2, [r7, #20]
 800873c:	429a      	cmp	r2, r3
 800873e:	d001      	beq.n	8008744 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8008740:	2302      	movs	r3, #2
 8008742:	e00b      	b.n	800875c <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d007      	beq.n	800875a <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a1b      	ldr	r3, [r3, #32]
 800874e:	b2db      	uxtb	r3, r3
 8008750:	697a      	ldr	r2, [r7, #20]
 8008752:	429a      	cmp	r2, r3
 8008754:	d001      	beq.n	800875a <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8008756:	2303      	movs	r3, #3
 8008758:	e000      	b.n	800875c <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 800875a:	2300      	movs	r3, #0
}
 800875c:	4618      	mov	r0, r3
 800875e:	371c      	adds	r7, #28
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr

08008768 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8008768:	b480      	push	{r7}
 800876a:	b085      	sub	sp, #20
 800876c:	af00      	add	r7, sp, #0
 800876e:	60f8      	str	r0, [r7, #12]
 8008770:	60b9      	str	r1, [r7, #8]
 8008772:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6a1b      	ldr	r3, [r3, #32]
 8008778:	f003 0302 	and.w	r3, r3, #2
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00c      	beq.n	800879a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d002      	beq.n	800878c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	4a0d      	ldr	r2, [pc, #52]	; (80087c0 <DMA_List_GetCLLRNodeInfo+0x58>)
 800878a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00f      	beq.n	80087b2 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2207      	movs	r2, #7
 8008796:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8008798:	e00b      	b.n	80087b2 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d002      	beq.n	80087a6 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	4a08      	ldr	r2, [pc, #32]	; (80087c4 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80087a4:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d002      	beq.n	80087b2 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2205      	movs	r2, #5
 80087b0:	601a      	str	r2, [r3, #0]
}
 80087b2:	bf00      	nop
 80087b4:	3714      	adds	r7, #20
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	fe010000 	.word	0xfe010000
 80087c4:	f8010000 	.word	0xf8010000

080087c8 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b089      	sub	sp, #36	; 0x24
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 80087d4:	2300      	movs	r3, #0
 80087d6:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 80087d8:	2300      	movs	r3, #0
 80087da:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 80087dc:	2300      	movs	r3, #0
 80087de:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d142      	bne.n	8008872 <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 80087ec:	e01d      	b.n	800882a <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d107      	bne.n	8008804 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	461a      	mov	r2, r3
 80087fa:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80087fe:	4013      	ands	r3, r2
 8008800:	61bb      	str	r3, [r7, #24]
 8008802:	e00f      	b.n	8008824 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	0c1b      	lsrs	r3, r3, #16
 800880e:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	4413      	add	r3, r2
 8008814:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 800881c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008820:	4013      	ands	r3, r2
 8008822:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	3301      	adds	r3, #1
 8008828:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	69fa      	ldr	r2, [r7, #28]
 8008830:	429a      	cmp	r2, r3
 8008832:	d3dc      	bcc.n	80087ee <DMA_List_FindNode+0x26>
 8008834:	e029      	b.n	800888a <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d107      	bne.n	800884c <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	461a      	mov	r2, r3
 8008842:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008846:	4013      	ands	r3, r2
 8008848:	61bb      	str	r3, [r7, #24]
 800884a:	e00f      	b.n	800886c <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 800884c:	69bb      	ldr	r3, [r7, #24]
 800884e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	0c1b      	lsrs	r3, r3, #16
 8008856:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8008858:	69ba      	ldr	r2, [r7, #24]
 800885a:	4413      	add	r3, r2
 800885c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8008864:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008868:	4013      	ands	r3, r2
 800886a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	3301      	adds	r3, #1
 8008870:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	69fa      	ldr	r2, [r7, #28]
 8008878:	429a      	cmp	r2, r3
 800887a:	d206      	bcs.n	800888a <DMA_List_FindNode+0xc2>
 800887c:	68ba      	ldr	r2, [r7, #8]
 800887e:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008882:	4013      	ands	r3, r2
 8008884:	69ba      	ldr	r2, [r7, #24]
 8008886:	429a      	cmp	r2, r3
 8008888:	d1d5      	bne.n	8008836 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d008      	beq.n	80088a2 <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8008890:	68ba      	ldr	r2, [r7, #8]
 8008892:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008896:	4013      	ands	r3, r2
 8008898:	69ba      	ldr	r2, [r7, #24]
 800889a:	429a      	cmp	r2, r3
 800889c:	d001      	beq.n	80088a2 <DMA_List_FindNode+0xda>
    {
      return 1U;
 800889e:	2301      	movs	r3, #1
 80088a0:	e02b      	b.n	80088fa <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	69fa      	ldr	r2, [r7, #28]
 80088a6:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	0c1b      	lsrs	r3, r3, #16
 80088ae:	041b      	lsls	r3, r3, #16
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	431a      	orrs	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	0c1b      	lsrs	r3, r3, #16
 80088be:	041b      	lsls	r3, r3, #16
 80088c0:	69ba      	ldr	r2, [r7, #24]
 80088c2:	431a      	orrs	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	461a      	mov	r2, r3
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00f      	beq.n	80088f8 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	461a      	mov	r2, r3
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088e4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80088e8:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	0c1b      	lsrs	r3, r3, #16
 80088f0:	041b      	lsls	r3, r3, #16
 80088f2:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 80088f8:	2300      	movs	r3, #0
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3724      	adds	r7, #36	; 0x24
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr
	...

08008908 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8008908:	b480      	push	{r7}
 800890a:	b089      	sub	sp, #36	; 0x24
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8008912:	2300      	movs	r3, #0
 8008914:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800891a:	e1ba      	b.n	8008c92 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	2101      	movs	r1, #1
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	fa01 f303 	lsl.w	r3, r1, r3
 8008928:	4013      	ands	r3, r2
 800892a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2b00      	cmp	r3, #0
 8008934:	f000 81aa 	beq.w	8008c8c <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a55      	ldr	r2, [pc, #340]	; (8008a90 <HAL_GPIO_Init+0x188>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d15d      	bne.n	80089fc <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8008946:	2201      	movs	r2, #1
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	fa02 f303 	lsl.w	r3, r2, r3
 800894e:	43db      	mvns	r3, r3
 8008950:	69fa      	ldr	r2, [r7, #28]
 8008952:	4013      	ands	r3, r2
 8008954:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	f003 0201 	and.w	r2, r3, #1
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	fa02 f303 	lsl.w	r3, r2, r3
 8008964:	69fa      	ldr	r2, [r7, #28]
 8008966:	4313      	orrs	r3, r2
 8008968:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	69fa      	ldr	r2, [r7, #28]
 800896e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8008970:	4a48      	ldr	r2, [pc, #288]	; (8008a94 <HAL_GPIO_Init+0x18c>)
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008978:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800897a:	4a46      	ldr	r2, [pc, #280]	; (8008a94 <HAL_GPIO_Init+0x18c>)
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	00db      	lsls	r3, r3, #3
 8008980:	4413      	add	r3, r2
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	08da      	lsrs	r2, r3, #3
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	3208      	adds	r2, #8
 800898e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008992:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	f003 0307 	and.w	r3, r3, #7
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	220f      	movs	r2, #15
 800899e:	fa02 f303 	lsl.w	r3, r2, r3
 80089a2:	43db      	mvns	r3, r3
 80089a4:	69fa      	ldr	r2, [r7, #28]
 80089a6:	4013      	ands	r3, r2
 80089a8:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80089aa:	69bb      	ldr	r3, [r7, #24]
 80089ac:	f003 0307 	and.w	r3, r3, #7
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	220b      	movs	r2, #11
 80089b4:	fa02 f303 	lsl.w	r3, r2, r3
 80089b8:	69fa      	ldr	r2, [r7, #28]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	08da      	lsrs	r2, r3, #3
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	3208      	adds	r2, #8
 80089c6:	69f9      	ldr	r1, [r7, #28]
 80089c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	005b      	lsls	r3, r3, #1
 80089d6:	2203      	movs	r2, #3
 80089d8:	fa02 f303 	lsl.w	r3, r2, r3
 80089dc:	43db      	mvns	r3, r3
 80089de:	69fa      	ldr	r2, [r7, #28]
 80089e0:	4013      	ands	r3, r2
 80089e2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	005b      	lsls	r3, r3, #1
 80089e8:	2202      	movs	r2, #2
 80089ea:	fa02 f303 	lsl.w	r3, r2, r3
 80089ee:	69fa      	ldr	r2, [r7, #28]
 80089f0:	4313      	orrs	r3, r2
 80089f2:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	69fa      	ldr	r2, [r7, #28]
 80089f8:	601a      	str	r2, [r3, #0]
 80089fa:	e067      	b.n	8008acc <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	2b02      	cmp	r3, #2
 8008a02:	d003      	beq.n	8008a0c <HAL_GPIO_Init+0x104>
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	2b12      	cmp	r3, #18
 8008a0a:	d145      	bne.n	8008a98 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	08da      	lsrs	r2, r3, #3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	3208      	adds	r2, #8
 8008a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a18:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f003 0307 	and.w	r3, r3, #7
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	220f      	movs	r2, #15
 8008a24:	fa02 f303 	lsl.w	r3, r2, r3
 8008a28:	43db      	mvns	r3, r3
 8008a2a:	69fa      	ldr	r2, [r7, #28]
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	f003 020f 	and.w	r2, r3, #15
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	f003 0307 	and.w	r3, r3, #7
 8008a3e:	009b      	lsls	r3, r3, #2
 8008a40:	fa02 f303 	lsl.w	r3, r2, r3
 8008a44:	69fa      	ldr	r2, [r7, #28]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	08da      	lsrs	r2, r3, #3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	3208      	adds	r2, #8
 8008a52:	69f9      	ldr	r1, [r7, #28]
 8008a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	005b      	lsls	r3, r3, #1
 8008a62:	2203      	movs	r2, #3
 8008a64:	fa02 f303 	lsl.w	r3, r2, r3
 8008a68:	43db      	mvns	r3, r3
 8008a6a:	69fa      	ldr	r2, [r7, #28]
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	f003 0203 	and.w	r2, r3, #3
 8008a78:	69bb      	ldr	r3, [r7, #24]
 8008a7a:	005b      	lsls	r3, r3, #1
 8008a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a80:	69fa      	ldr	r2, [r7, #28]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	69fa      	ldr	r2, [r7, #28]
 8008a8a:	601a      	str	r2, [r3, #0]
 8008a8c:	e01e      	b.n	8008acc <HAL_GPIO_Init+0x1c4>
 8008a8e:	bf00      	nop
 8008a90:	46020000 	.word	0x46020000
 8008a94:	0801513c 	.word	0x0801513c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	005b      	lsls	r3, r3, #1
 8008aa2:	2203      	movs	r2, #3
 8008aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa8:	43db      	mvns	r3, r3
 8008aaa:	69fa      	ldr	r2, [r7, #28]
 8008aac:	4013      	ands	r3, r2
 8008aae:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	f003 0203 	and.w	r2, r3, #3
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	005b      	lsls	r3, r3, #1
 8008abc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac0:	69fa      	ldr	r2, [r7, #28]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	69fa      	ldr	r2, [r7, #28]
 8008aca:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d00b      	beq.n	8008aec <HAL_GPIO_Init+0x1e4>
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d007      	beq.n	8008aec <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008ae0:	2b11      	cmp	r3, #17
 8008ae2:	d003      	beq.n	8008aec <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	685b      	ldr	r3, [r3, #4]
 8008ae8:	2b12      	cmp	r3, #18
 8008aea:	d130      	bne.n	8008b4e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	2203      	movs	r2, #3
 8008af8:	fa02 f303 	lsl.w	r3, r2, r3
 8008afc:	43db      	mvns	r3, r3
 8008afe:	69fa      	ldr	r2, [r7, #28]
 8008b00:	4013      	ands	r3, r2
 8008b02:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	68da      	ldr	r2, [r3, #12]
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	005b      	lsls	r3, r3, #1
 8008b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b10:	69fa      	ldr	r2, [r7, #28]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	69fa      	ldr	r2, [r7, #28]
 8008b1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8008b22:	2201      	movs	r2, #1
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	fa02 f303 	lsl.w	r3, r2, r3
 8008b2a:	43db      	mvns	r3, r3
 8008b2c:	69fa      	ldr	r2, [r7, #28]
 8008b2e:	4013      	ands	r3, r2
 8008b30:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	091b      	lsrs	r3, r3, #4
 8008b38:	f003 0201 	and.w	r2, r3, #1
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b42:	69fa      	ldr	r2, [r7, #28]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	69fa      	ldr	r2, [r7, #28]
 8008b4c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d017      	beq.n	8008b86 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	005b      	lsls	r3, r3, #1
 8008b60:	2203      	movs	r2, #3
 8008b62:	fa02 f303 	lsl.w	r3, r2, r3
 8008b66:	43db      	mvns	r3, r3
 8008b68:	69fa      	ldr	r2, [r7, #28]
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	689a      	ldr	r2, [r3, #8]
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7a:	69fa      	ldr	r2, [r7, #28]
 8008b7c:	4313      	orrs	r3, r2
 8008b7e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	69fa      	ldr	r2, [r7, #28]
 8008b84:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d07c      	beq.n	8008c8c <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8008b92:	4a47      	ldr	r2, [pc, #284]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	089b      	lsrs	r3, r3, #2
 8008b98:	3318      	adds	r3, #24
 8008b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b9e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	f003 0303 	and.w	r3, r3, #3
 8008ba6:	00db      	lsls	r3, r3, #3
 8008ba8:	220f      	movs	r2, #15
 8008baa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bae:	43db      	mvns	r3, r3
 8008bb0:	69fa      	ldr	r2, [r7, #28]
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	0a9a      	lsrs	r2, r3, #10
 8008bba:	4b3e      	ldr	r3, [pc, #248]	; (8008cb4 <HAL_GPIO_Init+0x3ac>)
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	697a      	ldr	r2, [r7, #20]
 8008bc0:	f002 0203 	and.w	r2, r2, #3
 8008bc4:	00d2      	lsls	r2, r2, #3
 8008bc6:	4093      	lsls	r3, r2
 8008bc8:	69fa      	ldr	r2, [r7, #28]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8008bce:	4938      	ldr	r1, [pc, #224]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	089b      	lsrs	r3, r3, #2
 8008bd4:	3318      	adds	r3, #24
 8008bd6:	69fa      	ldr	r2, [r7, #28]
 8008bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8008bdc:	4b34      	ldr	r3, [pc, #208]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	43db      	mvns	r3, r3
 8008be6:	69fa      	ldr	r2, [r7, #28]
 8008be8:	4013      	ands	r3, r2
 8008bea:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d003      	beq.n	8008c00 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8008bf8:	69fa      	ldr	r2, [r7, #28]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8008c00:	4a2b      	ldr	r2, [pc, #172]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8008c06:	4b2a      	ldr	r3, [pc, #168]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	43db      	mvns	r3, r3
 8008c10:	69fa      	ldr	r2, [r7, #28]
 8008c12:	4013      	ands	r3, r2
 8008c14:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d003      	beq.n	8008c2a <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8008c22:	69fa      	ldr	r2, [r7, #28]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8008c2a:	4a21      	ldr	r2, [pc, #132]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c2c:	69fb      	ldr	r3, [r7, #28]
 8008c2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8008c30:	4b1f      	ldr	r3, [pc, #124]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c36:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	43db      	mvns	r3, r3
 8008c3c:	69fa      	ldr	r2, [r7, #28]
 8008c3e:	4013      	ands	r3, r2
 8008c40:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d003      	beq.n	8008c56 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8008c4e:	69fa      	ldr	r2, [r7, #28]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	4313      	orrs	r3, r2
 8008c54:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8008c56:	4a16      	ldr	r2, [pc, #88]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 8008c5e:	4b14      	ldr	r3, [pc, #80]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c64:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	43db      	mvns	r3, r3
 8008c6a:	69fa      	ldr	r2, [r7, #28]
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d003      	beq.n	8008c84 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8008c7c:	69fa      	ldr	r2, [r7, #28]
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8008c84:	4a0a      	ldr	r2, [pc, #40]	; (8008cb0 <HAL_GPIO_Init+0x3a8>)
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	fa22 f303 	lsr.w	r3, r2, r3
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f47f ae3d 	bne.w	800891c <HAL_GPIO_Init+0x14>
  }
}
 8008ca2:	bf00      	nop
 8008ca4:	bf00      	nop
 8008ca6:	3724      	adds	r7, #36	; 0x24
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr
 8008cb0:	46022000 	.word	0x46022000
 8008cb4:	002f7f7f 	.word	0x002f7f7f

08008cb8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b089      	sub	sp, #36	; 0x24
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8008cca:	e0bc      	b.n	8008e46 <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8008ccc:	2201      	movs	r2, #1
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8008cda:	69bb      	ldr	r3, [r7, #24]
 8008cdc:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 80ad 	beq.w	8008e40 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a5e      	ldr	r2, [pc, #376]	; (8008e64 <HAL_GPIO_DeInit+0x1ac>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d115      	bne.n	8008d1a <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8008cee:	4a5e      	ldr	r2, [pc, #376]	; (8008e68 <HAL_GPIO_DeInit+0x1b0>)
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008cf6:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8008cf8:	4a5b      	ldr	r2, [pc, #364]	; (8008e68 <HAL_GPIO_DeInit+0x1b0>)
 8008cfa:	69bb      	ldr	r3, [r7, #24]
 8008cfc:	00db      	lsls	r3, r3, #3
 8008cfe:	4413      	add	r3, r2
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8008d04:	4b57      	ldr	r3, [pc, #348]	; (8008e64 <HAL_GPIO_DeInit+0x1ac>)
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	2101      	movs	r1, #1
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d10:	43db      	mvns	r3, r3
 8008d12:	4954      	ldr	r1, [pc, #336]	; (8008e64 <HAL_GPIO_DeInit+0x1ac>)
 8008d14:	4013      	ands	r3, r2
 8008d16:	600b      	str	r3, [r1, #0]
 8008d18:	e053      	b.n	8008dc2 <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8008d1a:	4a54      	ldr	r2, [pc, #336]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	089b      	lsrs	r3, r3, #2
 8008d20:	3318      	adds	r3, #24
 8008d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d26:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	f003 0303 	and.w	r3, r3, #3
 8008d2e:	00db      	lsls	r3, r3, #3
 8008d30:	220f      	movs	r2, #15
 8008d32:	fa02 f303 	lsl.w	r3, r2, r3
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	4013      	ands	r3, r2
 8008d3a:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	0a9a      	lsrs	r2, r3, #10
 8008d40:	4b4b      	ldr	r3, [pc, #300]	; (8008e70 <HAL_GPIO_DeInit+0x1b8>)
 8008d42:	4013      	ands	r3, r2
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	f002 0203 	and.w	r2, r2, #3
 8008d4a:	00d2      	lsls	r2, r2, #3
 8008d4c:	4093      	lsls	r3, r2
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d136      	bne.n	8008dc2 <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 8008d54:	4b45      	ldr	r3, [pc, #276]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d56:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	43db      	mvns	r3, r3
 8008d5e:	4943      	ldr	r1, [pc, #268]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d60:	4013      	ands	r3, r2
 8008d62:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
          EXTI->EMR1 &= ~(iocurrent);
 8008d66:	4b41      	ldr	r3, [pc, #260]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d68:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	43db      	mvns	r3, r3
 8008d70:	493e      	ldr	r1, [pc, #248]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d72:	4013      	ands	r3, r2
 8008d74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 8008d78:	4b3c      	ldr	r3, [pc, #240]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	43db      	mvns	r3, r3
 8008d80:	493a      	ldr	r1, [pc, #232]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d82:	4013      	ands	r3, r2
 8008d84:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 8008d86:	4b39      	ldr	r3, [pc, #228]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d88:	685a      	ldr	r2, [r3, #4]
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	43db      	mvns	r3, r3
 8008d8e:	4937      	ldr	r1, [pc, #220]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008d90:	4013      	ands	r3, r2
 8008d92:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	f003 0303 	and.w	r3, r3, #3
 8008d9a:	00db      	lsls	r3, r3, #3
 8008d9c:	220f      	movs	r2, #15
 8008d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008da2:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8008da4:	4a31      	ldr	r2, [pc, #196]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	089b      	lsrs	r3, r3, #2
 8008daa:	3318      	adds	r3, #24
 8008dac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	43da      	mvns	r2, r3
 8008db4:	482d      	ldr	r0, [pc, #180]	; (8008e6c <HAL_GPIO_DeInit+0x1b4>)
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	089b      	lsrs	r3, r3, #2
 8008dba:	400a      	ands	r2, r1
 8008dbc:	3318      	adds	r3, #24
 8008dbe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * 2U));
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	69fb      	ldr	r3, [r7, #28]
 8008dc8:	005b      	lsls	r3, r3, #1
 8008dca:	2103      	movs	r1, #3
 8008dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8008dd0:	431a      	orrs	r2, r3
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * 4U));
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	08da      	lsrs	r2, r3, #3
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	3208      	adds	r2, #8
 8008dde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	f003 0307 	and.w	r3, r3, #7
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	220f      	movs	r2, #15
 8008dec:	fa02 f303 	lsl.w	r3, r2, r3
 8008df0:	43db      	mvns	r3, r3
 8008df2:	69fa      	ldr	r2, [r7, #28]
 8008df4:	08d2      	lsrs	r2, r2, #3
 8008df6:	4019      	ands	r1, r3
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	3208      	adds	r2, #8
 8008dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	689a      	ldr	r2, [r3, #8]
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	005b      	lsls	r3, r3, #1
 8008e08:	2103      	movs	r1, #3
 8008e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e0e:	43db      	mvns	r3, r3
 8008e10:	401a      	ands	r2, r3
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	685a      	ldr	r2, [r3, #4]
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8008e22:	43db      	mvns	r3, r3
 8008e24:	401a      	ands	r2, r3
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	68da      	ldr	r2, [r3, #12]
 8008e2e:	69fb      	ldr	r3, [r7, #28]
 8008e30:	005b      	lsls	r3, r3, #1
 8008e32:	2103      	movs	r1, #3
 8008e34:	fa01 f303 	lsl.w	r3, r1, r3
 8008e38:	43db      	mvns	r3, r3
 8008e3a:	401a      	ands	r2, r3
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	3301      	adds	r3, #1
 8008e44:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 8008e46:	683a      	ldr	r2, [r7, #0]
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	f47f af3c 	bne.w	8008ccc <HAL_GPIO_DeInit+0x14>
  }
}
 8008e54:	bf00      	nop
 8008e56:	bf00      	nop
 8008e58:	3724      	adds	r7, #36	; 0x24
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	46020000 	.word	0x46020000
 8008e68:	0801513c 	.word	0x0801513c
 8008e6c:	46022000 	.word	0x46022000
 8008e70:	002f7f7f 	.word	0x002f7f7f

08008e74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	691a      	ldr	r2, [r3, #16]
 8008e84:	887b      	ldrh	r3, [r7, #2]
 8008e86:	4013      	ands	r3, r2
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d002      	beq.n	8008e92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	73fb      	strb	r3, [r7, #15]
 8008e90:	e001      	b.n	8008e96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008e92:	2300      	movs	r3, #0
 8008e94:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8008e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	460b      	mov	r3, r1
 8008eae:	807b      	strh	r3, [r7, #2]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008eb4:	787b      	ldrb	r3, [r7, #1]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d003      	beq.n	8008ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008eba:	887a      	ldrh	r2, [r7, #2]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8008ec0:	e002      	b.n	8008ec8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8008ec2:	887a      	ldrh	r2, [r7, #2]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b085      	sub	sp, #20
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	460b      	mov	r3, r1
 8008ede:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008ee6:	887a      	ldrh	r2, [r7, #2]
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	4013      	ands	r3, r2
 8008eec:	041a      	lsls	r2, r3, #16
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	43d9      	mvns	r1, r3
 8008ef2:	887b      	ldrh	r3, [r7, #2]
 8008ef4:	400b      	ands	r3, r1
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	619a      	str	r2, [r3, #24]
}
 8008efc:	bf00      	nop
 8008efe:	3714      	adds	r7, #20
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d101      	bne.n	8008f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	e081      	b.n	800901e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d106      	bne.n	8008f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f7fc fcee 	bl	8005910 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2224      	movs	r2, #36	; 0x24
 8008f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f022 0201 	bic.w	r2, r2, #1
 8008f4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	685a      	ldr	r2, [r3, #4]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008f58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	689a      	ldr	r2, [r3, #8]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d107      	bne.n	8008f82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	689a      	ldr	r2, [r3, #8]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f7e:	609a      	str	r2, [r3, #8]
 8008f80:	e006      	b.n	8008f90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	689a      	ldr	r2, [r3, #8]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008f8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d104      	bne.n	8008fa2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008fa0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	6812      	ldr	r2, [r2, #0]
 8008fac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008fb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008fb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	68da      	ldr	r2, [r3, #12]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008fc4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	691a      	ldr	r2, [r3, #16]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	699b      	ldr	r3, [r3, #24]
 8008fd6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	430a      	orrs	r2, r1
 8008fde:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	69d9      	ldr	r1, [r3, #28]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6a1a      	ldr	r2, [r3, #32]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	430a      	orrs	r2, r1
 8008fee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f042 0201 	orr.w	r2, r2, #1
 8008ffe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2200      	movs	r2, #0
 8009004:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2220      	movs	r2, #32
 800900a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3708      	adds	r7, #8
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b082      	sub	sp, #8
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d101      	bne.n	8009038 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009034:	2301      	movs	r3, #1
 8009036:	e021      	b.n	800907c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2224      	movs	r2, #36	; 0x24
 800903c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f022 0201 	bic.w	r2, r2, #1
 800904e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f7fc fd23 	bl	8005a9c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2200      	movs	r2, #0
 800906e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3708      	adds	r7, #8
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b088      	sub	sp, #32
 8009088:	af02      	add	r7, sp, #8
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	4608      	mov	r0, r1
 800908e:	4611      	mov	r1, r2
 8009090:	461a      	mov	r2, r3
 8009092:	4603      	mov	r3, r0
 8009094:	817b      	strh	r3, [r7, #10]
 8009096:	460b      	mov	r3, r1
 8009098:	813b      	strh	r3, [r7, #8]
 800909a:	4613      	mov	r3, r2
 800909c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	f040 80f9 	bne.w	800929e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80090ac:	6a3b      	ldr	r3, [r7, #32]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d002      	beq.n	80090b8 <HAL_I2C_Mem_Write+0x34>
 80090b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d105      	bne.n	80090c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e0ed      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80090ca:	2b01      	cmp	r3, #1
 80090cc:	d101      	bne.n	80090d2 <HAL_I2C_Mem_Write+0x4e>
 80090ce:	2302      	movs	r3, #2
 80090d0:	e0e6      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2201      	movs	r2, #1
 80090d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80090da:	f7fd fc99 	bl	8006a10 <HAL_GetTick>
 80090de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	9300      	str	r3, [sp, #0]
 80090e4:	2319      	movs	r3, #25
 80090e6:	2201      	movs	r2, #1
 80090e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80090ec:	68f8      	ldr	r0, [r7, #12]
 80090ee:	f000 fac3 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d001      	beq.n	80090fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e0d1      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2221      	movs	r2, #33	; 0x21
 8009100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2240      	movs	r2, #64	; 0x40
 8009108:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6a3a      	ldr	r2, [r7, #32]
 8009116:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800911c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2200      	movs	r2, #0
 8009122:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009124:	88f8      	ldrh	r0, [r7, #6]
 8009126:	893a      	ldrh	r2, [r7, #8]
 8009128:	8979      	ldrh	r1, [r7, #10]
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	9301      	str	r3, [sp, #4]
 800912e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	4603      	mov	r3, r0
 8009134:	68f8      	ldr	r0, [r7, #12]
 8009136:	f000 f9d3 	bl	80094e0 <I2C_RequestMemoryWrite>
 800913a:	4603      	mov	r3, r0
 800913c:	2b00      	cmp	r3, #0
 800913e:	d005      	beq.n	800914c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009148:	2301      	movs	r3, #1
 800914a:	e0a9      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009150:	b29b      	uxth	r3, r3
 8009152:	2bff      	cmp	r3, #255	; 0xff
 8009154:	d90e      	bls.n	8009174 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	22ff      	movs	r2, #255	; 0xff
 800915a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009160:	b2da      	uxtb	r2, r3
 8009162:	8979      	ldrh	r1, [r7, #10]
 8009164:	2300      	movs	r3, #0
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f000 fc2b 	bl	80099c8 <I2C_TransferConfig>
 8009172:	e00f      	b.n	8009194 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009178:	b29a      	uxth	r2, r3
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009182:	b2da      	uxtb	r2, r3
 8009184:	8979      	ldrh	r1, [r7, #10]
 8009186:	2300      	movs	r3, #0
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800918e:	68f8      	ldr	r0, [r7, #12]
 8009190:	f000 fc1a 	bl	80099c8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009194:	697a      	ldr	r2, [r7, #20]
 8009196:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009198:	68f8      	ldr	r0, [r7, #12]
 800919a:	f000 faad 	bl	80096f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800919e:	4603      	mov	r3, r0
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d001      	beq.n	80091a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80091a4:	2301      	movs	r3, #1
 80091a6:	e07b      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ac:	781a      	ldrb	r2, [r3, #0]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b8:	1c5a      	adds	r2, r3, #1
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	3b01      	subs	r3, #1
 80091c6:	b29a      	uxth	r2, r3
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091d0:	3b01      	subs	r3, #1
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091dc:	b29b      	uxth	r3, r3
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d034      	beq.n	800924c <HAL_I2C_Mem_Write+0x1c8>
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d130      	bne.n	800924c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	9300      	str	r3, [sp, #0]
 80091ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f0:	2200      	movs	r2, #0
 80091f2:	2180      	movs	r1, #128	; 0x80
 80091f4:	68f8      	ldr	r0, [r7, #12]
 80091f6:	f000 fa3f 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 80091fa:	4603      	mov	r3, r0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d001      	beq.n	8009204 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009200:	2301      	movs	r3, #1
 8009202:	e04d      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009208:	b29b      	uxth	r3, r3
 800920a:	2bff      	cmp	r3, #255	; 0xff
 800920c:	d90e      	bls.n	800922c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	22ff      	movs	r2, #255	; 0xff
 8009212:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009218:	b2da      	uxtb	r2, r3
 800921a:	8979      	ldrh	r1, [r7, #10]
 800921c:	2300      	movs	r3, #0
 800921e:	9300      	str	r3, [sp, #0]
 8009220:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f000 fbcf 	bl	80099c8 <I2C_TransferConfig>
 800922a:	e00f      	b.n	800924c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009230:	b29a      	uxth	r2, r3
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800923a:	b2da      	uxtb	r2, r3
 800923c:	8979      	ldrh	r1, [r7, #10]
 800923e:	2300      	movs	r3, #0
 8009240:	9300      	str	r3, [sp, #0]
 8009242:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f000 fbbe 	bl	80099c8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009250:	b29b      	uxth	r3, r3
 8009252:	2b00      	cmp	r3, #0
 8009254:	d19e      	bne.n	8009194 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009256:	697a      	ldr	r2, [r7, #20]
 8009258:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f000 fa8c 	bl	8009778 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009266:	2301      	movs	r3, #1
 8009268:	e01a      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2220      	movs	r2, #32
 8009270:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	6859      	ldr	r1, [r3, #4]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	4b0a      	ldr	r3, [pc, #40]	; (80092a8 <HAL_I2C_Mem_Write+0x224>)
 800927e:	400b      	ands	r3, r1
 8009280:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2220      	movs	r2, #32
 8009286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800929a:	2300      	movs	r3, #0
 800929c:	e000      	b.n	80092a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800929e:	2302      	movs	r3, #2
  }
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3718      	adds	r7, #24
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	fe00e800 	.word	0xfe00e800

080092ac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b088      	sub	sp, #32
 80092b0:	af02      	add	r7, sp, #8
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	4608      	mov	r0, r1
 80092b6:	4611      	mov	r1, r2
 80092b8:	461a      	mov	r2, r3
 80092ba:	4603      	mov	r3, r0
 80092bc:	817b      	strh	r3, [r7, #10]
 80092be:	460b      	mov	r3, r1
 80092c0:	813b      	strh	r3, [r7, #8]
 80092c2:	4613      	mov	r3, r2
 80092c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	2b20      	cmp	r3, #32
 80092d0:	f040 80fd 	bne.w	80094ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d002      	beq.n	80092e0 <HAL_I2C_Mem_Read+0x34>
 80092da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d105      	bne.n	80092ec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80092e6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80092e8:	2301      	movs	r3, #1
 80092ea:	e0f1      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d101      	bne.n	80092fa <HAL_I2C_Mem_Read+0x4e>
 80092f6:	2302      	movs	r3, #2
 80092f8:	e0ea      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2201      	movs	r2, #1
 80092fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009302:	f7fd fb85 	bl	8006a10 <HAL_GetTick>
 8009306:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	2319      	movs	r3, #25
 800930e:	2201      	movs	r2, #1
 8009310:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 f9af 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d001      	beq.n	8009324 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	e0d5      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2222      	movs	r2, #34	; 0x22
 8009328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2240      	movs	r2, #64	; 0x40
 8009330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2200      	movs	r2, #0
 8009338:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6a3a      	ldr	r2, [r7, #32]
 800933e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009344:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2200      	movs	r2, #0
 800934a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800934c:	88f8      	ldrh	r0, [r7, #6]
 800934e:	893a      	ldrh	r2, [r7, #8]
 8009350:	8979      	ldrh	r1, [r7, #10]
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	9301      	str	r3, [sp, #4]
 8009356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009358:	9300      	str	r3, [sp, #0]
 800935a:	4603      	mov	r3, r0
 800935c:	68f8      	ldr	r0, [r7, #12]
 800935e:	f000 f913 	bl	8009588 <I2C_RequestMemoryRead>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d005      	beq.n	8009374 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	e0ad      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009378:	b29b      	uxth	r3, r3
 800937a:	2bff      	cmp	r3, #255	; 0xff
 800937c:	d90e      	bls.n	800939c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	22ff      	movs	r2, #255	; 0xff
 8009382:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009388:	b2da      	uxtb	r2, r3
 800938a:	8979      	ldrh	r1, [r7, #10]
 800938c:	4b52      	ldr	r3, [pc, #328]	; (80094d8 <HAL_I2C_Mem_Read+0x22c>)
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009394:	68f8      	ldr	r0, [r7, #12]
 8009396:	f000 fb17 	bl	80099c8 <I2C_TransferConfig>
 800939a:	e00f      	b.n	80093bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093aa:	b2da      	uxtb	r2, r3
 80093ac:	8979      	ldrh	r1, [r7, #10]
 80093ae:	4b4a      	ldr	r3, [pc, #296]	; (80094d8 <HAL_I2C_Mem_Read+0x22c>)
 80093b0:	9300      	str	r3, [sp, #0]
 80093b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f000 fb06 	bl	80099c8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	9300      	str	r3, [sp, #0]
 80093c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093c2:	2200      	movs	r2, #0
 80093c4:	2104      	movs	r1, #4
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f000 f956 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d001      	beq.n	80093d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e07c      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e0:	b2d2      	uxtb	r2, r2
 80093e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e8:	1c5a      	adds	r2, r3, #1
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093f2:	3b01      	subs	r3, #1
 80093f4:	b29a      	uxth	r2, r3
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093fe:	b29b      	uxth	r3, r3
 8009400:	3b01      	subs	r3, #1
 8009402:	b29a      	uxth	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800940c:	b29b      	uxth	r3, r3
 800940e:	2b00      	cmp	r3, #0
 8009410:	d034      	beq.n	800947c <HAL_I2C_Mem_Read+0x1d0>
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009416:	2b00      	cmp	r3, #0
 8009418:	d130      	bne.n	800947c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	9300      	str	r3, [sp, #0]
 800941e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009420:	2200      	movs	r2, #0
 8009422:	2180      	movs	r1, #128	; 0x80
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	f000 f927 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d001      	beq.n	8009434 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e04d      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009438:	b29b      	uxth	r3, r3
 800943a:	2bff      	cmp	r3, #255	; 0xff
 800943c:	d90e      	bls.n	800945c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	22ff      	movs	r2, #255	; 0xff
 8009442:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009448:	b2da      	uxtb	r2, r3
 800944a:	8979      	ldrh	r1, [r7, #10]
 800944c:	2300      	movs	r3, #0
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	f000 fab7 	bl	80099c8 <I2C_TransferConfig>
 800945a:	e00f      	b.n	800947c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009460:	b29a      	uxth	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800946a:	b2da      	uxtb	r2, r3
 800946c:	8979      	ldrh	r1, [r7, #10]
 800946e:	2300      	movs	r3, #0
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f000 faa6 	bl	80099c8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009480:	b29b      	uxth	r3, r3
 8009482:	2b00      	cmp	r3, #0
 8009484:	d19a      	bne.n	80093bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f000 f974 	bl	8009778 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d001      	beq.n	800949a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e01a      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	2220      	movs	r2, #32
 80094a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	6859      	ldr	r1, [r3, #4]
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681a      	ldr	r2, [r3, #0]
 80094ac:	4b0b      	ldr	r3, [pc, #44]	; (80094dc <HAL_I2C_Mem_Read+0x230>)
 80094ae:	400b      	ands	r3, r1
 80094b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2200      	movs	r2, #0
 80094be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80094ca:	2300      	movs	r3, #0
 80094cc:	e000      	b.n	80094d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80094ce:	2302      	movs	r3, #2
  }
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3718      	adds	r7, #24
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}
 80094d8:	80002400 	.word	0x80002400
 80094dc:	fe00e800 	.word	0xfe00e800

080094e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af02      	add	r7, sp, #8
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	4608      	mov	r0, r1
 80094ea:	4611      	mov	r1, r2
 80094ec:	461a      	mov	r2, r3
 80094ee:	4603      	mov	r3, r0
 80094f0:	817b      	strh	r3, [r7, #10]
 80094f2:	460b      	mov	r3, r1
 80094f4:	813b      	strh	r3, [r7, #8]
 80094f6:	4613      	mov	r3, r2
 80094f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80094fa:	88fb      	ldrh	r3, [r7, #6]
 80094fc:	b2da      	uxtb	r2, r3
 80094fe:	8979      	ldrh	r1, [r7, #10]
 8009500:	4b20      	ldr	r3, [pc, #128]	; (8009584 <I2C_RequestMemoryWrite+0xa4>)
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 fa5d 	bl	80099c8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800950e:	69fa      	ldr	r2, [r7, #28]
 8009510:	69b9      	ldr	r1, [r7, #24]
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f000 f8f0 	bl	80096f8 <I2C_WaitOnTXISFlagUntilTimeout>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e02c      	b.n	800957c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009522:	88fb      	ldrh	r3, [r7, #6]
 8009524:	2b01      	cmp	r3, #1
 8009526:	d105      	bne.n	8009534 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009528:	893b      	ldrh	r3, [r7, #8]
 800952a:	b2da      	uxtb	r2, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	629a      	str	r2, [r3, #40]	; 0x28
 8009532:	e015      	b.n	8009560 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009534:	893b      	ldrh	r3, [r7, #8]
 8009536:	0a1b      	lsrs	r3, r3, #8
 8009538:	b29b      	uxth	r3, r3
 800953a:	b2da      	uxtb	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009542:	69fa      	ldr	r2, [r7, #28]
 8009544:	69b9      	ldr	r1, [r7, #24]
 8009546:	68f8      	ldr	r0, [r7, #12]
 8009548:	f000 f8d6 	bl	80096f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800954c:	4603      	mov	r3, r0
 800954e:	2b00      	cmp	r3, #0
 8009550:	d001      	beq.n	8009556 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e012      	b.n	800957c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009556:	893b      	ldrh	r3, [r7, #8]
 8009558:	b2da      	uxtb	r2, r3
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	9300      	str	r3, [sp, #0]
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	2200      	movs	r2, #0
 8009568:	2180      	movs	r1, #128	; 0x80
 800956a:	68f8      	ldr	r0, [r7, #12]
 800956c:	f000 f884 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d001      	beq.n	800957a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	e000      	b.n	800957c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}
 8009584:	80002000 	.word	0x80002000

08009588 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b086      	sub	sp, #24
 800958c:	af02      	add	r7, sp, #8
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	4608      	mov	r0, r1
 8009592:	4611      	mov	r1, r2
 8009594:	461a      	mov	r2, r3
 8009596:	4603      	mov	r3, r0
 8009598:	817b      	strh	r3, [r7, #10]
 800959a:	460b      	mov	r3, r1
 800959c:	813b      	strh	r3, [r7, #8]
 800959e:	4613      	mov	r3, r2
 80095a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80095a2:	88fb      	ldrh	r3, [r7, #6]
 80095a4:	b2da      	uxtb	r2, r3
 80095a6:	8979      	ldrh	r1, [r7, #10]
 80095a8:	4b20      	ldr	r3, [pc, #128]	; (800962c <I2C_RequestMemoryRead+0xa4>)
 80095aa:	9300      	str	r3, [sp, #0]
 80095ac:	2300      	movs	r3, #0
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f000 fa0a 	bl	80099c8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80095b4:	69fa      	ldr	r2, [r7, #28]
 80095b6:	69b9      	ldr	r1, [r7, #24]
 80095b8:	68f8      	ldr	r0, [r7, #12]
 80095ba:	f000 f89d 	bl	80096f8 <I2C_WaitOnTXISFlagUntilTimeout>
 80095be:	4603      	mov	r3, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d001      	beq.n	80095c8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e02c      	b.n	8009622 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80095c8:	88fb      	ldrh	r3, [r7, #6]
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	d105      	bne.n	80095da <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80095ce:	893b      	ldrh	r3, [r7, #8]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	629a      	str	r2, [r3, #40]	; 0x28
 80095d8:	e015      	b.n	8009606 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80095da:	893b      	ldrh	r3, [r7, #8]
 80095dc:	0a1b      	lsrs	r3, r3, #8
 80095de:	b29b      	uxth	r3, r3
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80095e8:	69fa      	ldr	r2, [r7, #28]
 80095ea:	69b9      	ldr	r1, [r7, #24]
 80095ec:	68f8      	ldr	r0, [r7, #12]
 80095ee:	f000 f883 	bl	80096f8 <I2C_WaitOnTXISFlagUntilTimeout>
 80095f2:	4603      	mov	r3, r0
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d001      	beq.n	80095fc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80095f8:	2301      	movs	r3, #1
 80095fa:	e012      	b.n	8009622 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80095fc:	893b      	ldrh	r3, [r7, #8]
 80095fe:	b2da      	uxtb	r2, r3
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009606:	69fb      	ldr	r3, [r7, #28]
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	2200      	movs	r2, #0
 800960e:	2140      	movs	r1, #64	; 0x40
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 f831 	bl	8009678 <I2C_WaitOnFlagUntilTimeout>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d001      	beq.n	8009620 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e000      	b.n	8009622 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	80002000 	.word	0x80002000

08009630 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	699b      	ldr	r3, [r3, #24]
 800963e:	f003 0302 	and.w	r3, r3, #2
 8009642:	2b02      	cmp	r3, #2
 8009644:	d103      	bne.n	800964e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	2200      	movs	r2, #0
 800964c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	699b      	ldr	r3, [r3, #24]
 8009654:	f003 0301 	and.w	r3, r3, #1
 8009658:	2b01      	cmp	r3, #1
 800965a:	d007      	beq.n	800966c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	699a      	ldr	r2, [r3, #24]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f042 0201 	orr.w	r2, r2, #1
 800966a:	619a      	str	r2, [r3, #24]
  }
}
 800966c:	bf00      	nop
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	60b9      	str	r1, [r7, #8]
 8009682:	603b      	str	r3, [r7, #0]
 8009684:	4613      	mov	r3, r2
 8009686:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009688:	e022      	b.n	80096d0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009690:	d01e      	beq.n	80096d0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009692:	f7fd f9bd 	bl	8006a10 <HAL_GetTick>
 8009696:	4602      	mov	r2, r0
 8009698:	69bb      	ldr	r3, [r7, #24]
 800969a:	1ad3      	subs	r3, r2, r3
 800969c:	683a      	ldr	r2, [r7, #0]
 800969e:	429a      	cmp	r2, r3
 80096a0:	d302      	bcc.n	80096a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d113      	bne.n	80096d0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ac:	f043 0220 	orr.w	r2, r3, #32
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2220      	movs	r2, #32
 80096b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2200      	movs	r2, #0
 80096c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2200      	movs	r2, #0
 80096c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80096cc:	2301      	movs	r3, #1
 80096ce:	e00f      	b.n	80096f0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	699a      	ldr	r2, [r3, #24]
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	4013      	ands	r3, r2
 80096da:	68ba      	ldr	r2, [r7, #8]
 80096dc:	429a      	cmp	r2, r3
 80096de:	bf0c      	ite	eq
 80096e0:	2301      	moveq	r3, #1
 80096e2:	2300      	movne	r3, #0
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	461a      	mov	r2, r3
 80096e8:	79fb      	ldrb	r3, [r7, #7]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d0cd      	beq.n	800968a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3710      	adds	r7, #16
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b084      	sub	sp, #16
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009704:	e02c      	b.n	8009760 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f000 f870 	bl	80097f0 <I2C_IsErrorOccurred>
 8009710:	4603      	mov	r3, r0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d001      	beq.n	800971a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	e02a      	b.n	8009770 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009720:	d01e      	beq.n	8009760 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009722:	f7fd f975 	bl	8006a10 <HAL_GetTick>
 8009726:	4602      	mov	r2, r0
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	1ad3      	subs	r3, r2, r3
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	429a      	cmp	r2, r3
 8009730:	d302      	bcc.n	8009738 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d113      	bne.n	8009760 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800973c:	f043 0220 	orr.w	r2, r3, #32
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2220      	movs	r2, #32
 8009748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2200      	movs	r2, #0
 8009750:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2200      	movs	r2, #0
 8009758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	e007      	b.n	8009770 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	699b      	ldr	r3, [r3, #24]
 8009766:	f003 0302 	and.w	r3, r3, #2
 800976a:	2b02      	cmp	r3, #2
 800976c:	d1cb      	bne.n	8009706 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800976e:	2300      	movs	r3, #0
}
 8009770:	4618      	mov	r0, r3
 8009772:	3710      	adds	r7, #16
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b084      	sub	sp, #16
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009784:	e028      	b.n	80097d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009786:	687a      	ldr	r2, [r7, #4]
 8009788:	68b9      	ldr	r1, [r7, #8]
 800978a:	68f8      	ldr	r0, [r7, #12]
 800978c:	f000 f830 	bl	80097f0 <I2C_IsErrorOccurred>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d001      	beq.n	800979a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	e026      	b.n	80097e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800979a:	f7fd f939 	bl	8006a10 <HAL_GetTick>
 800979e:	4602      	mov	r2, r0
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	1ad3      	subs	r3, r2, r3
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d302      	bcc.n	80097b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d113      	bne.n	80097d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097b4:	f043 0220 	orr.w	r2, r3, #32
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2220      	movs	r2, #32
 80097c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e007      	b.n	80097e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	f003 0320 	and.w	r3, r3, #32
 80097e2:	2b20      	cmp	r3, #32
 80097e4:	d1cf      	bne.n	8009786 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80097e6:	2300      	movs	r3, #0
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b08a      	sub	sp, #40	; 0x28
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80097fc:	2300      	movs	r3, #0
 80097fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800980a:	2300      	movs	r3, #0
 800980c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	f003 0310 	and.w	r3, r3, #16
 8009818:	2b00      	cmp	r3, #0
 800981a:	d075      	beq.n	8009908 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2210      	movs	r2, #16
 8009822:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009824:	e056      	b.n	80098d4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800982c:	d052      	beq.n	80098d4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800982e:	f7fd f8ef 	bl	8006a10 <HAL_GetTick>
 8009832:	4602      	mov	r2, r0
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	1ad3      	subs	r3, r2, r3
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	429a      	cmp	r2, r3
 800983c:	d302      	bcc.n	8009844 <I2C_IsErrorOccurred+0x54>
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d147      	bne.n	80098d4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800984e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009856:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	699b      	ldr	r3, [r3, #24]
 800985e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009862:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009866:	d12e      	bne.n	80098c6 <I2C_IsErrorOccurred+0xd6>
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800986e:	d02a      	beq.n	80098c6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009870:	7cfb      	ldrb	r3, [r7, #19]
 8009872:	2b20      	cmp	r3, #32
 8009874:	d027      	beq.n	80098c6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	685a      	ldr	r2, [r3, #4]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009884:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009886:	f7fd f8c3 	bl	8006a10 <HAL_GetTick>
 800988a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800988c:	e01b      	b.n	80098c6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800988e:	f7fd f8bf 	bl	8006a10 <HAL_GetTick>
 8009892:	4602      	mov	r2, r0
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	1ad3      	subs	r3, r2, r3
 8009898:	2b19      	cmp	r3, #25
 800989a:	d914      	bls.n	80098c6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098a0:	f043 0220 	orr.w	r2, r3, #32
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2220      	movs	r2, #32
 80098ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	699b      	ldr	r3, [r3, #24]
 80098cc:	f003 0320 	and.w	r3, r3, #32
 80098d0:	2b20      	cmp	r3, #32
 80098d2:	d1dc      	bne.n	800988e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	699b      	ldr	r3, [r3, #24]
 80098da:	f003 0320 	and.w	r3, r3, #32
 80098de:	2b20      	cmp	r3, #32
 80098e0:	d003      	beq.n	80098ea <I2C_IsErrorOccurred+0xfa>
 80098e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d09d      	beq.n	8009826 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80098ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d103      	bne.n	80098fa <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2220      	movs	r2, #32
 80098f8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80098fa:	6a3b      	ldr	r3, [r7, #32]
 80098fc:	f043 0304 	orr.w	r3, r3, #4
 8009900:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	699b      	ldr	r3, [r3, #24]
 800990e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00b      	beq.n	8009932 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800991a:	6a3b      	ldr	r3, [r7, #32]
 800991c:	f043 0301 	orr.w	r3, r3, #1
 8009920:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f44f 7280 	mov.w	r2, #256	; 0x100
 800992a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800992c:	2301      	movs	r3, #1
 800992e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00b      	beq.n	8009954 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800993c:	6a3b      	ldr	r3, [r7, #32]
 800993e:	f043 0308 	orr.w	r3, r3, #8
 8009942:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800994c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800994e:	2301      	movs	r3, #1
 8009950:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00b      	beq.n	8009976 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800995e:	6a3b      	ldr	r3, [r7, #32]
 8009960:	f043 0302 	orr.w	r3, r3, #2
 8009964:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800996e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009976:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800997a:	2b00      	cmp	r3, #0
 800997c:	d01c      	beq.n	80099b8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800997e:	68f8      	ldr	r0, [r7, #12]
 8009980:	f7ff fe56 	bl	8009630 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	6859      	ldr	r1, [r3, #4]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	4b0d      	ldr	r3, [pc, #52]	; (80099c4 <I2C_IsErrorOccurred+0x1d4>)
 8009990:	400b      	ands	r3, r1
 8009992:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009998:	6a3b      	ldr	r3, [r7, #32]
 800999a:	431a      	orrs	r2, r3
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2220      	movs	r2, #32
 80099a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2200      	movs	r2, #0
 80099ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2200      	movs	r2, #0
 80099b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80099b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3728      	adds	r7, #40	; 0x28
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}
 80099c4:	fe00e800 	.word	0xfe00e800

080099c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b087      	sub	sp, #28
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	607b      	str	r3, [r7, #4]
 80099d2:	460b      	mov	r3, r1
 80099d4:	817b      	strh	r3, [r7, #10]
 80099d6:	4613      	mov	r3, r2
 80099d8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80099da:	897b      	ldrh	r3, [r7, #10]
 80099dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80099e0:	7a7b      	ldrb	r3, [r7, #9]
 80099e2:	041b      	lsls	r3, r3, #16
 80099e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80099e8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80099ee:	6a3b      	ldr	r3, [r7, #32]
 80099f0:	4313      	orrs	r3, r2
 80099f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80099f6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	685a      	ldr	r2, [r3, #4]
 80099fe:	6a3b      	ldr	r3, [r7, #32]
 8009a00:	0d5b      	lsrs	r3, r3, #21
 8009a02:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009a06:	4b08      	ldr	r3, [pc, #32]	; (8009a28 <I2C_TransferConfig+0x60>)
 8009a08:	430b      	orrs	r3, r1
 8009a0a:	43db      	mvns	r3, r3
 8009a0c:	ea02 0103 	and.w	r1, r2, r3
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	697a      	ldr	r2, [r7, #20]
 8009a16:	430a      	orrs	r2, r1
 8009a18:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009a1a:	bf00      	nop
 8009a1c:	371c      	adds	r7, #28
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr
 8009a26:	bf00      	nop
 8009a28:	03ff63ff 	.word	0x03ff63ff

08009a2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2b20      	cmp	r3, #32
 8009a40:	d138      	bne.n	8009ab4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	e032      	b.n	8009ab6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2224      	movs	r2, #36	; 0x24
 8009a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f022 0201 	bic.w	r2, r2, #1
 8009a6e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009a7e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	6819      	ldr	r1, [r3, #0]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	683a      	ldr	r2, [r7, #0]
 8009a8c:	430a      	orrs	r2, r1
 8009a8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f042 0201 	orr.w	r2, r2, #1
 8009a9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2220      	movs	r2, #32
 8009aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	e000      	b.n	8009ab6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009ab4:	2302      	movs	r3, #2
  }
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	370c      	adds	r7, #12
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr

08009ac2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009ac2:	b480      	push	{r7}
 8009ac4:	b085      	sub	sp, #20
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b20      	cmp	r3, #32
 8009ad6:	d139      	bne.n	8009b4c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d101      	bne.n	8009ae6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009ae2:	2302      	movs	r3, #2
 8009ae4:	e033      	b.n	8009b4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2224      	movs	r2, #36	; 0x24
 8009af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f022 0201 	bic.w	r2, r2, #1
 8009b04:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009b14:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	021b      	lsls	r3, r3, #8
 8009b1a:	68fa      	ldr	r2, [r7, #12]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	68fa      	ldr	r2, [r7, #12]
 8009b26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f042 0201 	orr.w	r2, r2, #1
 8009b36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2220      	movs	r2, #32
 8009b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	e000      	b.n	8009b4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009b4c:	2302      	movs	r3, #2
  }
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3714      	adds	r7, #20
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr
	...

08009b5c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8009b60:	4b05      	ldr	r3, [pc, #20]	; (8009b78 <HAL_ICACHE_Enable+0x1c>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a04      	ldr	r2, [pc, #16]	; (8009b78 <HAL_ICACHE_Enable+0x1c>)
 8009b66:	f043 0301 	orr.w	r3, r3, #1
 8009b6a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr
 8009b78:	40030400 	.word	0x40030400

08009b7c <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f043 0201 	orr.w	r2, r3, #1
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	601a      	str	r2, [r3, #0]
}
 8009b90:	bf00      	nop
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f023 0201 	bic.w	r2, r3, #1
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	601a      	str	r2, [r3, #0]
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af02      	add	r7, sp, #8
 8009bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8009bc8:	f7fc ff22 	bl	8006a10 <HAL_GetTick>
 8009bcc:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d102      	bne.n	8009bda <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	73fb      	strb	r3, [r7, #15]
 8009bd8:	e0a5      	b.n	8009d26 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	655a      	str	r2, [r3, #84]	; 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f040 809e 	bne.w	8009d26 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f7fc f97c 	bl	8005ee8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8009bf0:	f241 3188 	movw	r1, #5000	; 0x1388
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 f9ec 	bl	8009fd2 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	689a      	ldr	r2, [r3, #8]
 8009c00:	4b4b      	ldr	r3, [pc, #300]	; (8009d30 <HAL_OSPI_Init+0x174>)
 8009c02:	4013      	ands	r3, r2
 8009c04:	687a      	ldr	r2, [r7, #4]
 8009c06:	68d1      	ldr	r1, [r2, #12]
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	6912      	ldr	r2, [r2, #16]
 8009c0c:	3a01      	subs	r2, #1
 8009c0e:	0412      	lsls	r2, r2, #16
 8009c10:	4311      	orrs	r1, r2
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	6952      	ldr	r2, [r2, #20]
 8009c16:	3a01      	subs	r2, #1
 8009c18:	0212      	lsls	r2, r2, #8
 8009c1a:	4311      	orrs	r1, r2
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009c20:	4311      	orrs	r1, r2
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	69d2      	ldr	r2, [r2, #28]
 8009c26:	4311      	orrs	r1, r2
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	6812      	ldr	r2, [r2, #0]
 8009c2c:	430b      	orrs	r3, r1
 8009c2e:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a1a      	ldr	r2, [r3, #32]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	430a      	orrs	r2, r1
 8009c44:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c4a:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	430a      	orrs	r2, r1
 8009c56:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009c60:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	3b01      	subs	r3, #1
 8009c72:	021a      	lsls	r2, r3, #8
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	430a      	orrs	r2, r1
 8009c7a:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c80:	9300      	str	r3, [sp, #0]
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	2200      	movs	r2, #0
 8009c86:	2120      	movs	r1, #32
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fea3 	bl	800a9d4 <OSPI_WaitFlagStateUntilTimeout>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8009c92:	7bfb      	ldrb	r3, [r7, #15]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d146      	bne.n	8009d26 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca6:	1e5a      	subs	r2, r3, #1
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	430a      	orrs	r2, r1
 8009cae:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	689a      	ldr	r2, [r3, #8]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	430a      	orrs	r2, r1
 8009cc4:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009cce:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cda:	431a      	orrs	r2, r3
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	430a      	orrs	r2, r1
 8009ce2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f042 0201 	orr.w	r2, r2, #1
 8009cf4:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	699b      	ldr	r3, [r3, #24]
 8009cfa:	2b02      	cmp	r3, #2
 8009cfc:	d107      	bne.n	8009d0e <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	689a      	ldr	r2, [r3, #8]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f042 0202 	orr.w	r2, r2, #2
 8009d0c:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009d16:	d103      	bne.n	8009d20 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	651a      	str	r2, [r3, #80]	; 0x50
 8009d1e:	e002      	b.n	8009d26 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2202      	movs	r2, #2
 8009d24:	651a      	str	r2, [r3, #80]	; 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8009d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3710      	adds	r7, #16
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}
 8009d30:	f8e0c0f4 	.word	0xf8e0c0f4

08009d34 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b08a      	sub	sp, #40	; 0x28
 8009d38:	af02      	add	r7, sp, #8
 8009d3a:	60f8      	str	r0, [r7, #12]
 8009d3c:	60b9      	str	r1, [r7, #8]
 8009d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8009d40:	f7fc fe66 	bl	8006a10 <HAL_GetTick>
 8009d44:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d4a:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d50:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d104      	bne.n	8009d62 <HAL_OSPI_Command+0x2e>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009d60:	d115      	bne.n	8009d8e <HAL_OSPI_Command+0x5a>
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	2b14      	cmp	r3, #20
 8009d66:	d107      	bne.n	8009d78 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d00e      	beq.n	8009d8e <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2b03      	cmp	r3, #3
 8009d76:	d00a      	beq.n	8009d8e <HAL_OSPI_Command+0x5a>
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	2b24      	cmp	r3, #36	; 0x24
 8009d7c:	d15b      	bne.n	8009e36 <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d003      	beq.n	8009d8e <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 8009d8a:	2b03      	cmp	r3, #3
 8009d8c:	d153      	bne.n	8009e36 <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	2200      	movs	r2, #0
 8009d96:	2120      	movs	r1, #32
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f000 fe1b 	bl	800a9d4 <OSPI_WaitFlagStateUntilTimeout>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8009da2:	7ffb      	ldrb	r3, [r7, #31]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d14c      	bne.n	8009e42 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2200      	movs	r2, #0
 8009dac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8009dae:	68b9      	ldr	r1, [r7, #8]
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f000 fe4f 	bl	800aa54 <OSPI_ConfigCmd>
 8009db6:	4603      	mov	r3, r0
 8009db8:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8009dba:	7ffb      	ldrb	r3, [r7, #31]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d140      	bne.n	8009e42 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d10e      	bne.n	8009de6 <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	2102      	movs	r1, #2
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f000 fdfe 	bl	800a9d4 <OSPI_WaitFlagStateUntilTimeout>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2202      	movs	r2, #2
 8009de2:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8009de4:	e02d      	b.n	8009e42 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d103      	bne.n	8009df6 <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2204      	movs	r2, #4
 8009df2:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009df4:	e025      	b.n	8009e42 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d10b      	bne.n	8009e16 <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e02:	2b24      	cmp	r3, #36	; 0x24
 8009e04:	d103      	bne.n	8009e0e <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2204      	movs	r2, #4
 8009e0a:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009e0c:	e019      	b.n	8009e42 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2214      	movs	r2, #20
 8009e12:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009e14:	e015      	b.n	8009e42 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	2b02      	cmp	r3, #2
 8009e1c:	d111      	bne.n	8009e42 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e22:	2b14      	cmp	r3, #20
 8009e24:	d103      	bne.n	8009e2e <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2204      	movs	r2, #4
 8009e2a:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009e2c:	e009      	b.n	8009e42 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2224      	movs	r2, #36	; 0x24
 8009e32:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009e34:	e005      	b.n	8009e42 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8009e36:	2301      	movs	r3, #1
 8009e38:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2210      	movs	r2, #16
 8009e3e:	655a      	str	r2, [r3, #84]	; 0x54
 8009e40:	e000      	b.n	8009e44 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 8009e42:	bf00      	nop
  }

  /* Return function status */
  return status;
 8009e44:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3720      	adds	r7, #32
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <HAL_OSPI_MemoryMapped>:
  * @param  cfg   : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b086      	sub	sp, #24
 8009e52:	af02      	add	r7, sp, #8
 8009e54:	6078      	str	r0, [r7, #4]
 8009e56:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009e58:	f7fc fdda 	bl	8006a10 <HAL_GetTick>
 8009e5c:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e62:	2b04      	cmp	r3, #4
 8009e64:	d136      	bne.n	8009ed4 <HAL_OSPI_MemoryMapped+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e6a:	9300      	str	r3, [sp, #0]
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	2120      	movs	r1, #32
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f000 fdae 	bl	800a9d4 <OSPI_WaitFlagStateUntilTimeout>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009e7c:	7bfb      	ldrb	r3, [r7, #15]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d12d      	bne.n	8009ede <HAL_OSPI_MemoryMapped+0x90>
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2288      	movs	r2, #136	; 0x88
 8009e86:	651a      	str	r2, [r3, #80]	; 0x50

      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b08      	cmp	r3, #8
 8009e8e:	d111      	bne.n	8009eb4 <HAL_OSPI_MemoryMapped+0x66>
      {
        assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure register */
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	6852      	ldr	r2, [r2, #4]
 8009e98:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2210      	movs	r2, #16
 8009ea2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Enable the timeout interrupt */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009eb2:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8009ebe:	f023 0308 	bic.w	r3, r3, #8
 8009ec2:	683a      	ldr	r2, [r7, #0]
 8009ec4:	6812      	ldr	r2, [r2, #0]
 8009ec6:	431a      	orrs	r2, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8009ed0:	601a      	str	r2, [r3, #0]
 8009ed2:	e004      	b.n	8009ede <HAL_OSPI_MemoryMapped+0x90>
                 (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2210      	movs	r2, #16
 8009edc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Return function status */
  return status;
 8009ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3710      	adds	r7, #16
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b088      	sub	sp, #32
 8009eec:	af02      	add	r7, sp, #8
 8009eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8009ef4:	f7fc fd8c 	bl	8006a10 <HAL_GetTick>
 8009ef8:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009efe:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f003 0308 	and.w	r3, r3, #8
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d104      	bne.n	8009f14 <HAL_OSPI_Abort+0x2c>
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f003 0304 	and.w	r3, r3, #4
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d052      	beq.n	8009fba <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f003 0304 	and.w	r3, r3, #4
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d014      	beq.n	8009f4c <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f022 0204 	bic.w	r2, r2, #4
 8009f30:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fd fb31 	bl	800759e <HAL_DMA_Abort>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8009f40:	7dfb      	ldrb	r3, [r7, #23]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d002      	beq.n	8009f4c <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2204      	movs	r2, #4
 8009f4a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	6a1b      	ldr	r3, [r3, #32]
 8009f52:	f003 0320 	and.w	r3, r3, #32
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d02b      	beq.n	8009fb2 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f042 0202 	orr.w	r2, r2, #2
 8009f68:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	2201      	movs	r2, #1
 8009f74:	2102      	movs	r1, #2
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 fd2c 	bl	800a9d4 <OSPI_WaitFlagStateUntilTimeout>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8009f80:	7dfb      	ldrb	r3, [r7, #23]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d11f      	bne.n	8009fc6 <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2202      	movs	r2, #2
 8009f8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	2200      	movs	r2, #0
 8009f98:	2120      	movs	r1, #32
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 fd1a 	bl	800a9d4 <OSPI_WaitFlagStateUntilTimeout>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8009fa4:	7dfb      	ldrb	r3, [r7, #23]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d10d      	bne.n	8009fc6 <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2202      	movs	r2, #2
 8009fae:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8009fb0:	e009      	b.n	8009fc6 <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2202      	movs	r2, #2
 8009fb6:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8009fb8:	e005      	b.n	8009fc6 <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2210      	movs	r2, #16
 8009fc2:	655a      	str	r2, [r3, #84]	; 0x54
 8009fc4:	e000      	b.n	8009fc8 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8009fc6:	bf00      	nop
  }

  /* Return function status */
  return status;
 8009fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3718      	adds	r7, #24
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8009fd2:	b480      	push	{r7}
 8009fd4:	b083      	sub	sp, #12
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	683a      	ldr	r2, [r7, #0]
 8009fe0:	659a      	str	r2, [r3, #88]	; 0x58
  return HAL_OK;
 8009fe2:	2300      	movs	r3, #0
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b094      	sub	sp, #80	; 0x50
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	60b9      	str	r1, [r7, #8]
 8009ffa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800a002:	2300      	movs	r3, #0
 800a004:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a9d      	ldr	r2, [pc, #628]	; (800a284 <HAL_OSPIM_Config+0x294>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d105      	bne.n	800a01e <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800a012:	2300      	movs	r3, #0
 800a014:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 1U;
 800a016:	2301      	movs	r3, #1
 800a018:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800a01c:	e004      	b.n	800a028 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800a01e:	2301      	movs	r3, #1
 800a020:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 0U;
 800a022:	2300      	movs	r3, #0
 800a024:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800a028:	2300      	movs	r3, #0
 800a02a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a02e:	e01d      	b.n	800a06c <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800a030:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a034:	3301      	adds	r3, #1
 800a036:	b2d8      	uxtb	r0, r3
 800a038:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800a03c:	f107 0114 	add.w	r1, r7, #20
 800a040:	4613      	mov	r3, r2
 800a042:	005b      	lsls	r3, r3, #1
 800a044:	4413      	add	r3, r2
 800a046:	00db      	lsls	r3, r3, #3
 800a048:	440b      	add	r3, r1
 800a04a:	4619      	mov	r1, r3
 800a04c:	f000 fe7c 	bl	800ad48 <OSPIM_GetConfig>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d005      	beq.n	800a062 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800a056:	2301      	movs	r3, #1
 800a058:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	2208      	movs	r2, #8
 800a060:	655a      	str	r2, [r3, #84]	; 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800a062:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a066:	3301      	adds	r3, #1
 800a068:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a06c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a070:	2b01      	cmp	r3, #1
 800a072:	d9dd      	bls.n	800a030 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800a074:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f040 849e 	bne.w	800a9ba <HAL_OSPIM_Config+0x9ca>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800a07e:	4b81      	ldr	r3, [pc, #516]	; (800a284 <HAL_OSPIM_Config+0x294>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 0301 	and.w	r3, r3, #1
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00b      	beq.n	800a0a2 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800a08a:	4b7e      	ldr	r3, [pc, #504]	; (800a284 <HAL_OSPIM_Config+0x294>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a7d      	ldr	r2, [pc, #500]	; (800a284 <HAL_OSPIM_Config+0x294>)
 800a090:	f023 0301 	bic.w	r3, r3, #1
 800a094:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800a096:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a09a:	f043 0301 	orr.w	r3, r3, #1
 800a09e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800a0a2:	4b79      	ldr	r3, [pc, #484]	; (800a288 <HAL_OSPIM_Config+0x298>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f003 0301 	and.w	r3, r3, #1
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00b      	beq.n	800a0c6 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800a0ae:	4b76      	ldr	r3, [pc, #472]	; (800a288 <HAL_OSPIM_Config+0x298>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a75      	ldr	r2, [pc, #468]	; (800a288 <HAL_OSPIM_Config+0x298>)
 800a0b4:	f023 0301 	bic.w	r3, r3, #1
 800a0b8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800a0ba:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a0be:	f043 0302 	orr.w	r3, r3, #2
 800a0c2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800a0c6:	4971      	ldr	r1, [pc, #452]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a0c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0ca:	4613      	mov	r3, r2
 800a0cc:	005b      	lsls	r3, r3, #1
 800a0ce:	4413      	add	r3, r2
 800a0d0:	00db      	lsls	r3, r3, #3
 800a0d2:	3350      	adds	r3, #80	; 0x50
 800a0d4:	443b      	add	r3, r7
 800a0d6:	3b34      	subs	r3, #52	; 0x34
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	3b01      	subs	r3, #1
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	440b      	add	r3, r1
 800a0e0:	6859      	ldr	r1, [r3, #4]
 800a0e2:	486a      	ldr	r0, [pc, #424]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a0e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0e6:	4613      	mov	r3, r2
 800a0e8:	005b      	lsls	r3, r3, #1
 800a0ea:	4413      	add	r3, r2
 800a0ec:	00db      	lsls	r3, r3, #3
 800a0ee:	3350      	adds	r3, #80	; 0x50
 800a0f0:	443b      	add	r3, r7
 800a0f2:	3b34      	subs	r3, #52	; 0x34
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3b01      	subs	r3, #1
 800a0f8:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800a0fc:	009b      	lsls	r3, r3, #2
 800a0fe:	4403      	add	r3, r0
 800a100:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800a102:	4b62      	ldr	r3, [pc, #392]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f003 0301 	and.w	r3, r3, #1
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	f000 80c0 	beq.w	800a290 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800a110:	4b5e      	ldr	r3, [pc, #376]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a5d      	ldr	r2, [pc, #372]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a116:	f023 0301 	bic.w	r3, r3, #1
 800a11a:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800a11c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800a120:	2b01      	cmp	r3, #1
 800a122:	f040 8162 	bne.w	800a3ea <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800a126:	4959      	ldr	r1, [pc, #356]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a128:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a12c:	4613      	mov	r3, r2
 800a12e:	005b      	lsls	r3, r3, #1
 800a130:	4413      	add	r3, r2
 800a132:	00db      	lsls	r3, r3, #3
 800a134:	3350      	adds	r3, #80	; 0x50
 800a136:	443b      	add	r3, r7
 800a138:	3b3c      	subs	r3, #60	; 0x3c
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3b01      	subs	r3, #1
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	440b      	add	r3, r1
 800a142:	6859      	ldr	r1, [r3, #4]
 800a144:	4851      	ldr	r0, [pc, #324]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a146:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a14a:	4613      	mov	r3, r2
 800a14c:	005b      	lsls	r3, r3, #1
 800a14e:	4413      	add	r3, r2
 800a150:	00db      	lsls	r3, r3, #3
 800a152:	3350      	adds	r3, #80	; 0x50
 800a154:	443b      	add	r3, r7
 800a156:	3b3c      	subs	r3, #60	; 0x3c
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	3b01      	subs	r3, #1
 800a15c:	f041 0202 	orr.w	r2, r1, #2
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	4403      	add	r3, r0
 800a164:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800a166:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a16a:	4613      	mov	r3, r2
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	4413      	add	r3, r2
 800a170:	00db      	lsls	r3, r3, #3
 800a172:	3350      	adds	r3, #80	; 0x50
 800a174:	443b      	add	r3, r7
 800a176:	3b38      	subs	r3, #56	; 0x38
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d01f      	beq.n	800a1be <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800a17e:	4943      	ldr	r1, [pc, #268]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a180:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a184:	4613      	mov	r3, r2
 800a186:	005b      	lsls	r3, r3, #1
 800a188:	4413      	add	r3, r2
 800a18a:	00db      	lsls	r3, r3, #3
 800a18c:	3350      	adds	r3, #80	; 0x50
 800a18e:	443b      	add	r3, r7
 800a190:	3b38      	subs	r3, #56	; 0x38
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	3b01      	subs	r3, #1
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	440b      	add	r3, r1
 800a19a:	6859      	ldr	r1, [r3, #4]
 800a19c:	483b      	ldr	r0, [pc, #236]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a19e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	005b      	lsls	r3, r3, #1
 800a1a6:	4413      	add	r3, r2
 800a1a8:	00db      	lsls	r3, r3, #3
 800a1aa:	3350      	adds	r3, #80	; 0x50
 800a1ac:	443b      	add	r3, r7
 800a1ae:	3b38      	subs	r3, #56	; 0x38
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	3b01      	subs	r3, #1
 800a1b4:	f041 0220 	orr.w	r2, r1, #32
 800a1b8:	009b      	lsls	r3, r3, #2
 800a1ba:	4403      	add	r3, r0
 800a1bc:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a1be:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a1c2:	4613      	mov	r3, r2
 800a1c4:	005b      	lsls	r3, r3, #1
 800a1c6:	4413      	add	r3, r2
 800a1c8:	00db      	lsls	r3, r3, #3
 800a1ca:	3350      	adds	r3, #80	; 0x50
 800a1cc:	443b      	add	r3, r7
 800a1ce:	3b30      	subs	r3, #48	; 0x30
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d023      	beq.n	800a21e <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a1d6:	492d      	ldr	r1, [pc, #180]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a1d8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a1dc:	4613      	mov	r3, r2
 800a1de:	005b      	lsls	r3, r3, #1
 800a1e0:	4413      	add	r3, r2
 800a1e2:	00db      	lsls	r3, r3, #3
 800a1e4:	3350      	adds	r3, #80	; 0x50
 800a1e6:	443b      	add	r3, r7
 800a1e8:	3b30      	subs	r3, #48	; 0x30
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	f003 0301 	and.w	r3, r3, #1
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	440b      	add	r3, r1
 800a1f6:	6859      	ldr	r1, [r3, #4]
 800a1f8:	4824      	ldr	r0, [pc, #144]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a1fa:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a1fe:	4613      	mov	r3, r2
 800a200:	005b      	lsls	r3, r3, #1
 800a202:	4413      	add	r3, r2
 800a204:	00db      	lsls	r3, r3, #3
 800a206:	3350      	adds	r3, #80	; 0x50
 800a208:	443b      	add	r3, r7
 800a20a:	3b30      	subs	r3, #48	; 0x30
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	3b01      	subs	r3, #1
 800a210:	f003 0301 	and.w	r3, r3, #1
 800a214:	f441 2280 	orr.w	r2, r1, #262144	; 0x40000
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4403      	add	r3, r0
 800a21c:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a21e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a222:	4613      	mov	r3, r2
 800a224:	005b      	lsls	r3, r3, #1
 800a226:	4413      	add	r3, r2
 800a228:	00db      	lsls	r3, r3, #3
 800a22a:	3350      	adds	r3, #80	; 0x50
 800a22c:	443b      	add	r3, r7
 800a22e:	3b2c      	subs	r3, #44	; 0x2c
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 80d9 	beq.w	800a3ea <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a238:	4914      	ldr	r1, [pc, #80]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a23a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a23e:	4613      	mov	r3, r2
 800a240:	005b      	lsls	r3, r3, #1
 800a242:	4413      	add	r3, r2
 800a244:	00db      	lsls	r3, r3, #3
 800a246:	3350      	adds	r3, #80	; 0x50
 800a248:	443b      	add	r3, r7
 800a24a:	3b2c      	subs	r3, #44	; 0x2c
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	3b01      	subs	r3, #1
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	440b      	add	r3, r1
 800a258:	6859      	ldr	r1, [r3, #4]
 800a25a:	480c      	ldr	r0, [pc, #48]	; (800a28c <HAL_OSPIM_Config+0x29c>)
 800a25c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a260:	4613      	mov	r3, r2
 800a262:	005b      	lsls	r3, r3, #1
 800a264:	4413      	add	r3, r2
 800a266:	00db      	lsls	r3, r3, #3
 800a268:	3350      	adds	r3, #80	; 0x50
 800a26a:	443b      	add	r3, r7
 800a26c:	3b2c      	subs	r3, #44	; 0x2c
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3b01      	subs	r3, #1
 800a272:	f003 0301 	and.w	r3, r3, #1
 800a276:	f041 6280 	orr.w	r2, r1, #67108864	; 0x4000000
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	4403      	add	r3, r0
 800a27e:	605a      	str	r2, [r3, #4]
 800a280:	e0b3      	b.n	800a3ea <HAL_OSPIM_Config+0x3fa>
 800a282:	bf00      	nop
 800a284:	420d1400 	.word	0x420d1400
 800a288:	420d2400 	.word	0x420d2400
 800a28c:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800a290:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a292:	4613      	mov	r3, r2
 800a294:	005b      	lsls	r3, r3, #1
 800a296:	4413      	add	r3, r2
 800a298:	00db      	lsls	r3, r3, #3
 800a29a:	3350      	adds	r3, #80	; 0x50
 800a29c:	443b      	add	r3, r7
 800a29e:	3b3c      	subs	r3, #60	; 0x3c
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f000 80a1 	beq.w	800a3ea <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800a2a8:	4993      	ldr	r1, [pc, #588]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a2aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	005b      	lsls	r3, r3, #1
 800a2b0:	4413      	add	r3, r2
 800a2b2:	00db      	lsls	r3, r3, #3
 800a2b4:	3350      	adds	r3, #80	; 0x50
 800a2b6:	443b      	add	r3, r7
 800a2b8:	3b3c      	subs	r3, #60	; 0x3c
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	3b01      	subs	r3, #1
 800a2be:	009b      	lsls	r3, r3, #2
 800a2c0:	440b      	add	r3, r1
 800a2c2:	6859      	ldr	r1, [r3, #4]
 800a2c4:	488c      	ldr	r0, [pc, #560]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a2c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	005b      	lsls	r3, r3, #1
 800a2cc:	4413      	add	r3, r2
 800a2ce:	00db      	lsls	r3, r3, #3
 800a2d0:	3350      	adds	r3, #80	; 0x50
 800a2d2:	443b      	add	r3, r7
 800a2d4:	3b3c      	subs	r3, #60	; 0x3c
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	3b01      	subs	r3, #1
 800a2da:	f021 0201 	bic.w	r2, r1, #1
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	4403      	add	r3, r0
 800a2e2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800a2e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	005b      	lsls	r3, r3, #1
 800a2ea:	4413      	add	r3, r2
 800a2ec:	00db      	lsls	r3, r3, #3
 800a2ee:	3350      	adds	r3, #80	; 0x50
 800a2f0:	443b      	add	r3, r7
 800a2f2:	3b38      	subs	r3, #56	; 0x38
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d01d      	beq.n	800a336 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800a2fa:	497f      	ldr	r1, [pc, #508]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a2fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2fe:	4613      	mov	r3, r2
 800a300:	005b      	lsls	r3, r3, #1
 800a302:	4413      	add	r3, r2
 800a304:	00db      	lsls	r3, r3, #3
 800a306:	3350      	adds	r3, #80	; 0x50
 800a308:	443b      	add	r3, r7
 800a30a:	3b38      	subs	r3, #56	; 0x38
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	3b01      	subs	r3, #1
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	440b      	add	r3, r1
 800a314:	6859      	ldr	r1, [r3, #4]
 800a316:	4878      	ldr	r0, [pc, #480]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a318:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a31a:	4613      	mov	r3, r2
 800a31c:	005b      	lsls	r3, r3, #1
 800a31e:	4413      	add	r3, r2
 800a320:	00db      	lsls	r3, r3, #3
 800a322:	3350      	adds	r3, #80	; 0x50
 800a324:	443b      	add	r3, r7
 800a326:	3b38      	subs	r3, #56	; 0x38
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	3b01      	subs	r3, #1
 800a32c:	f021 0210 	bic.w	r2, r1, #16
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	4403      	add	r3, r0
 800a334:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a336:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a338:	4613      	mov	r3, r2
 800a33a:	005b      	lsls	r3, r3, #1
 800a33c:	4413      	add	r3, r2
 800a33e:	00db      	lsls	r3, r3, #3
 800a340:	3350      	adds	r3, #80	; 0x50
 800a342:	443b      	add	r3, r7
 800a344:	3b30      	subs	r3, #48	; 0x30
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d021      	beq.n	800a390 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800a34c:	496a      	ldr	r1, [pc, #424]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a34e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a350:	4613      	mov	r3, r2
 800a352:	005b      	lsls	r3, r3, #1
 800a354:	4413      	add	r3, r2
 800a356:	00db      	lsls	r3, r3, #3
 800a358:	3350      	adds	r3, #80	; 0x50
 800a35a:	443b      	add	r3, r7
 800a35c:	3b30      	subs	r3, #48	; 0x30
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	3b01      	subs	r3, #1
 800a362:	f003 0301 	and.w	r3, r3, #1
 800a366:	009b      	lsls	r3, r3, #2
 800a368:	440b      	add	r3, r1
 800a36a:	6859      	ldr	r1, [r3, #4]
 800a36c:	4862      	ldr	r0, [pc, #392]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a36e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a370:	4613      	mov	r3, r2
 800a372:	005b      	lsls	r3, r3, #1
 800a374:	4413      	add	r3, r2
 800a376:	00db      	lsls	r3, r3, #3
 800a378:	3350      	adds	r3, #80	; 0x50
 800a37a:	443b      	add	r3, r7
 800a37c:	3b30      	subs	r3, #48	; 0x30
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	3b01      	subs	r3, #1
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	4403      	add	r3, r0
 800a38e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a390:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a392:	4613      	mov	r3, r2
 800a394:	005b      	lsls	r3, r3, #1
 800a396:	4413      	add	r3, r2
 800a398:	00db      	lsls	r3, r3, #3
 800a39a:	3350      	adds	r3, #80	; 0x50
 800a39c:	443b      	add	r3, r7
 800a39e:	3b2c      	subs	r3, #44	; 0x2c
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d021      	beq.n	800a3ea <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800a3a6:	4954      	ldr	r1, [pc, #336]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a3a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	005b      	lsls	r3, r3, #1
 800a3ae:	4413      	add	r3, r2
 800a3b0:	00db      	lsls	r3, r3, #3
 800a3b2:	3350      	adds	r3, #80	; 0x50
 800a3b4:	443b      	add	r3, r7
 800a3b6:	3b2c      	subs	r3, #44	; 0x2c
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	3b01      	subs	r3, #1
 800a3bc:	f003 0301 	and.w	r3, r3, #1
 800a3c0:	009b      	lsls	r3, r3, #2
 800a3c2:	440b      	add	r3, r1
 800a3c4:	6859      	ldr	r1, [r3, #4]
 800a3c6:	484c      	ldr	r0, [pc, #304]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a3c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3ca:	4613      	mov	r3, r2
 800a3cc:	005b      	lsls	r3, r3, #1
 800a3ce:	4413      	add	r3, r2
 800a3d0:	00db      	lsls	r3, r3, #3
 800a3d2:	3350      	adds	r3, #80	; 0x50
 800a3d4:	443b      	add	r3, r7
 800a3d6:	3b2c      	subs	r3, #44	; 0x2c
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	f003 0301 	and.w	r3, r3, #1
 800a3e0:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4403      	add	r3, r0
 800a3e8:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	6819      	ldr	r1, [r3, #0]
 800a3ee:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a3f2:	4613      	mov	r3, r2
 800a3f4:	005b      	lsls	r3, r3, #1
 800a3f6:	4413      	add	r3, r2
 800a3f8:	00db      	lsls	r3, r3, #3
 800a3fa:	3350      	adds	r3, #80	; 0x50
 800a3fc:	443b      	add	r3, r7
 800a3fe:	3b3c      	subs	r3, #60	; 0x3c
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4299      	cmp	r1, r3
 800a404:	d038      	beq.n	800a478 <HAL_OSPIM_Config+0x488>
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	6859      	ldr	r1, [r3, #4]
 800a40a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a40e:	4613      	mov	r3, r2
 800a410:	005b      	lsls	r3, r3, #1
 800a412:	4413      	add	r3, r2
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	3350      	adds	r3, #80	; 0x50
 800a418:	443b      	add	r3, r7
 800a41a:	3b38      	subs	r3, #56	; 0x38
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4299      	cmp	r1, r3
 800a420:	d02a      	beq.n	800a478 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	6899      	ldr	r1, [r3, #8]
 800a426:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a42a:	4613      	mov	r3, r2
 800a42c:	005b      	lsls	r3, r3, #1
 800a42e:	4413      	add	r3, r2
 800a430:	00db      	lsls	r3, r3, #3
 800a432:	3350      	adds	r3, #80	; 0x50
 800a434:	443b      	add	r3, r7
 800a436:	3b34      	subs	r3, #52	; 0x34
 800a438:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800a43a:	4299      	cmp	r1, r3
 800a43c:	d01c      	beq.n	800a478 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	68d9      	ldr	r1, [r3, #12]
 800a442:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a446:	4613      	mov	r3, r2
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	4413      	add	r3, r2
 800a44c:	00db      	lsls	r3, r3, #3
 800a44e:	3350      	adds	r3, #80	; 0x50
 800a450:	443b      	add	r3, r7
 800a452:	3b30      	subs	r3, #48	; 0x30
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4299      	cmp	r1, r3
 800a458:	d00e      	beq.n	800a478 <HAL_OSPIM_Config+0x488>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	6919      	ldr	r1, [r3, #16]
 800a45e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a462:	4613      	mov	r3, r2
 800a464:	005b      	lsls	r3, r3, #1
 800a466:	4413      	add	r3, r2
 800a468:	00db      	lsls	r3, r3, #3
 800a46a:	3350      	adds	r3, #80	; 0x50
 800a46c:	443b      	add	r3, r7
 800a46e:	3b2c      	subs	r3, #44	; 0x2c
 800a470:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800a472:	4299      	cmp	r1, r3
 800a474:	f040 810e 	bne.w	800a694 <HAL_OSPIM_Config+0x6a4>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	6819      	ldr	r1, [r3, #0]
 800a47c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a480:	4613      	mov	r3, r2
 800a482:	005b      	lsls	r3, r3, #1
 800a484:	4413      	add	r3, r2
 800a486:	00db      	lsls	r3, r3, #3
 800a488:	3350      	adds	r3, #80	; 0x50
 800a48a:	443b      	add	r3, r7
 800a48c:	3b3c      	subs	r3, #60	; 0x3c
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4299      	cmp	r1, r3
 800a492:	d133      	bne.n	800a4fc <HAL_OSPIM_Config+0x50c>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	6859      	ldr	r1, [r3, #4]
 800a498:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a49c:	4613      	mov	r3, r2
 800a49e:	005b      	lsls	r3, r3, #1
 800a4a0:	4413      	add	r3, r2
 800a4a2:	00db      	lsls	r3, r3, #3
 800a4a4:	3350      	adds	r3, #80	; 0x50
 800a4a6:	443b      	add	r3, r7
 800a4a8:	3b38      	subs	r3, #56	; 0x38
 800a4aa:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800a4ac:	4299      	cmp	r1, r3
 800a4ae:	d125      	bne.n	800a4fc <HAL_OSPIM_Config+0x50c>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	68d9      	ldr	r1, [r3, #12]
 800a4b4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a4b8:	4613      	mov	r3, r2
 800a4ba:	005b      	lsls	r3, r3, #1
 800a4bc:	4413      	add	r3, r2
 800a4be:	00db      	lsls	r3, r3, #3
 800a4c0:	3350      	adds	r3, #80	; 0x50
 800a4c2:	443b      	add	r3, r7
 800a4c4:	3b30      	subs	r3, #48	; 0x30
 800a4c6:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800a4c8:	4299      	cmp	r1, r3
 800a4ca:	d117      	bne.n	800a4fc <HAL_OSPIM_Config+0x50c>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	6919      	ldr	r1, [r3, #16]
 800a4d0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	4413      	add	r3, r2
 800a4da:	00db      	lsls	r3, r3, #3
 800a4dc:	3350      	adds	r3, #80	; 0x50
 800a4de:	443b      	add	r3, r7
 800a4e0:	3b2c      	subs	r3, #44	; 0x2c
 800a4e2:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800a4e4:	4299      	cmp	r1, r3
 800a4e6:	d109      	bne.n	800a4fc <HAL_OSPIM_Config+0x50c>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800a4e8:	4b03      	ldr	r3, [pc, #12]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4a02      	ldr	r2, [pc, #8]	; (800a4f8 <HAL_OSPIM_Config+0x508>)
 800a4ee:	f043 0301 	orr.w	r3, r3, #1
 800a4f2:	6013      	str	r3, [r2, #0]
 800a4f4:	e0ce      	b.n	800a694 <HAL_OSPIM_Config+0x6a4>
 800a4f6:	bf00      	nop
 800a4f8:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800a4fc:	49a4      	ldr	r1, [pc, #656]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a4fe:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a502:	4613      	mov	r3, r2
 800a504:	005b      	lsls	r3, r3, #1
 800a506:	4413      	add	r3, r2
 800a508:	00db      	lsls	r3, r3, #3
 800a50a:	3350      	adds	r3, #80	; 0x50
 800a50c:	443b      	add	r3, r7
 800a50e:	3b3c      	subs	r3, #60	; 0x3c
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	3b01      	subs	r3, #1
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	440b      	add	r3, r1
 800a518:	6859      	ldr	r1, [r3, #4]
 800a51a:	489d      	ldr	r0, [pc, #628]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a51c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a520:	4613      	mov	r3, r2
 800a522:	005b      	lsls	r3, r3, #1
 800a524:	4413      	add	r3, r2
 800a526:	00db      	lsls	r3, r3, #3
 800a528:	3350      	adds	r3, #80	; 0x50
 800a52a:	443b      	add	r3, r7
 800a52c:	3b3c      	subs	r3, #60	; 0x3c
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	3b01      	subs	r3, #1
 800a532:	f021 0201 	bic.w	r2, r1, #1
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	4403      	add	r3, r0
 800a53a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800a53c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a540:	4613      	mov	r3, r2
 800a542:	005b      	lsls	r3, r3, #1
 800a544:	4413      	add	r3, r2
 800a546:	00db      	lsls	r3, r3, #3
 800a548:	3350      	adds	r3, #80	; 0x50
 800a54a:	443b      	add	r3, r7
 800a54c:	3b38      	subs	r3, #56	; 0x38
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d01f      	beq.n	800a594 <HAL_OSPIM_Config+0x5a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800a554:	498e      	ldr	r1, [pc, #568]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a556:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a55a:	4613      	mov	r3, r2
 800a55c:	005b      	lsls	r3, r3, #1
 800a55e:	4413      	add	r3, r2
 800a560:	00db      	lsls	r3, r3, #3
 800a562:	3350      	adds	r3, #80	; 0x50
 800a564:	443b      	add	r3, r7
 800a566:	3b38      	subs	r3, #56	; 0x38
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	3b01      	subs	r3, #1
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	440b      	add	r3, r1
 800a570:	6859      	ldr	r1, [r3, #4]
 800a572:	4887      	ldr	r0, [pc, #540]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a574:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a578:	4613      	mov	r3, r2
 800a57a:	005b      	lsls	r3, r3, #1
 800a57c:	4413      	add	r3, r2
 800a57e:	00db      	lsls	r3, r3, #3
 800a580:	3350      	adds	r3, #80	; 0x50
 800a582:	443b      	add	r3, r7
 800a584:	3b38      	subs	r3, #56	; 0x38
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	3b01      	subs	r3, #1
 800a58a:	f021 0210 	bic.w	r2, r1, #16
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	4403      	add	r3, r0
 800a592:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800a594:	497e      	ldr	r1, [pc, #504]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a596:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a59a:	4613      	mov	r3, r2
 800a59c:	005b      	lsls	r3, r3, #1
 800a59e:	4413      	add	r3, r2
 800a5a0:	00db      	lsls	r3, r3, #3
 800a5a2:	3350      	adds	r3, #80	; 0x50
 800a5a4:	443b      	add	r3, r7
 800a5a6:	3b34      	subs	r3, #52	; 0x34
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	3b01      	subs	r3, #1
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	440b      	add	r3, r1
 800a5b0:	6859      	ldr	r1, [r3, #4]
 800a5b2:	4877      	ldr	r0, [pc, #476]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a5b4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	005b      	lsls	r3, r3, #1
 800a5bc:	4413      	add	r3, r2
 800a5be:	00db      	lsls	r3, r3, #3
 800a5c0:	3350      	adds	r3, #80	; 0x50
 800a5c2:	443b      	add	r3, r7
 800a5c4:	3b34      	subs	r3, #52	; 0x34
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	3b01      	subs	r3, #1
 800a5ca:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	4403      	add	r3, r0
 800a5d2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a5d4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5d8:	4613      	mov	r3, r2
 800a5da:	005b      	lsls	r3, r3, #1
 800a5dc:	4413      	add	r3, r2
 800a5de:	00db      	lsls	r3, r3, #3
 800a5e0:	3350      	adds	r3, #80	; 0x50
 800a5e2:	443b      	add	r3, r7
 800a5e4:	3b30      	subs	r3, #48	; 0x30
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d023      	beq.n	800a634 <HAL_OSPIM_Config+0x644>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a5ec:	4968      	ldr	r1, [pc, #416]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a5ee:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5f2:	4613      	mov	r3, r2
 800a5f4:	005b      	lsls	r3, r3, #1
 800a5f6:	4413      	add	r3, r2
 800a5f8:	00db      	lsls	r3, r3, #3
 800a5fa:	3350      	adds	r3, #80	; 0x50
 800a5fc:	443b      	add	r3, r7
 800a5fe:	3b30      	subs	r3, #48	; 0x30
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	3b01      	subs	r3, #1
 800a604:	f003 0301 	and.w	r3, r3, #1
 800a608:	009b      	lsls	r3, r3, #2
 800a60a:	440b      	add	r3, r1
 800a60c:	6859      	ldr	r1, [r3, #4]
 800a60e:	4860      	ldr	r0, [pc, #384]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a610:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a614:	4613      	mov	r3, r2
 800a616:	005b      	lsls	r3, r3, #1
 800a618:	4413      	add	r3, r2
 800a61a:	00db      	lsls	r3, r3, #3
 800a61c:	3350      	adds	r3, #80	; 0x50
 800a61e:	443b      	add	r3, r7
 800a620:	3b30      	subs	r3, #48	; 0x30
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	3b01      	subs	r3, #1
 800a626:	f003 0301 	and.w	r3, r3, #1
 800a62a:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800a62e:	009b      	lsls	r3, r3, #2
 800a630:	4403      	add	r3, r0
 800a632:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a634:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a638:	4613      	mov	r3, r2
 800a63a:	005b      	lsls	r3, r3, #1
 800a63c:	4413      	add	r3, r2
 800a63e:	00db      	lsls	r3, r3, #3
 800a640:	3350      	adds	r3, #80	; 0x50
 800a642:	443b      	add	r3, r7
 800a644:	3b2c      	subs	r3, #44	; 0x2c
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d023      	beq.n	800a694 <HAL_OSPIM_Config+0x6a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a64c:	4950      	ldr	r1, [pc, #320]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a64e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a652:	4613      	mov	r3, r2
 800a654:	005b      	lsls	r3, r3, #1
 800a656:	4413      	add	r3, r2
 800a658:	00db      	lsls	r3, r3, #3
 800a65a:	3350      	adds	r3, #80	; 0x50
 800a65c:	443b      	add	r3, r7
 800a65e:	3b2c      	subs	r3, #44	; 0x2c
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	3b01      	subs	r3, #1
 800a664:	f003 0301 	and.w	r3, r3, #1
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	440b      	add	r3, r1
 800a66c:	6859      	ldr	r1, [r3, #4]
 800a66e:	4848      	ldr	r0, [pc, #288]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a670:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a674:	4613      	mov	r3, r2
 800a676:	005b      	lsls	r3, r3, #1
 800a678:	4413      	add	r3, r2
 800a67a:	00db      	lsls	r3, r3, #3
 800a67c:	3350      	adds	r3, #80	; 0x50
 800a67e:	443b      	add	r3, r7
 800a680:	3b2c      	subs	r3, #44	; 0x2c
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	3b01      	subs	r3, #1
 800a686:	f003 0301 	and.w	r3, r3, #1
 800a68a:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	4403      	add	r3, r0
 800a692:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800a694:	4a3e      	ldr	r2, [pc, #248]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	3b01      	subs	r3, #1
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4413      	add	r3, r2
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a6a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6a8:	025b      	lsls	r3, r3, #9
 800a6aa:	431a      	orrs	r2, r3
 800a6ac:	4938      	ldr	r1, [pc, #224]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	3b01      	subs	r3, #1
 800a6b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	440b      	add	r3, r1
 800a6bc:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	695b      	ldr	r3, [r3, #20]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d018      	beq.n	800a6f8 <HAL_OSPIM_Config+0x708>
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	695b      	ldr	r3, [r3, #20]
 800a6ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6ce:	d813      	bhi.n	800a6f8 <HAL_OSPIM_Config+0x708>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	695b      	ldr	r3, [r3, #20]
 800a6d4:	1e5a      	subs	r2, r3, #1
 800a6d6:	4b2e      	ldr	r3, [pc, #184]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	0c1b      	lsrs	r3, r3, #16
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d90a      	bls.n	800a6f8 <HAL_OSPIM_Config+0x708>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800a6e2:	4b2b      	ldr	r3, [pc, #172]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	695b      	ldr	r3, [r3, #20]
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	041b      	lsls	r3, r3, #16
 800a6f2:	4927      	ldr	r1, [pc, #156]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a6f4:	4313      	orrs	r3, r2
 800a6f6:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800a6f8:	4b25      	ldr	r3, [pc, #148]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f003 0301 	and.w	r3, r3, #1
 800a700:	2b00      	cmp	r3, #0
 800a702:	f000 809a 	beq.w	800a83a <HAL_OSPIM_Config+0x84a>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800a706:	4a22      	ldr	r2, [pc, #136]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3b01      	subs	r3, #1
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	f023 0203 	bic.w	r2, r3, #3
 800a718:	491d      	ldr	r1, [pc, #116]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	3b01      	subs	r3, #1
 800a720:	f042 0201 	orr.w	r2, r2, #1
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	440b      	add	r3, r1
 800a728:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d011      	beq.n	800a756 <HAL_OSPIM_Config+0x766>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800a732:	4a17      	ldr	r2, [pc, #92]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	3b01      	subs	r3, #1
 800a73a:	009b      	lsls	r3, r3, #2
 800a73c:	4413      	add	r3, r2
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a744:	4912      	ldr	r1, [pc, #72]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	685b      	ldr	r3, [r3, #4]
 800a74a:	3b01      	subs	r3, #1
 800a74c:	f042 0210 	orr.w	r2, r2, #16
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	440b      	add	r3, r1
 800a754:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	68db      	ldr	r3, [r3, #12]
 800a75a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d018      	beq.n	800a794 <HAL_OSPIM_Config+0x7a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a762:	4a0b      	ldr	r2, [pc, #44]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	3b01      	subs	r3, #1
 800a76a:	f003 0301 	and.w	r3, r3, #1
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4413      	add	r3, r2
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a778:	4905      	ldr	r1, [pc, #20]	; (800a790 <HAL_OSPIM_Config+0x7a0>)
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	68db      	ldr	r3, [r3, #12]
 800a77e:	3b01      	subs	r3, #1
 800a780:	f003 0301 	and.w	r3, r3, #1
 800a784:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	440b      	add	r3, r1
 800a78c:	605a      	str	r2, [r3, #4]
 800a78e:	e01b      	b.n	800a7c8 <HAL_OSPIM_Config+0x7d8>
 800a790:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d015      	beq.n	800a7c8 <HAL_OSPIM_Config+0x7d8>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a79c:	4a8a      	ldr	r2, [pc, #552]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	3b01      	subs	r3, #1
 800a7a4:	f003 0301 	and.w	r3, r3, #1
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	4413      	add	r3, r2
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800a7b2:	4985      	ldr	r1, [pc, #532]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	68db      	ldr	r3, [r3, #12]
 800a7b8:	3b01      	subs	r3, #1
 800a7ba:	f003 0301 	and.w	r3, r3, #1
 800a7be:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a7c2:	009b      	lsls	r3, r3, #2
 800a7c4:	440b      	add	r3, r1
 800a7c6:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	691b      	ldr	r3, [r3, #16]
 800a7cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d016      	beq.n	800a802 <HAL_OSPIM_Config+0x812>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a7d4:	4a7c      	ldr	r2, [pc, #496]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	691b      	ldr	r3, [r3, #16]
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	4413      	add	r3, r2
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a7ea:	4977      	ldr	r1, [pc, #476]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	691b      	ldr	r3, [r3, #16]
 800a7f0:	3b01      	subs	r3, #1
 800a7f2:	f003 0301 	and.w	r3, r3, #1
 800a7f6:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	440b      	add	r3, r1
 800a7fe:	605a      	str	r2, [r3, #4]
 800a800:	e0c3      	b.n	800a98a <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	2b00      	cmp	r3, #0
 800a808:	f000 80bf 	beq.w	800a98a <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a80c:	4a6e      	ldr	r2, [pc, #440]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	691b      	ldr	r3, [r3, #16]
 800a812:	3b01      	subs	r3, #1
 800a814:	f003 0301 	and.w	r3, r3, #1
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	4413      	add	r3, r2
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800a822:	4969      	ldr	r1, [pc, #420]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	691b      	ldr	r3, [r3, #16]
 800a828:	3b01      	subs	r3, #1
 800a82a:	f003 0301 	and.w	r3, r3, #1
 800a82e:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	440b      	add	r3, r1
 800a836:	605a      	str	r2, [r3, #4]
 800a838:	e0a7      	b.n	800a98a <HAL_OSPIM_Config+0x99a>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800a83a:	4a63      	ldr	r2, [pc, #396]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3b01      	subs	r3, #1
 800a842:	009b      	lsls	r3, r3, #2
 800a844:	4413      	add	r3, r2
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	f023 0203 	bic.w	r2, r3, #3
 800a84c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	431a      	orrs	r2, r3
 800a852:	495d      	ldr	r1, [pc, #372]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	3b01      	subs	r3, #1
 800a85a:	f042 0201 	orr.w	r2, r2, #1
 800a85e:	009b      	lsls	r3, r3, #2
 800a860:	440b      	add	r3, r1
 800a862:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d014      	beq.n	800a896 <HAL_OSPIM_Config+0x8a6>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800a86c:	4a56      	ldr	r2, [pc, #344]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	3b01      	subs	r3, #1
 800a874:	009b      	lsls	r3, r3, #2
 800a876:	4413      	add	r3, r2
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a87e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a880:	015b      	lsls	r3, r3, #5
 800a882:	431a      	orrs	r2, r3
 800a884:	4950      	ldr	r1, [pc, #320]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	3b01      	subs	r3, #1
 800a88c:	f042 0210 	orr.w	r2, r2, #16
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	440b      	add	r3, r1
 800a894:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d019      	beq.n	800a8d6 <HAL_OSPIM_Config+0x8e6>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a8a2:	4a49      	ldr	r2, [pc, #292]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	f003 0301 	and.w	r3, r3, #1
 800a8ae:	009b      	lsls	r3, r3, #2
 800a8b0:	4413      	add	r3, r2
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a8b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8ba:	049b      	lsls	r3, r3, #18
 800a8bc:	431a      	orrs	r2, r3
 800a8be:	4942      	ldr	r1, [pc, #264]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	68db      	ldr	r3, [r3, #12]
 800a8c4:	3b01      	subs	r3, #1
 800a8c6:	f003 0301 	and.w	r3, r3, #1
 800a8ca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	440b      	add	r3, r1
 800a8d2:	605a      	str	r2, [r3, #4]
 800a8d4:	e01c      	b.n	800a910 <HAL_OSPIM_Config+0x920>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d018      	beq.n	800a910 <HAL_OSPIM_Config+0x920>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a8de:	4a3a      	ldr	r2, [pc, #232]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	3b01      	subs	r3, #1
 800a8e6:	f003 0301 	and.w	r3, r3, #1
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	4413      	add	r3, r2
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800a8f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8f6:	069b      	lsls	r3, r3, #26
 800a8f8:	431a      	orrs	r2, r3
 800a8fa:	4933      	ldr	r1, [pc, #204]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	68db      	ldr	r3, [r3, #12]
 800a900:	3b01      	subs	r3, #1
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a90a:	009b      	lsls	r3, r3, #2
 800a90c:	440b      	add	r3, r1
 800a90e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	691b      	ldr	r3, [r3, #16]
 800a914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d019      	beq.n	800a950 <HAL_OSPIM_Config+0x960>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a91c:	4a2a      	ldr	r2, [pc, #168]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	691b      	ldr	r3, [r3, #16]
 800a922:	3b01      	subs	r3, #1
 800a924:	f003 0301 	and.w	r3, r3, #1
 800a928:	009b      	lsls	r3, r3, #2
 800a92a:	4413      	add	r3, r2
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a934:	049b      	lsls	r3, r3, #18
 800a936:	431a      	orrs	r2, r3
 800a938:	4923      	ldr	r1, [pc, #140]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	691b      	ldr	r3, [r3, #16]
 800a93e:	3b01      	subs	r3, #1
 800a940:	f003 0301 	and.w	r3, r3, #1
 800a944:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	440b      	add	r3, r1
 800a94c:	605a      	str	r2, [r3, #4]
 800a94e:	e01c      	b.n	800a98a <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	691b      	ldr	r3, [r3, #16]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d018      	beq.n	800a98a <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a958:	4a1b      	ldr	r2, [pc, #108]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	691b      	ldr	r3, [r3, #16]
 800a95e:	3b01      	subs	r3, #1
 800a960:	f003 0301 	and.w	r3, r3, #1
 800a964:	009b      	lsls	r3, r3, #2
 800a966:	4413      	add	r3, r2
 800a968:	685b      	ldr	r3, [r3, #4]
 800a96a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800a96e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a970:	069b      	lsls	r3, r3, #26
 800a972:	431a      	orrs	r2, r3
 800a974:	4914      	ldr	r1, [pc, #80]	; (800a9c8 <HAL_OSPIM_Config+0x9d8>)
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	691b      	ldr	r3, [r3, #16]
 800a97a:	3b01      	subs	r3, #1
 800a97c:	f003 0301 	and.w	r3, r3, #1
 800a980:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	440b      	add	r3, r1
 800a988:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800a98a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a98e:	f003 0301 	and.w	r3, r3, #1
 800a992:	2b00      	cmp	r3, #0
 800a994:	d005      	beq.n	800a9a2 <HAL_OSPIM_Config+0x9b2>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800a996:	4b0d      	ldr	r3, [pc, #52]	; (800a9cc <HAL_OSPIM_Config+0x9dc>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	4a0c      	ldr	r2, [pc, #48]	; (800a9cc <HAL_OSPIM_Config+0x9dc>)
 800a99c:	f043 0301 	orr.w	r3, r3, #1
 800a9a0:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800a9a2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a9a6:	f003 0302 	and.w	r3, r3, #2
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d005      	beq.n	800a9ba <HAL_OSPIM_Config+0x9ca>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800a9ae:	4b08      	ldr	r3, [pc, #32]	; (800a9d0 <HAL_OSPIM_Config+0x9e0>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	4a07      	ldr	r2, [pc, #28]	; (800a9d0 <HAL_OSPIM_Config+0x9e0>)
 800a9b4:	f043 0301 	orr.w	r3, r3, #1
 800a9b8:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800a9ba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3750      	adds	r7, #80	; 0x50
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
 800a9c6:	bf00      	nop
 800a9c8:	420c4000 	.word	0x420c4000
 800a9cc:	420d1400 	.word	0x420d1400
 800a9d0:	420d2400 	.word	0x420d2400

0800a9d4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b084      	sub	sp, #16
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	603b      	str	r3, [r7, #0]
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800a9e4:	e022      	b.n	800aa2c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9e6:	69bb      	ldr	r3, [r7, #24]
 800a9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ec:	d01e      	beq.n	800aa2c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9ee:	f7fc f80f 	bl	8006a10 <HAL_GetTick>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	1ad3      	subs	r3, r2, r3
 800a9f8:	69ba      	ldr	r2, [r7, #24]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d302      	bcc.n	800aa04 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d113      	bne.n	800aa2c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	6a1a      	ldr	r2, [r3, #32]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	401a      	ands	r2, r3
 800aa0e:	79fb      	ldrb	r3, [r7, #7]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d00b      	beq.n	800aa2c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa1a:	651a      	str	r2, [r3, #80]	; 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa20:	f043 0201 	orr.w	r2, r3, #1
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	655a      	str	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e00e      	b.n	800aa4a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	6a1a      	ldr	r2, [r3, #32]
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	4013      	ands	r3, r2
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	bf14      	ite	ne
 800aa3a:	2301      	movne	r3, #1
 800aa3c:	2300      	moveq	r3, #0
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	461a      	mov	r2, r3
 800aa42:	79fb      	ldrb	r3, [r7, #7]
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d1ce      	bne.n	800a9e6 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
	...

0800aa54 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b089      	sub	sp, #36	; 0x24
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800aa70:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	689b      	ldr	r3, [r3, #8]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10a      	bne.n	800aa90 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_MSEL, cmd->FlashId);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	685a      	ldr	r2, [r3, #4]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	430a      	orrs	r2, r1
 800aa8e:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d114      	bne.n	800aac2 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800aaa0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800aaaa:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800aab4:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800aabe:	60fb      	str	r3, [r7, #12]
 800aac0:	e02c      	b.n	800ab1c <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	2b03      	cmp	r3, #3
 800aac8:	d114      	bne.n	800aaf4 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800aad2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 800aadc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aae6:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800aaf0:	60fb      	str	r3, [r7, #12]
 800aaf2:	e013      	b.n	800ab1c <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800aafc:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800ab06:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800ab10:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800ab1a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab24:	431a      	orrs	r2, r3
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d012      	beq.n	800ab58 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800ab3a:	69bb      	ldr	r3, [r7, #24]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab4a:	4319      	orrs	r1, r3
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab50:	430b      	orrs	r3, r1
 800ab52:	431a      	orrs	r2, r3
 800ab54:	69bb      	ldr	r3, [r7, #24]
 800ab56:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f023 021f 	bic.w	r2, r3, #31
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab64:	431a      	orrs	r2, r3
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d009      	beq.n	800ab86 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d105      	bne.n	800ab86 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	3a01      	subs	r2, #1
 800ab84:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f000 8099 	beq.w	800acc2 <OSPI_ConfigCmd+0x26e>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	69db      	ldr	r3, [r3, #28]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d055      	beq.n	800ac44 <OSPI_ConfigCmd+0x1f0>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d01e      	beq.n	800abde <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800aba0:	69bb      	ldr	r3, [r7, #24]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	4b67      	ldr	r3, [pc, #412]	; (800ad44 <OSPI_ConfigCmd+0x2f0>)
 800aba6:	4013      	ands	r3, r2
 800aba8:	683a      	ldr	r2, [r7, #0]
 800abaa:	68d1      	ldr	r1, [r2, #12]
 800abac:	683a      	ldr	r2, [r7, #0]
 800abae:	6952      	ldr	r2, [r2, #20]
 800abb0:	4311      	orrs	r1, r2
 800abb2:	683a      	ldr	r2, [r7, #0]
 800abb4:	6912      	ldr	r2, [r2, #16]
 800abb6:	4311      	orrs	r1, r2
 800abb8:	683a      	ldr	r2, [r7, #0]
 800abba:	69d2      	ldr	r2, [r2, #28]
 800abbc:	4311      	orrs	r1, r2
 800abbe:	683a      	ldr	r2, [r7, #0]
 800abc0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800abc2:	4311      	orrs	r1, r2
 800abc4:	683a      	ldr	r2, [r7, #0]
 800abc6:	6a12      	ldr	r2, [r2, #32]
 800abc8:	4311      	orrs	r1, r2
 800abca:	683a      	ldr	r2, [r7, #0]
 800abcc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800abce:	4311      	orrs	r1, r2
 800abd0:	683a      	ldr	r2, [r7, #0]
 800abd2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800abd4:	430a      	orrs	r2, r1
 800abd6:	431a      	orrs	r2, r3
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	601a      	str	r2, [r3, #0]
 800abdc:	e028      	b.n	800ac30 <OSPI_ConfigCmd+0x1dc>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800abde:	69bb      	ldr	r3, [r7, #24]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800abe6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800abea:	683a      	ldr	r2, [r7, #0]
 800abec:	68d1      	ldr	r1, [r2, #12]
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	6952      	ldr	r2, [r2, #20]
 800abf2:	4311      	orrs	r1, r2
 800abf4:	683a      	ldr	r2, [r7, #0]
 800abf6:	6912      	ldr	r2, [r2, #16]
 800abf8:	4311      	orrs	r1, r2
 800abfa:	683a      	ldr	r2, [r7, #0]
 800abfc:	69d2      	ldr	r2, [r2, #28]
 800abfe:	4311      	orrs	r1, r2
 800ac00:	683a      	ldr	r2, [r7, #0]
 800ac02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ac04:	4311      	orrs	r1, r2
 800ac06:	683a      	ldr	r2, [r7, #0]
 800ac08:	6a12      	ldr	r2, [r2, #32]
 800ac0a:	430a      	orrs	r2, r1
 800ac0c:	431a      	orrs	r2, r3
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ac1a:	d109      	bne.n	800ac30 <OSPI_ConfigCmd+0x1dc>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800ac20:	2b08      	cmp	r3, #8
 800ac22:	d105      	bne.n	800ac30 <OSPI_ConfigCmd+0x1dc>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ac2c:	69bb      	ldr	r3, [r7, #24]
 800ac2e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	689a      	ldr	r2, [r3, #8]
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	683a      	ldr	r2, [r7, #0]
 800ac3e:	6992      	ldr	r2, [r2, #24]
 800ac40:	649a      	str	r2, [r3, #72]	; 0x48
 800ac42:	e078      	b.n	800ad36 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d017      	beq.n	800ac7c <OSPI_ConfigCmd+0x228>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800ac4c:	69bb      	ldr	r3, [r7, #24]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800ac54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ac58:	683a      	ldr	r2, [r7, #0]
 800ac5a:	68d1      	ldr	r1, [r2, #12]
 800ac5c:	683a      	ldr	r2, [r7, #0]
 800ac5e:	6952      	ldr	r2, [r2, #20]
 800ac60:	4311      	orrs	r1, r2
 800ac62:	683a      	ldr	r2, [r7, #0]
 800ac64:	6912      	ldr	r2, [r2, #16]
 800ac66:	4311      	orrs	r1, r2
 800ac68:	683a      	ldr	r2, [r7, #0]
 800ac6a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ac6c:	4311      	orrs	r1, r2
 800ac6e:	683a      	ldr	r2, [r7, #0]
 800ac70:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ac72:	430a      	orrs	r2, r1
 800ac74:	431a      	orrs	r2, r3
 800ac76:	69bb      	ldr	r3, [r7, #24]
 800ac78:	601a      	str	r2, [r3, #0]
 800ac7a:	e01d      	b.n	800acb8 <OSPI_ConfigCmd+0x264>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800ac7c:	69bb      	ldr	r3, [r7, #24]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	68d9      	ldr	r1, [r3, #12]
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	695b      	ldr	r3, [r3, #20]
 800ac8c:	4319      	orrs	r1, r3
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	430b      	orrs	r3, r1
 800ac94:	431a      	orrs	r2, r3
 800ac96:	69bb      	ldr	r3, [r7, #24]
 800ac98:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aca2:	d109      	bne.n	800acb8 <OSPI_ConfigCmd+0x264>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800aca8:	2b08      	cmp	r3, #8
 800acaa:	d105      	bne.n	800acb8 <OSPI_ConfigCmd+0x264>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800acac:	69bb      	ldr	r3, [r7, #24]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	689a      	ldr	r2, [r3, #8]
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	601a      	str	r2, [r3, #0]
 800acc0:	e039      	b.n	800ad36 <OSPI_ConfigCmd+0x2e2>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	69db      	ldr	r3, [r3, #28]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d030      	beq.n	800ad2c <OSPI_ConfigCmd+0x2d8>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d017      	beq.n	800ad02 <OSPI_ConfigCmd+0x2ae>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800acda:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800acde:	683a      	ldr	r2, [r7, #0]
 800ace0:	69d1      	ldr	r1, [r2, #28]
 800ace2:	683a      	ldr	r2, [r7, #0]
 800ace4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ace6:	4311      	orrs	r1, r2
 800ace8:	683a      	ldr	r2, [r7, #0]
 800acea:	6a12      	ldr	r2, [r2, #32]
 800acec:	4311      	orrs	r1, r2
 800acee:	683a      	ldr	r2, [r7, #0]
 800acf0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800acf2:	4311      	orrs	r1, r2
 800acf4:	683a      	ldr	r2, [r7, #0]
 800acf6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800acf8:	430a      	orrs	r2, r1
 800acfa:	431a      	orrs	r2, r3
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	601a      	str	r2, [r3, #0]
 800ad00:	e00e      	b.n	800ad20 <OSPI_ConfigCmd+0x2cc>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800ad02:	69bb      	ldr	r3, [r7, #24]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	69d9      	ldr	r1, [r3, #28]
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad12:	4319      	orrs	r1, r3
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	6a1b      	ldr	r3, [r3, #32]
 800ad18:	430b      	orrs	r3, r1
 800ad1a:	431a      	orrs	r2, r3
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	683a      	ldr	r2, [r7, #0]
 800ad26:	6992      	ldr	r2, [r2, #24]
 800ad28:	649a      	str	r2, [r3, #72]	; 0x48
 800ad2a:	e004      	b.n	800ad36 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2208      	movs	r2, #8
 800ad34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  /* Return function status */
  return status;
 800ad36:	7ffb      	ldrb	r3, [r7, #31]
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3724      	adds	r7, #36	; 0x24
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr
 800ad44:	f0ffc0c0 	.word	0xf0ffc0c0

0800ad48 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b087      	sub	sp, #28
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	4603      	mov	r3, r0
 800ad50:	6039      	str	r1, [r7, #0]
 800ad52:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800ad54:	2300      	movs	r3, #0
 800ad56:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800ad5c:	79fb      	ldrb	r3, [r7, #7]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d005      	beq.n	800ad6e <OSPIM_GetConfig+0x26>
 800ad62:	79fb      	ldrb	r3, [r7, #7]
 800ad64:	2b02      	cmp	r3, #2
 800ad66:	d802      	bhi.n	800ad6e <OSPIM_GetConfig+0x26>
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d102      	bne.n	800ad74 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800ad6e:	2301      	movs	r3, #1
 800ad70:	75fb      	strb	r3, [r7, #23]
 800ad72:	e098      	b.n	800aea6 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	2200      	movs	r2, #0
 800ad78:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	2200      	movs	r2, #0
 800ad84:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800ad92:	79fb      	ldrb	r3, [r7, #7]
 800ad94:	2b02      	cmp	r3, #2
 800ad96:	d10b      	bne.n	800adb0 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800ad98:	4b46      	ldr	r3, [pc, #280]	; (800aeb4 <OSPIM_GetConfig+0x16c>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 0301 	and.w	r3, r3, #1
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d102      	bne.n	800adaa <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800ada4:	4b44      	ldr	r3, [pc, #272]	; (800aeb8 <OSPIM_GetConfig+0x170>)
 800ada6:	613b      	str	r3, [r7, #16]
 800ada8:	e002      	b.n	800adb0 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800adaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adae:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800adb0:	2300      	movs	r3, #0
 800adb2:	60fb      	str	r3, [r7, #12]
 800adb4:	e074      	b.n	800aea0 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800adb6:	4a3f      	ldr	r2, [pc, #252]	; (800aeb4 <OSPIM_GetConfig+0x16c>)
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	685b      	ldr	r3, [r3, #4]
 800adc0:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	f003 0301 	and.w	r3, r3, #1
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d00a      	beq.n	800ade2 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800adcc:	68ba      	ldr	r2, [r7, #8]
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	4053      	eors	r3, r2
 800add2:	f003 0302 	and.w	r3, r3, #2
 800add6:	2b00      	cmp	r3, #0
 800add8:	d103      	bne.n	800ade2 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	1c5a      	adds	r2, r3, #1
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	f003 0310 	and.w	r3, r3, #16
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d00a      	beq.n	800ae02 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800adec:	68ba      	ldr	r2, [r7, #8]
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	4053      	eors	r3, r2
 800adf2:	f003 0320 	and.w	r3, r3, #32
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d103      	bne.n	800ae02 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	1c5a      	adds	r2, r3, #1
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00a      	beq.n	800ae22 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800ae0c:	68ba      	ldr	r2, [r7, #8]
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	4053      	eors	r3, r2
 800ae12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d103      	bne.n	800ae22 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	1c5a      	adds	r2, r3, #1
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d018      	beq.n	800ae5e <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800ae2c:	68ba      	ldr	r2, [r7, #8]
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	4053      	eors	r3, r2
 800ae32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d111      	bne.n	800ae5e <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d106      	bne.n	800ae52 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	3301      	adds	r3, #1
 800ae48:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	60da      	str	r2, [r3, #12]
 800ae50:	e005      	b.n	800ae5e <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	3301      	adds	r3, #1
 800ae56:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d018      	beq.n	800ae9a <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800ae68:	68ba      	ldr	r2, [r7, #8]
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	4053      	eors	r3, r2
 800ae6e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d111      	bne.n	800ae9a <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d106      	bne.n	800ae8e <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	3301      	adds	r3, #1
 800ae84:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	611a      	str	r2, [r3, #16]
 800ae8c:	e005      	b.n	800ae9a <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	3301      	adds	r3, #1
 800ae92:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	60fb      	str	r3, [r7, #12]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d987      	bls.n	800adb6 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800aea6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	371c      	adds	r7, #28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	420c4000 	.word	0x420c4000
 800aeb8:	04040222 	.word	0x04040222

0800aebc <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800aec6:	2301      	movs	r3, #1
 800aec8:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	689a      	ldr	r2, [r3, #8]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f042 0202 	orr.w	r2, r2, #2
 800aed8:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2208      	movs	r2, #8
 800aede:	651a      	str	r2, [r3, #80]	; 0x50

  if (hospi->Instance == OCTOSPI1)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a15      	ldr	r2, [pc, #84]	; (800af3c <HAL_OSPI_DLYB_SetConfig+0x80>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d109      	bne.n	800aefe <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 800aeea:	4815      	ldr	r0, [pc, #84]	; (800af40 <HAL_OSPI_DLYB_SetConfig+0x84>)
 800aeec:	f7fe fe46 	bl	8009b7c <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 800aef0:	6839      	ldr	r1, [r7, #0]
 800aef2:	4813      	ldr	r0, [pc, #76]	; (800af40 <HAL_OSPI_DLYB_SetConfig+0x84>)
 800aef4:	f005 fabc 	bl	8010470 <LL_DLYB_SetDelay>
    status = HAL_OK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	73fb      	strb	r3, [r7, #15]
 800aefc:	e00d      	b.n	800af1a <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

  else if (hospi->Instance == OCTOSPI2)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	4a10      	ldr	r2, [pc, #64]	; (800af44 <HAL_OSPI_DLYB_SetConfig+0x88>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d108      	bne.n	800af1a <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 800af08:	480f      	ldr	r0, [pc, #60]	; (800af48 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 800af0a:	f7fe fe37 	bl	8009b7c <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 800af0e:	6839      	ldr	r1, [r7, #0]
 800af10:	480d      	ldr	r0, [pc, #52]	; (800af48 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 800af12:	f005 faad 	bl	8010470 <LL_DLYB_SetDelay>
    status = HAL_OK;
 800af16:	2300      	movs	r3, #0
 800af18:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7fe ffe4 	bl	8009ee8 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	689a      	ldr	r2, [r3, #8]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f022 0202 	bic.w	r2, r2, #2
 800af2e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 800af30:	7bfb      	ldrb	r3, [r7, #15]
}
 800af32:	4618      	mov	r0, r3
 800af34:	3710      	adds	r7, #16
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	420d1400 	.word	0x420d1400
 800af40:	420cf000 	.word	0x420cf000
 800af44:	420d2400 	.word	0x420d2400
 800af48:	420cf400 	.word	0x420cf400

0800af4c <HAL_OSPI_DLYB_GetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800af56:	2301      	movs	r3, #1
 800af58:	73fb      	strb	r3, [r7, #15]

  if (hospi->Instance == OCTOSPI1)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a0d      	ldr	r2, [pc, #52]	; (800af94 <HAL_OSPI_DLYB_GetConfig+0x48>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d106      	bne.n	800af72 <HAL_OSPI_DLYB_GetConfig+0x26>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 800af64:	6839      	ldr	r1, [r7, #0]
 800af66:	480c      	ldr	r0, [pc, #48]	; (800af98 <HAL_OSPI_DLYB_GetConfig+0x4c>)
 800af68:	f005 faa1 	bl	80104ae <LL_DLYB_GetDelay>
    status = HAL_OK;
 800af6c:	2300      	movs	r3, #0
 800af6e:	73fb      	strb	r3, [r7, #15]
 800af70:	e00a      	b.n	800af88 <HAL_OSPI_DLYB_GetConfig+0x3c>
  }
  else if (hospi->Instance == OCTOSPI2)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	4a09      	ldr	r2, [pc, #36]	; (800af9c <HAL_OSPI_DLYB_GetConfig+0x50>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d105      	bne.n	800af88 <HAL_OSPI_DLYB_GetConfig+0x3c>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 800af7c:	6839      	ldr	r1, [r7, #0]
 800af7e:	4808      	ldr	r0, [pc, #32]	; (800afa0 <HAL_OSPI_DLYB_GetConfig+0x54>)
 800af80:	f005 fa95 	bl	80104ae <LL_DLYB_GetDelay>
    status = HAL_OK;
 800af84:	2300      	movs	r3, #0
 800af86:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Return function status */
  return status;
 800af88:	7bfb      	ldrb	r3, [r7, #15]
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3710      	adds	r7, #16
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	420d1400 	.word	0x420d1400
 800af98:	420cf000 	.word	0x420cf000
 800af9c:	420d2400 	.word	0x420d2400
 800afa0:	420cf400 	.word	0x420cf400

0800afa4 <HAL_OSPI_DLYB_GetClockPeriod>:
  * @brief  Get the Delay line length value.
  * @param  hospi   : OSPI handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetClockPeriod(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	689a      	ldr	r2, [r3, #8]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f042 0202 	orr.w	r2, r2, #2
 800afc0:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2208      	movs	r2, #8
 800afc6:	651a      	str	r2, [r3, #80]	; 0x50

  if (hospi->Instance == OCTOSPI1)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4a1b      	ldr	r2, [pc, #108]	; (800b03c <HAL_OSPI_DLYB_GetClockPeriod+0x98>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d10f      	bne.n	800aff2 <HAL_OSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 800afd2:	481b      	ldr	r0, [pc, #108]	; (800b040 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
 800afd4:	f7fe fdd2 	bl	8009b7c <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	4819      	ldr	r0, [pc, #100]	; (800b040 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
 800afdc:	f005 fa80 	bl	80104e0 <LL_DLYB_GetClockPeriod>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d101      	bne.n	800afea <HAL_OSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
 800afe6:	2300      	movs	r3, #0
 800afe8:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
 800afea:	4815      	ldr	r0, [pc, #84]	; (800b040 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
 800afec:	f7fe fdd6 	bl	8009b9c <LL_DLYB_Disable>
 800aff0:	e013      	b.n	800b01a <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  }

  else if (hospi->Instance == OCTOSPI2)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	4a13      	ldr	r2, [pc, #76]	; (800b044 <HAL_OSPI_DLYB_GetClockPeriod+0xa0>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d10e      	bne.n	800b01a <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 800affc:	4812      	ldr	r0, [pc, #72]	; (800b048 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
 800affe:	f7fe fdbd 	bl	8009b7c <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI2, pdlyb_cfg) == (uint32_t)SUCCESS)
 800b002:	6839      	ldr	r1, [r7, #0]
 800b004:	4810      	ldr	r0, [pc, #64]	; (800b048 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
 800b006:	f005 fa6b 	bl	80104e0 <LL_DLYB_GetClockPeriod>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d101      	bne.n	800b014 <HAL_OSPI_DLYB_GetClockPeriod+0x70>
    {
      status = HAL_OK;
 800b010:	2300      	movs	r3, #0
 800b012:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI2);
 800b014:	480c      	ldr	r0, [pc, #48]	; (800b048 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
 800b016:	f7fe fdc1 	bl	8009b9c <LL_DLYB_Disable>
  {
    /* Nothing to do */
  }

  /* Abort the current OctoSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f7fe ff64 	bl	8009ee8 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	689a      	ldr	r2, [r3, #8]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f022 0202 	bic.w	r2, r2, #2
 800b02e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 800b030:	7bfb      	ldrb	r3, [r7, #15]
}
 800b032:	4618      	mov	r0, r3
 800b034:	3710      	adds	r7, #16
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	420d1400 	.word	0x420d1400
 800b040:	420cf000 	.word	0x420cf000
 800b044:	420d2400 	.word	0x420d2400
 800b048:	420cf400 	.word	0x420cf400

0800b04c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b085      	sub	sp, #20
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800b054:	4b34      	ldr	r3, [pc, #208]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b058:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b05c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800b05e:	68ba      	ldr	r2, [r7, #8]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	429a      	cmp	r2, r3
 800b064:	d101      	bne.n	800b06a <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 800b066:	2300      	movs	r3, #0
 800b068:	e057      	b.n	800b11a <HAL_PWREx_ControlVoltageScaling+0xce>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b070:	d90a      	bls.n	800b088 <HAL_PWREx_ControlVoltageScaling+0x3c>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800b072:	4b2d      	ldr	r3, [pc, #180]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b074:	68db      	ldr	r3, [r3, #12]
 800b076:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	4313      	orrs	r3, r2
 800b07e:	4a2a      	ldr	r2, [pc, #168]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b084:	60d3      	str	r3, [r2, #12]
 800b086:	e007      	b.n	800b098 <HAL_PWREx_ControlVoltageScaling+0x4c>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800b088:	4b27      	ldr	r3, [pc, #156]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b090:	4925      	ldr	r1, [pc, #148]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4313      	orrs	r3, r2
 800b096:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800b098:	4b24      	ldr	r3, [pc, #144]	; (800b12c <HAL_PWREx_ControlVoltageScaling+0xe0>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a24      	ldr	r2, [pc, #144]	; (800b130 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b09e:	fba2 2303 	umull	r2, r3, r2, r3
 800b0a2:	099b      	lsrs	r3, r3, #6
 800b0a4:	2232      	movs	r2, #50	; 0x32
 800b0a6:	fb02 f303 	mul.w	r3, r2, r3
 800b0aa:	4a21      	ldr	r2, [pc, #132]	; (800b130 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b0ac:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b0:	099b      	lsrs	r3, r3, #6
 800b0b2:	3301      	adds	r3, #1
 800b0b4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800b0b6:	e002      	b.n	800b0be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    timeout--;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800b0be:	4b1a      	ldr	r3, [pc, #104]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d102      	bne.n	800b0d0 <HAL_PWREx_ControlVoltageScaling+0x84>
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d1f3      	bne.n	800b0b8 <HAL_PWREx_ControlVoltageScaling+0x6c>
  }

  /* Check time out */
  if (timeout != 0U)
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d01b      	beq.n	800b10e <HAL_PWREx_ControlVoltageScaling+0xc2>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800b0d6:	4b15      	ldr	r3, [pc, #84]	; (800b12c <HAL_PWREx_ControlVoltageScaling+0xe0>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	4a15      	ldr	r2, [pc, #84]	; (800b130 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b0dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b0e0:	099b      	lsrs	r3, r3, #6
 800b0e2:	2232      	movs	r2, #50	; 0x32
 800b0e4:	fb02 f303 	mul.w	r3, r2, r3
 800b0e8:	4a11      	ldr	r2, [pc, #68]	; (800b130 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b0ea:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ee:	099b      	lsrs	r3, r3, #6
 800b0f0:	3301      	adds	r3, #1
 800b0f2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800b0f4:	e002      	b.n	800b0fc <HAL_PWREx_ControlVoltageScaling+0xb0>
    {
      timeout--;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800b0fc:	4b0a      	ldr	r3, [pc, #40]	; (800b128 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b0fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b100:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b104:	2b00      	cmp	r3, #0
 800b106:	d102      	bne.n	800b10e <HAL_PWREx_ControlVoltageScaling+0xc2>
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d1f3      	bne.n	800b0f6 <HAL_PWREx_ControlVoltageScaling+0xaa>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d101      	bne.n	800b118 <HAL_PWREx_ControlVoltageScaling+0xcc>
  {
    return HAL_TIMEOUT;
 800b114:	2303      	movs	r3, #3
 800b116:	e000      	b.n	800b11a <HAL_PWREx_ControlVoltageScaling+0xce>
  }

  return HAL_OK;
 800b118:	2300      	movs	r3, #0
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3714      	adds	r7, #20
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
 800b126:	bf00      	nop
 800b128:	46020800 	.word	0x46020800
 800b12c:	20000004 	.word	0x20000004
 800b130:	10624dd3 	.word	0x10624dd3

0800b134 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b134:	b480      	push	{r7}
 800b136:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 800b138:	4b04      	ldr	r3, [pc, #16]	; (800b14c <HAL_PWREx_GetVoltageRange+0x18>)
 800b13a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b13c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800b140:	4618      	mov	r0, r3
 800b142:	46bd      	mov	sp, r7
 800b144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b148:	4770      	bx	lr
 800b14a:	bf00      	nop
 800b14c:	46020800 	.word	0x46020800

0800b150 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800b158:	4b22      	ldr	r3, [pc, #136]	; (800b1e4 <HAL_PWREx_ConfigSupply+0x94>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	4a22      	ldr	r2, [pc, #136]	; (800b1e8 <HAL_PWREx_ConfigSupply+0x98>)
 800b15e:	fba2 2303 	umull	r2, r3, r2, r3
 800b162:	099b      	lsrs	r3, r3, #6
 800b164:	2232      	movs	r2, #50	; 0x32
 800b166:	fb02 f303 	mul.w	r3, r2, r3
 800b16a:	4a1f      	ldr	r2, [pc, #124]	; (800b1e8 <HAL_PWREx_ConfigSupply+0x98>)
 800b16c:	fba2 2303 	umull	r2, r3, r2, r3
 800b170:	099b      	lsrs	r3, r3, #6
 800b172:	3301      	adds	r3, #1
 800b174:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d113      	bne.n	800b1a4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800b17c:	4b1b      	ldr	r3, [pc, #108]	; (800b1ec <HAL_PWREx_ConfigSupply+0x9c>)
 800b17e:	689b      	ldr	r3, [r3, #8]
 800b180:	4a1a      	ldr	r2, [pc, #104]	; (800b1ec <HAL_PWREx_ConfigSupply+0x9c>)
 800b182:	f023 0302 	bic.w	r3, r3, #2
 800b186:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b188:	e002      	b.n	800b190 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	3b01      	subs	r3, #1
 800b18e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b190:	4b16      	ldr	r3, [pc, #88]	; (800b1ec <HAL_PWREx_ConfigSupply+0x9c>)
 800b192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b194:	f003 0302 	and.w	r3, r3, #2
 800b198:	2b02      	cmp	r3, #2
 800b19a:	d116      	bne.n	800b1ca <HAL_PWREx_ConfigSupply+0x7a>
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1f3      	bne.n	800b18a <HAL_PWREx_ConfigSupply+0x3a>
 800b1a2:	e012      	b.n	800b1ca <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800b1a4:	4b11      	ldr	r3, [pc, #68]	; (800b1ec <HAL_PWREx_ConfigSupply+0x9c>)
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	4a10      	ldr	r2, [pc, #64]	; (800b1ec <HAL_PWREx_ConfigSupply+0x9c>)
 800b1aa:	f043 0302 	orr.w	r3, r3, #2
 800b1ae:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b1b0:	e002      	b.n	800b1b8 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	3b01      	subs	r3, #1
 800b1b6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b1b8:	4b0c      	ldr	r3, [pc, #48]	; (800b1ec <HAL_PWREx_ConfigSupply+0x9c>)
 800b1ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1bc:	f003 0302 	and.w	r3, r3, #2
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d102      	bne.n	800b1ca <HAL_PWREx_ConfigSupply+0x7a>
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d1f3      	bne.n	800b1b2 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d101      	bne.n	800b1d4 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 800b1d0:	2303      	movs	r3, #3
 800b1d2:	e000      	b.n	800b1d6 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800b1d4:	2300      	movs	r3, #0
}
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	3714      	adds	r7, #20
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	20000004 	.word	0x20000004
 800b1e8:	10624dd3 	.word	0x10624dd3
 800b1ec:	46020800 	.word	0x46020800

0800b1f0 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 800b1f4:	4b05      	ldr	r3, [pc, #20]	; (800b20c <HAL_PWREx_EnableVddIO2+0x1c>)
 800b1f6:	691b      	ldr	r3, [r3, #16]
 800b1f8:	4a04      	ldr	r2, [pc, #16]	; (800b20c <HAL_PWREx_EnableVddIO2+0x1c>)
 800b1fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b1fe:	6113      	str	r3, [r2, #16]
}
 800b200:	bf00      	nop
 800b202:	46bd      	mov	sp, r7
 800b204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b208:	4770      	bx	lr
 800b20a:	bf00      	nop
 800b20c:	46020800 	.word	0x46020800

0800b210 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 800b210:	b480      	push	{r7}
 800b212:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 800b214:	4b05      	ldr	r3, [pc, #20]	; (800b22c <HAL_PWREx_EnableVddA+0x1c>)
 800b216:	691b      	ldr	r3, [r3, #16]
 800b218:	4a04      	ldr	r2, [pc, #16]	; (800b22c <HAL_PWREx_EnableVddA+0x1c>)
 800b21a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b21e:	6113      	str	r3, [r2, #16]
}
 800b220:	bf00      	nop
 800b222:	46bd      	mov	sp, r7
 800b224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	46020800 	.word	0x46020800

0800b230 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b08e      	sub	sp, #56	; 0x38
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 800b238:	2300      	movs	r3, #0
 800b23a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d102      	bne.n	800b24a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800b244:	2301      	movs	r3, #1
 800b246:	f000 bec3 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b24a:	4b9c      	ldr	r3, [pc, #624]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b24c:	69db      	ldr	r3, [r3, #28]
 800b24e:	f003 030c 	and.w	r3, r3, #12
 800b252:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b254:	4b99      	ldr	r3, [pc, #612]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b258:	f003 0303 	and.w	r3, r3, #3
 800b25c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f003 0310 	and.w	r3, r3, #16
 800b266:	2b00      	cmp	r3, #0
 800b268:	f000 8172 	beq.w	800b550 <HAL_RCC_OscConfig+0x320>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d007      	beq.n	800b282 <HAL_RCC_OscConfig+0x52>
 800b272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b274:	2b0c      	cmp	r3, #12
 800b276:	f040 80e4 	bne.w	800b442 <HAL_RCC_OscConfig+0x212>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b27a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b27c:	2b01      	cmp	r3, #1
 800b27e:	f040 80e0 	bne.w	800b442 <HAL_RCC_OscConfig+0x212>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b282:	4b8e      	ldr	r3, [pc, #568]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f003 0304 	and.w	r3, r3, #4
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d006      	beq.n	800b29c <HAL_RCC_OscConfig+0x6c>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	69db      	ldr	r3, [r3, #28]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d102      	bne.n	800b29c <HAL_RCC_OscConfig+0x6c>
      {
        return HAL_ERROR;
 800b296:	2301      	movs	r3, #1
 800b298:	f000 be9a 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2a0:	4b86      	ldr	r3, [pc, #536]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d004      	beq.n	800b2b6 <HAL_RCC_OscConfig+0x86>
 800b2ac:	4b83      	ldr	r3, [pc, #524]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2ae:	689b      	ldr	r3, [r3, #8]
 800b2b0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b2b4:	e005      	b.n	800b2c2 <HAL_RCC_OscConfig+0x92>
 800b2b6:	4b81      	ldr	r3, [pc, #516]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b2bc:	041b      	lsls	r3, r3, #16
 800b2be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	d255      	bcs.n	800b372 <HAL_RCC_OscConfig+0x142>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b2c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d10a      	bne.n	800b2e2 <HAL_RCC_OscConfig+0xb2>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f001 fa0b 	bl	800c6ec <RCC_SetFlashLatencyFromMSIRange>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d002      	beq.n	800b2e2 <HAL_RCC_OscConfig+0xb2>
            {
              return HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	f000 be77 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800b2e2:	4b76      	ldr	r3, [pc, #472]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2e4:	689b      	ldr	r3, [r3, #8]
 800b2e6:	4a75      	ldr	r2, [pc, #468]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b2ec:	6093      	str	r3, [r2, #8]
 800b2ee:	4b73      	ldr	r3, [pc, #460]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2f0:	689b      	ldr	r3, [r3, #8]
 800b2f2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fa:	4970      	ldr	r1, [pc, #448]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b304:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800b308:	d309      	bcc.n	800b31e <HAL_RCC_OscConfig+0xee>
 800b30a:	4b6c      	ldr	r3, [pc, #432]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b30c:	68db      	ldr	r3, [r3, #12]
 800b30e:	f023 021f 	bic.w	r2, r3, #31
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	4969      	ldr	r1, [pc, #420]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b318:	4313      	orrs	r3, r2
 800b31a:	60cb      	str	r3, [r1, #12]
 800b31c:	e07e      	b.n	800b41c <HAL_RCC_OscConfig+0x1ec>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b322:	2b00      	cmp	r3, #0
 800b324:	da0a      	bge.n	800b33c <HAL_RCC_OscConfig+0x10c>
 800b326:	4b65      	ldr	r3, [pc, #404]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b328:	68db      	ldr	r3, [r3, #12]
 800b32a:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6a1b      	ldr	r3, [r3, #32]
 800b332:	015b      	lsls	r3, r3, #5
 800b334:	4961      	ldr	r1, [pc, #388]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b336:	4313      	orrs	r3, r2
 800b338:	60cb      	str	r3, [r1, #12]
 800b33a:	e06f      	b.n	800b41c <HAL_RCC_OscConfig+0x1ec>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b344:	d30a      	bcc.n	800b35c <HAL_RCC_OscConfig+0x12c>
 800b346:	4b5d      	ldr	r3, [pc, #372]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b348:	68db      	ldr	r3, [r3, #12]
 800b34a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6a1b      	ldr	r3, [r3, #32]
 800b352:	029b      	lsls	r3, r3, #10
 800b354:	4959      	ldr	r1, [pc, #356]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b356:	4313      	orrs	r3, r2
 800b358:	60cb      	str	r3, [r1, #12]
 800b35a:	e05f      	b.n	800b41c <HAL_RCC_OscConfig+0x1ec>
 800b35c:	4b57      	ldr	r3, [pc, #348]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b35e:	68db      	ldr	r3, [r3, #12]
 800b360:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6a1b      	ldr	r3, [r3, #32]
 800b368:	03db      	lsls	r3, r3, #15
 800b36a:	4954      	ldr	r1, [pc, #336]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b36c:	4313      	orrs	r3, r2
 800b36e:	60cb      	str	r3, [r1, #12]
 800b370:	e054      	b.n	800b41c <HAL_RCC_OscConfig+0x1ec>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800b372:	4b52      	ldr	r3, [pc, #328]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	4a51      	ldr	r2, [pc, #324]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b378:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b37c:	6093      	str	r3, [r2, #8]
 800b37e:	4b4f      	ldr	r3, [pc, #316]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b380:	689b      	ldr	r3, [r3, #8]
 800b382:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b38a:	494c      	ldr	r1, [pc, #304]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b38c:	4313      	orrs	r3, r2
 800b38e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b394:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800b398:	d309      	bcc.n	800b3ae <HAL_RCC_OscConfig+0x17e>
 800b39a:	4b48      	ldr	r3, [pc, #288]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	f023 021f 	bic.w	r2, r3, #31
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a1b      	ldr	r3, [r3, #32]
 800b3a6:	4945      	ldr	r1, [pc, #276]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	60cb      	str	r3, [r1, #12]
 800b3ac:	e028      	b.n	800b400 <HAL_RCC_OscConfig+0x1d0>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	da0a      	bge.n	800b3cc <HAL_RCC_OscConfig+0x19c>
 800b3b6:	4b41      	ldr	r3, [pc, #260]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a1b      	ldr	r3, [r3, #32]
 800b3c2:	015b      	lsls	r3, r3, #5
 800b3c4:	493d      	ldr	r1, [pc, #244]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	60cb      	str	r3, [r1, #12]
 800b3ca:	e019      	b.n	800b400 <HAL_RCC_OscConfig+0x1d0>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3d4:	d30a      	bcc.n	800b3ec <HAL_RCC_OscConfig+0x1bc>
 800b3d6:	4b39      	ldr	r3, [pc, #228]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6a1b      	ldr	r3, [r3, #32]
 800b3e2:	029b      	lsls	r3, r3, #10
 800b3e4:	4935      	ldr	r1, [pc, #212]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	60cb      	str	r3, [r1, #12]
 800b3ea:	e009      	b.n	800b400 <HAL_RCC_OscConfig+0x1d0>
 800b3ec:	4b33      	ldr	r3, [pc, #204]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3ee:	68db      	ldr	r3, [r3, #12]
 800b3f0:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a1b      	ldr	r3, [r3, #32]
 800b3f8:	03db      	lsls	r3, r3, #15
 800b3fa:	4930      	ldr	r1, [pc, #192]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b402:	2b00      	cmp	r3, #0
 800b404:	d10a      	bne.n	800b41c <HAL_RCC_OscConfig+0x1ec>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b40a:	4618      	mov	r0, r3
 800b40c:	f001 f96e 	bl	800c6ec <RCC_SetFlashLatencyFromMSIRange>
 800b410:	4603      	mov	r3, r0
 800b412:	2b00      	cmp	r3, #0
 800b414:	d002      	beq.n	800b41c <HAL_RCC_OscConfig+0x1ec>
            {
              return HAL_ERROR;
 800b416:	2301      	movs	r3, #1
 800b418:	f000 bdda 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 800b41c:	f001 f8d8 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b420:	4b27      	ldr	r3, [pc, #156]	; (800b4c0 <HAL_RCC_OscConfig+0x290>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	4618      	mov	r0, r3
 800b426:	f7fa ffe9 	bl	80063fc <HAL_InitTick>
 800b42a:	4603      	mov	r3, r0
 800b42c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 800b430:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b434:	2b00      	cmp	r3, #0
 800b436:	f000 808a 	beq.w	800b54e <HAL_RCC_OscConfig+0x31e>
        {
          return status;
 800b43a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b43e:	f000 bdc7 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	69db      	ldr	r3, [r3, #28]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d066      	beq.n	800b518 <HAL_RCC_OscConfig+0x2e8>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800b44a:	4b1c      	ldr	r3, [pc, #112]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	4a1b      	ldr	r2, [pc, #108]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b450:	f043 0301 	orr.w	r3, r3, #1
 800b454:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b456:	f7fb fadb 	bl	8006a10 <HAL_GetTick>
 800b45a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800b45c:	e009      	b.n	800b472 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b45e:	f7fb fad7 	bl	8006a10 <HAL_GetTick>
 800b462:	4602      	mov	r2, r0
 800b464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b466:	1ad3      	subs	r3, r2, r3
 800b468:	2b02      	cmp	r3, #2
 800b46a:	d902      	bls.n	800b472 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800b46c:	2303      	movs	r3, #3
 800b46e:	f000 bdaf 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800b472:	4b12      	ldr	r3, [pc, #72]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f003 0304 	and.w	r3, r3, #4
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d0ef      	beq.n	800b45e <HAL_RCC_OscConfig+0x22e>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800b47e:	4b0f      	ldr	r3, [pc, #60]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b480:	689b      	ldr	r3, [r3, #8]
 800b482:	4a0e      	ldr	r2, [pc, #56]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b484:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b488:	6093      	str	r3, [r2, #8]
 800b48a:	4b0c      	ldr	r3, [pc, #48]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b496:	4909      	ldr	r1, [pc, #36]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b498:	4313      	orrs	r3, r2
 800b49a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4a0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800b4a4:	d30e      	bcc.n	800b4c4 <HAL_RCC_OscConfig+0x294>
 800b4a6:	4b05      	ldr	r3, [pc, #20]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	f023 021f 	bic.w	r2, r3, #31
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6a1b      	ldr	r3, [r3, #32]
 800b4b2:	4902      	ldr	r1, [pc, #8]	; (800b4bc <HAL_RCC_OscConfig+0x28c>)
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	60cb      	str	r3, [r1, #12]
 800b4b8:	e04a      	b.n	800b550 <HAL_RCC_OscConfig+0x320>
 800b4ba:	bf00      	nop
 800b4bc:	46020c00 	.word	0x46020c00
 800b4c0:	20000008 	.word	0x20000008
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	da0a      	bge.n	800b4e2 <HAL_RCC_OscConfig+0x2b2>
 800b4cc:	4b9b      	ldr	r3, [pc, #620]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b4ce:	68db      	ldr	r3, [r3, #12]
 800b4d0:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6a1b      	ldr	r3, [r3, #32]
 800b4d8:	015b      	lsls	r3, r3, #5
 800b4da:	4998      	ldr	r1, [pc, #608]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b4dc:	4313      	orrs	r3, r2
 800b4de:	60cb      	str	r3, [r1, #12]
 800b4e0:	e036      	b.n	800b550 <HAL_RCC_OscConfig+0x320>
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4ea:	d30a      	bcc.n	800b502 <HAL_RCC_OscConfig+0x2d2>
 800b4ec:	4b93      	ldr	r3, [pc, #588]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b4ee:	68db      	ldr	r3, [r3, #12]
 800b4f0:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6a1b      	ldr	r3, [r3, #32]
 800b4f8:	029b      	lsls	r3, r3, #10
 800b4fa:	4990      	ldr	r1, [pc, #576]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	60cb      	str	r3, [r1, #12]
 800b500:	e026      	b.n	800b550 <HAL_RCC_OscConfig+0x320>
 800b502:	4b8e      	ldr	r3, [pc, #568]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b504:	68db      	ldr	r3, [r3, #12]
 800b506:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6a1b      	ldr	r3, [r3, #32]
 800b50e:	03db      	lsls	r3, r3, #15
 800b510:	498a      	ldr	r1, [pc, #552]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b512:	4313      	orrs	r3, r2
 800b514:	60cb      	str	r3, [r1, #12]
 800b516:	e01b      	b.n	800b550 <HAL_RCC_OscConfig+0x320>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800b518:	4b88      	ldr	r3, [pc, #544]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a87      	ldr	r2, [pc, #540]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b51e:	f023 0301 	bic.w	r3, r3, #1
 800b522:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b524:	f7fb fa74 	bl	8006a10 <HAL_GetTick>
 800b528:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800b52a:	e009      	b.n	800b540 <HAL_RCC_OscConfig+0x310>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b52c:	f7fb fa70 	bl	8006a10 <HAL_GetTick>
 800b530:	4602      	mov	r2, r0
 800b532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b534:	1ad3      	subs	r3, r2, r3
 800b536:	2b02      	cmp	r3, #2
 800b538:	d902      	bls.n	800b540 <HAL_RCC_OscConfig+0x310>
          {
            return HAL_TIMEOUT;
 800b53a:	2303      	movs	r3, #3
 800b53c:	f000 bd48 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800b540:	4b7e      	ldr	r3, [pc, #504]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 0304 	and.w	r3, r3, #4
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d1ef      	bne.n	800b52c <HAL_RCC_OscConfig+0x2fc>
 800b54c:	e000      	b.n	800b550 <HAL_RCC_OscConfig+0x320>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b54e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f003 0301 	and.w	r3, r3, #1
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f000 8094 	beq.w	800b686 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b560:	2b08      	cmp	r3, #8
 800b562:	d005      	beq.n	800b570 <HAL_RCC_OscConfig+0x340>
 800b564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b566:	2b0c      	cmp	r3, #12
 800b568:	d110      	bne.n	800b58c <HAL_RCC_OscConfig+0x35c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b56a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b56c:	2b03      	cmp	r3, #3
 800b56e:	d10d      	bne.n	800b58c <HAL_RCC_OscConfig+0x35c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b570:	4b72      	ldr	r3, [pc, #456]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f000 8083 	beq.w	800b684 <HAL_RCC_OscConfig+0x454>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d17e      	bne.n	800b684 <HAL_RCC_OscConfig+0x454>
      {
        return HAL_ERROR;
 800b586:	2301      	movs	r3, #1
 800b588:	f000 bd22 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b594:	d106      	bne.n	800b5a4 <HAL_RCC_OscConfig+0x374>
 800b596:	4b69      	ldr	r3, [pc, #420]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4a68      	ldr	r2, [pc, #416]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b59c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b5a0:	6013      	str	r3, [r2, #0]
 800b5a2:	e041      	b.n	800b628 <HAL_RCC_OscConfig+0x3f8>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b5ac:	d112      	bne.n	800b5d4 <HAL_RCC_OscConfig+0x3a4>
 800b5ae:	4b63      	ldr	r3, [pc, #396]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a62      	ldr	r2, [pc, #392]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b5b8:	6013      	str	r3, [r2, #0]
 800b5ba:	4b60      	ldr	r3, [pc, #384]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a5f      	ldr	r2, [pc, #380]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5c0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b5c4:	6013      	str	r3, [r2, #0]
 800b5c6:	4b5d      	ldr	r3, [pc, #372]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4a5c      	ldr	r2, [pc, #368]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b5d0:	6013      	str	r3, [r2, #0]
 800b5d2:	e029      	b.n	800b628 <HAL_RCC_OscConfig+0x3f8>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800b5dc:	d112      	bne.n	800b604 <HAL_RCC_OscConfig+0x3d4>
 800b5de:	4b57      	ldr	r3, [pc, #348]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4a56      	ldr	r2, [pc, #344]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b5e8:	6013      	str	r3, [r2, #0]
 800b5ea:	4b54      	ldr	r3, [pc, #336]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a53      	ldr	r2, [pc, #332]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5f4:	6013      	str	r3, [r2, #0]
 800b5f6:	4b51      	ldr	r3, [pc, #324]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	4a50      	ldr	r2, [pc, #320]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b5fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b600:	6013      	str	r3, [r2, #0]
 800b602:	e011      	b.n	800b628 <HAL_RCC_OscConfig+0x3f8>
 800b604:	4b4d      	ldr	r3, [pc, #308]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	4a4c      	ldr	r2, [pc, #304]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b60a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b60e:	6013      	str	r3, [r2, #0]
 800b610:	4b4a      	ldr	r3, [pc, #296]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4a49      	ldr	r2, [pc, #292]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b61a:	6013      	str	r3, [r2, #0]
 800b61c:	4b47      	ldr	r3, [pc, #284]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a46      	ldr	r2, [pc, #280]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b622:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d014      	beq.n	800b65a <HAL_RCC_OscConfig+0x42a>
      {
        tickstart = HAL_GetTick();
 800b630:	f7fb f9ee 	bl	8006a10 <HAL_GetTick>
 800b634:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b636:	e009      	b.n	800b64c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b638:	f7fb f9ea 	bl	8006a10 <HAL_GetTick>
 800b63c:	4602      	mov	r2, r0
 800b63e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b640:	1ad3      	subs	r3, r2, r3
 800b642:	2b64      	cmp	r3, #100	; 0x64
 800b644:	d902      	bls.n	800b64c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800b646:	2303      	movs	r3, #3
 800b648:	f000 bcc2 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b64c:	4b3b      	ldr	r3, [pc, #236]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b654:	2b00      	cmp	r3, #0
 800b656:	d0ef      	beq.n	800b638 <HAL_RCC_OscConfig+0x408>
 800b658:	e015      	b.n	800b686 <HAL_RCC_OscConfig+0x456>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 800b65a:	f7fb f9d9 	bl	8006a10 <HAL_GetTick>
 800b65e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b660:	e009      	b.n	800b676 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b662:	f7fb f9d5 	bl	8006a10 <HAL_GetTick>
 800b666:	4602      	mov	r2, r0
 800b668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b66a:	1ad3      	subs	r3, r2, r3
 800b66c:	2b64      	cmp	r3, #100	; 0x64
 800b66e:	d902      	bls.n	800b676 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800b670:	2303      	movs	r3, #3
 800b672:	f000 bcad 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b676:	4b31      	ldr	r3, [pc, #196]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1ef      	bne.n	800b662 <HAL_RCC_OscConfig+0x432>
 800b682:	e000      	b.n	800b686 <HAL_RCC_OscConfig+0x456>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f003 0302 	and.w	r3, r3, #2
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d066      	beq.n	800b760 <HAL_RCC_OscConfig+0x530>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	2b04      	cmp	r3, #4
 800b696:	d005      	beq.n	800b6a4 <HAL_RCC_OscConfig+0x474>
 800b698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69a:	2b0c      	cmp	r3, #12
 800b69c:	d11a      	bne.n	800b6d4 <HAL_RCC_OscConfig+0x4a4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b69e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	d117      	bne.n	800b6d4 <HAL_RCC_OscConfig+0x4a4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b6a4:	4b25      	ldr	r3, [pc, #148]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d006      	beq.n	800b6be <HAL_RCC_OscConfig+0x48e>
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	68db      	ldr	r3, [r3, #12]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d102      	bne.n	800b6be <HAL_RCC_OscConfig+0x48e>
      {
        return HAL_ERROR;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	f000 bc89 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800b6be:	4b1f      	ldr	r3, [pc, #124]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b6c0:	691b      	ldr	r3, [r3, #16]
 800b6c2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	691b      	ldr	r3, [r3, #16]
 800b6ca:	041b      	lsls	r3, r3, #16
 800b6cc:	491b      	ldr	r1, [pc, #108]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	610b      	str	r3, [r1, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b6d2:	e045      	b.n	800b760 <HAL_RCC_OscConfig+0x530>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d024      	beq.n	800b726 <HAL_RCC_OscConfig+0x4f6>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800b6dc:	4b17      	ldr	r3, [pc, #92]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a16      	ldr	r2, [pc, #88]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b6e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6e6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b6e8:	f7fb f992 	bl	8006a10 <HAL_GetTick>
 800b6ec:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b6ee:	e009      	b.n	800b704 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b6f0:	f7fb f98e 	bl	8006a10 <HAL_GetTick>
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6f8:	1ad3      	subs	r3, r2, r3
 800b6fa:	2b02      	cmp	r3, #2
 800b6fc:	d902      	bls.n	800b704 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800b6fe:	2303      	movs	r3, #3
 800b700:	f000 bc66 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b704:	4b0d      	ldr	r3, [pc, #52]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d0ef      	beq.n	800b6f0 <HAL_RCC_OscConfig+0x4c0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800b710:	4b0a      	ldr	r3, [pc, #40]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b712:	691b      	ldr	r3, [r3, #16]
 800b714:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	691b      	ldr	r3, [r3, #16]
 800b71c:	041b      	lsls	r3, r3, #16
 800b71e:	4907      	ldr	r1, [pc, #28]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b720:	4313      	orrs	r3, r2
 800b722:	610b      	str	r3, [r1, #16]
 800b724:	e01c      	b.n	800b760 <HAL_RCC_OscConfig+0x530>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800b726:	4b05      	ldr	r3, [pc, #20]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	4a04      	ldr	r2, [pc, #16]	; (800b73c <HAL_RCC_OscConfig+0x50c>)
 800b72c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b730:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b732:	f7fb f96d 	bl	8006a10 <HAL_GetTick>
 800b736:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b738:	e00c      	b.n	800b754 <HAL_RCC_OscConfig+0x524>
 800b73a:	bf00      	nop
 800b73c:	46020c00 	.word	0x46020c00
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b740:	f7fb f966 	bl	8006a10 <HAL_GetTick>
 800b744:	4602      	mov	r2, r0
 800b746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d902      	bls.n	800b754 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800b74e:	2303      	movs	r3, #3
 800b750:	f000 bc3e 	b.w	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b754:	4baf      	ldr	r3, [pc, #700]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d1ef      	bne.n	800b740 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f003 0308 	and.w	r3, r3, #8
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f000 80c7 	beq.w	800b8fc <HAL_RCC_OscConfig+0x6cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800b76e:	2300      	movs	r3, #0
 800b770:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b774:	4ba7      	ldr	r3, [pc, #668]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b776:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b77a:	f003 0304 	and.w	r3, r3, #4
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d111      	bne.n	800b7a6 <HAL_RCC_OscConfig+0x576>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b782:	4ba4      	ldr	r3, [pc, #656]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b784:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b788:	4aa2      	ldr	r2, [pc, #648]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b78a:	f043 0304 	orr.w	r3, r3, #4
 800b78e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800b792:	4ba0      	ldr	r3, [pc, #640]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b794:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b798:	f003 0304 	and.w	r3, r3, #4
 800b79c:	617b      	str	r3, [r7, #20]
 800b79e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b7a6:	4b9c      	ldr	r3, [pc, #624]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b7a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7aa:	f003 0301 	and.w	r3, r3, #1
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d118      	bne.n	800b7e4 <HAL_RCC_OscConfig+0x5b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800b7b2:	4b99      	ldr	r3, [pc, #612]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b7b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7b6:	4a98      	ldr	r2, [pc, #608]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b7b8:	f043 0301 	orr.w	r3, r3, #1
 800b7bc:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b7be:	f7fb f927 	bl	8006a10 <HAL_GetTick>
 800b7c2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b7c4:	e008      	b.n	800b7d8 <HAL_RCC_OscConfig+0x5a8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b7c6:	f7fb f923 	bl	8006a10 <HAL_GetTick>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ce:	1ad3      	subs	r3, r2, r3
 800b7d0:	2b02      	cmp	r3, #2
 800b7d2:	d901      	bls.n	800b7d8 <HAL_RCC_OscConfig+0x5a8>
        {
          return HAL_TIMEOUT;
 800b7d4:	2303      	movs	r3, #3
 800b7d6:	e3fb      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b7d8:	4b8f      	ldr	r3, [pc, #572]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b7da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7dc:	f003 0301 	and.w	r3, r3, #1
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d0f0      	beq.n	800b7c6 <HAL_RCC_OscConfig+0x596>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	695b      	ldr	r3, [r3, #20]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d05f      	beq.n	800b8ac <HAL_RCC_OscConfig+0x67c>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800b7ec:	4b89      	ldr	r3, [pc, #548]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b7ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b7f2:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	699a      	ldr	r2, [r3, #24]
 800b7f8:	6a3b      	ldr	r3, [r7, #32]
 800b7fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d037      	beq.n	800b872 <HAL_RCC_OscConfig+0x642>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800b802:	6a3b      	ldr	r3, [r7, #32]
 800b804:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d006      	beq.n	800b81a <HAL_RCC_OscConfig+0x5ea>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800b80c:	6a3b      	ldr	r3, [r7, #32]
 800b80e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800b812:	2b00      	cmp	r3, #0
 800b814:	d101      	bne.n	800b81a <HAL_RCC_OscConfig+0x5ea>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800b816:	2301      	movs	r3, #1
 800b818:	e3da      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 800b81a:	6a3b      	ldr	r3, [r7, #32]
 800b81c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b820:	2b00      	cmp	r3, #0
 800b822:	d01b      	beq.n	800b85c <HAL_RCC_OscConfig+0x62c>
        {
          __HAL_RCC_LSI_DISABLE();
 800b824:	4b7b      	ldr	r3, [pc, #492]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b826:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b82a:	4a7a      	ldr	r2, [pc, #488]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b82c:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800b830:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 800b834:	f7fb f8ec 	bl	8006a10 <HAL_GetTick>
 800b838:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b83a:	e008      	b.n	800b84e <HAL_RCC_OscConfig+0x61e>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b83c:	f7fb f8e8 	bl	8006a10 <HAL_GetTick>
 800b840:	4602      	mov	r2, r0
 800b842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b844:	1ad3      	subs	r3, r2, r3
 800b846:	2b02      	cmp	r3, #2
 800b848:	d901      	bls.n	800b84e <HAL_RCC_OscConfig+0x61e>
            {
              return HAL_TIMEOUT;
 800b84a:	2303      	movs	r3, #3
 800b84c:	e3c0      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b84e:	4b71      	ldr	r3, [pc, #452]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b850:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1ef      	bne.n	800b83c <HAL_RCC_OscConfig+0x60c>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800b85c:	4b6d      	ldr	r3, [pc, #436]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b85e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b862:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	699b      	ldr	r3, [r3, #24]
 800b86a:	496a      	ldr	r1, [pc, #424]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b86c:	4313      	orrs	r3, r2
 800b86e:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800b872:	4b68      	ldr	r3, [pc, #416]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b874:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b878:	4a66      	ldr	r2, [pc, #408]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b87a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b87e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800b882:	f7fb f8c5 	bl	8006a10 <HAL_GetTick>
 800b886:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800b888:	e008      	b.n	800b89c <HAL_RCC_OscConfig+0x66c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b88a:	f7fb f8c1 	bl	8006a10 <HAL_GetTick>
 800b88e:	4602      	mov	r2, r0
 800b890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b892:	1ad3      	subs	r3, r2, r3
 800b894:	2b02      	cmp	r3, #2
 800b896:	d901      	bls.n	800b89c <HAL_RCC_OscConfig+0x66c>
        {
          return HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	e399      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800b89c:	4b5d      	ldr	r3, [pc, #372]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b89e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b8a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d0ef      	beq.n	800b88a <HAL_RCC_OscConfig+0x65a>
 800b8aa:	e01b      	b.n	800b8e4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800b8ac:	4b59      	ldr	r3, [pc, #356]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b8ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b8b2:	4a58      	ldr	r2, [pc, #352]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b8b4:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800b8b8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800b8bc:	f7fb f8a8 	bl	8006a10 <HAL_GetTick>
 800b8c0:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b8c2:	e008      	b.n	800b8d6 <HAL_RCC_OscConfig+0x6a6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b8c4:	f7fb f8a4 	bl	8006a10 <HAL_GetTick>
 800b8c8:	4602      	mov	r2, r0
 800b8ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8cc:	1ad3      	subs	r3, r2, r3
 800b8ce:	2b02      	cmp	r3, #2
 800b8d0:	d901      	bls.n	800b8d6 <HAL_RCC_OscConfig+0x6a6>
        {
          return HAL_TIMEOUT;
 800b8d2:	2303      	movs	r3, #3
 800b8d4:	e37c      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b8d6:	4b4f      	ldr	r3, [pc, #316]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b8d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b8dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d1ef      	bne.n	800b8c4 <HAL_RCC_OscConfig+0x694>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b8e4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	d107      	bne.n	800b8fc <HAL_RCC_OscConfig+0x6cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b8ec:	4b49      	ldr	r3, [pc, #292]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b8ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b8f2:	4a48      	ldr	r2, [pc, #288]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b8f4:	f023 0304 	bic.w	r3, r3, #4
 800b8f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f003 0304 	and.w	r3, r3, #4
 800b904:	2b00      	cmp	r3, #0
 800b906:	f000 8112 	beq.w	800bb2e <HAL_RCC_OscConfig+0x8fe>
  {
    FlagStatus pwrclkchanged = RESET;
 800b90a:	2300      	movs	r3, #0
 800b90c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b910:	4b40      	ldr	r3, [pc, #256]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b912:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b916:	f003 0304 	and.w	r3, r3, #4
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d111      	bne.n	800b942 <HAL_RCC_OscConfig+0x712>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b91e:	4b3d      	ldr	r3, [pc, #244]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b920:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b924:	4a3b      	ldr	r2, [pc, #236]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b926:	f043 0304 	orr.w	r3, r3, #4
 800b92a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800b92e:	4b39      	ldr	r3, [pc, #228]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b930:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b934:	f003 0304 	and.w	r3, r3, #4
 800b938:	613b      	str	r3, [r7, #16]
 800b93a:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800b93c:	2301      	movs	r3, #1
 800b93e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b942:	4b35      	ldr	r3, [pc, #212]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b946:	f003 0301 	and.w	r3, r3, #1
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d118      	bne.n	800b980 <HAL_RCC_OscConfig+0x750>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800b94e:	4b32      	ldr	r3, [pc, #200]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b952:	4a31      	ldr	r2, [pc, #196]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b954:	f043 0301 	orr.w	r3, r3, #1
 800b958:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b95a:	f7fb f859 	bl	8006a10 <HAL_GetTick>
 800b95e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b960:	e008      	b.n	800b974 <HAL_RCC_OscConfig+0x744>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b962:	f7fb f855 	bl	8006a10 <HAL_GetTick>
 800b966:	4602      	mov	r2, r0
 800b968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b96a:	1ad3      	subs	r3, r2, r3
 800b96c:	2b02      	cmp	r3, #2
 800b96e:	d901      	bls.n	800b974 <HAL_RCC_OscConfig+0x744>
        {
          return HAL_TIMEOUT;
 800b970:	2303      	movs	r3, #3
 800b972:	e32d      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b974:	4b28      	ldr	r3, [pc, #160]	; (800ba18 <HAL_RCC_OscConfig+0x7e8>)
 800b976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b978:	f003 0301 	and.w	r3, r3, #1
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d0f0      	beq.n	800b962 <HAL_RCC_OscConfig+0x732>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	689b      	ldr	r3, [r3, #8]
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d01f      	beq.n	800b9cc <HAL_RCC_OscConfig+0x79c>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	689b      	ldr	r3, [r3, #8]
 800b990:	f003 0304 	and.w	r3, r3, #4
 800b994:	2b00      	cmp	r3, #0
 800b996:	d010      	beq.n	800b9ba <HAL_RCC_OscConfig+0x78a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b998:	4b1e      	ldr	r3, [pc, #120]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b99a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b99e:	4a1d      	ldr	r2, [pc, #116]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9a0:	f043 0304 	orr.w	r3, r3, #4
 800b9a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b9a8:	4b1a      	ldr	r3, [pc, #104]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9ae:	4a19      	ldr	r2, [pc, #100]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9b0:	f043 0301 	orr.w	r3, r3, #1
 800b9b4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800b9b8:	e018      	b.n	800b9ec <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b9ba:	4b16      	ldr	r3, [pc, #88]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9c0:	4a14      	ldr	r2, [pc, #80]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9c2:	f043 0301 	orr.w	r3, r3, #1
 800b9c6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800b9ca:	e00f      	b.n	800b9ec <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b9cc:	4b11      	ldr	r3, [pc, #68]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9d2:	4a10      	ldr	r2, [pc, #64]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9d4:	f023 0301 	bic.w	r3, r3, #1
 800b9d8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b9dc:	4b0d      	ldr	r3, [pc, #52]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9e2:	4a0c      	ldr	r2, [pc, #48]	; (800ba14 <HAL_RCC_OscConfig+0x7e4>)
 800b9e4:	f023 0304 	bic.w	r3, r3, #4
 800b9e8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d058      	beq.n	800baa6 <HAL_RCC_OscConfig+0x876>
    {
      tickstart = HAL_GetTick();
 800b9f4:	f7fb f80c 	bl	8006a10 <HAL_GetTick>
 800b9f8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b9fa:	e00f      	b.n	800ba1c <HAL_RCC_OscConfig+0x7ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9fc:	f7fb f808 	bl	8006a10 <HAL_GetTick>
 800ba00:	4602      	mov	r2, r0
 800ba02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba04:	1ad3      	subs	r3, r2, r3
 800ba06:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d906      	bls.n	800ba1c <HAL_RCC_OscConfig+0x7ec>
        {
          return HAL_TIMEOUT;
 800ba0e:	2303      	movs	r3, #3
 800ba10:	e2de      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
 800ba12:	bf00      	nop
 800ba14:	46020c00 	.word	0x46020c00
 800ba18:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba1c:	4b9c      	ldr	r3, [pc, #624]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ba22:	f003 0302 	and.w	r3, r3, #2
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d0e8      	beq.n	800b9fc <HAL_RCC_OscConfig+0x7cc>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	689b      	ldr	r3, [r3, #8]
 800ba2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d01b      	beq.n	800ba6e <HAL_RCC_OscConfig+0x83e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800ba36:	4b96      	ldr	r3, [pc, #600]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ba3c:	4a94      	ldr	r2, [pc, #592]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba42:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800ba46:	e00a      	b.n	800ba5e <HAL_RCC_OscConfig+0x82e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba48:	f7fa ffe2 	bl	8006a10 <HAL_GetTick>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba50:	1ad3      	subs	r3, r2, r3
 800ba52:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba56:	4293      	cmp	r3, r2
 800ba58:	d901      	bls.n	800ba5e <HAL_RCC_OscConfig+0x82e>
          {
            return HAL_TIMEOUT;
 800ba5a:	2303      	movs	r3, #3
 800ba5c:	e2b8      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800ba5e:	4b8c      	ldr	r3, [pc, #560]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ba64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d0ed      	beq.n	800ba48 <HAL_RCC_OscConfig+0x818>
 800ba6c:	e053      	b.n	800bb16 <HAL_RCC_OscConfig+0x8e6>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800ba6e:	4b88      	ldr	r3, [pc, #544]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ba74:	4a86      	ldr	r2, [pc, #536]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba7a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ba7e:	e00a      	b.n	800ba96 <HAL_RCC_OscConfig+0x866>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba80:	f7fa ffc6 	bl	8006a10 <HAL_GetTick>
 800ba84:	4602      	mov	r2, r0
 800ba86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba88:	1ad3      	subs	r3, r2, r3
 800ba8a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d901      	bls.n	800ba96 <HAL_RCC_OscConfig+0x866>
          {
            return HAL_TIMEOUT;
 800ba92:	2303      	movs	r3, #3
 800ba94:	e29c      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ba96:	4b7e      	ldr	r3, [pc, #504]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800ba98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ba9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d1ed      	bne.n	800ba80 <HAL_RCC_OscConfig+0x850>
 800baa4:	e037      	b.n	800bb16 <HAL_RCC_OscConfig+0x8e6>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800baa6:	f7fa ffb3 	bl	8006a10 <HAL_GetTick>
 800baaa:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800baac:	e00a      	b.n	800bac4 <HAL_RCC_OscConfig+0x894>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800baae:	f7fa ffaf 	bl	8006a10 <HAL_GetTick>
 800bab2:	4602      	mov	r2, r0
 800bab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bab6:	1ad3      	subs	r3, r2, r3
 800bab8:	f241 3288 	movw	r2, #5000	; 0x1388
 800babc:	4293      	cmp	r3, r2
 800babe:	d901      	bls.n	800bac4 <HAL_RCC_OscConfig+0x894>
        {
          return HAL_TIMEOUT;
 800bac0:	2303      	movs	r3, #3
 800bac2:	e285      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bac4:	4b72      	ldr	r3, [pc, #456]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bac6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800baca:	f003 0302 	and.w	r3, r3, #2
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d1ed      	bne.n	800baae <HAL_RCC_OscConfig+0x87e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800bad2:	4b6f      	ldr	r3, [pc, #444]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bad4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800badc:	2b00      	cmp	r3, #0
 800bade:	d01a      	beq.n	800bb16 <HAL_RCC_OscConfig+0x8e6>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bae0:	4b6b      	ldr	r3, [pc, #428]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bae6:	4a6a      	ldr	r2, [pc, #424]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800baec:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800baf0:	e00a      	b.n	800bb08 <HAL_RCC_OscConfig+0x8d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800baf2:	f7fa ff8d 	bl	8006a10 <HAL_GetTick>
 800baf6:	4602      	mov	r2, r0
 800baf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bafa:	1ad3      	subs	r3, r2, r3
 800bafc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d901      	bls.n	800bb08 <HAL_RCC_OscConfig+0x8d8>
          {
            return HAL_TIMEOUT;
 800bb04:	2303      	movs	r3, #3
 800bb06:	e263      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bb08:	4b61      	ldr	r3, [pc, #388]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bb0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d1ed      	bne.n	800baf2 <HAL_RCC_OscConfig+0x8c2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bb16:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d107      	bne.n	800bb2e <HAL_RCC_OscConfig+0x8fe>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bb1e:	4b5c      	ldr	r3, [pc, #368]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bb24:	4a5a      	ldr	r2, [pc, #360]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb26:	f023 0304 	bic.w	r3, r3, #4
 800bb2a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f003 0320 	and.w	r3, r3, #32
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d036      	beq.n	800bba8 <HAL_RCC_OscConfig+0x978>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d019      	beq.n	800bb76 <HAL_RCC_OscConfig+0x946>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800bb42:	4b53      	ldr	r3, [pc, #332]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4a52      	ldr	r2, [pc, #328]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb48:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bb4c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bb4e:	f7fa ff5f 	bl	8006a10 <HAL_GetTick>
 800bb52:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bb54:	e008      	b.n	800bb68 <HAL_RCC_OscConfig+0x938>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bb56:	f7fa ff5b 	bl	8006a10 <HAL_GetTick>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb5e:	1ad3      	subs	r3, r2, r3
 800bb60:	2b02      	cmp	r3, #2
 800bb62:	d901      	bls.n	800bb68 <HAL_RCC_OscConfig+0x938>
        {
          return HAL_TIMEOUT;
 800bb64:	2303      	movs	r3, #3
 800bb66:	e233      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bb68:	4b49      	ldr	r3, [pc, #292]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d0f0      	beq.n	800bb56 <HAL_RCC_OscConfig+0x926>
 800bb74:	e018      	b.n	800bba8 <HAL_RCC_OscConfig+0x978>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800bb76:	4b46      	ldr	r3, [pc, #280]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	4a45      	ldr	r2, [pc, #276]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb80:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bb82:	f7fa ff45 	bl	8006a10 <HAL_GetTick>
 800bb86:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bb88:	e008      	b.n	800bb9c <HAL_RCC_OscConfig+0x96c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bb8a:	f7fa ff41 	bl	8006a10 <HAL_GetTick>
 800bb8e:	4602      	mov	r2, r0
 800bb90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb92:	1ad3      	subs	r3, r2, r3
 800bb94:	2b02      	cmp	r3, #2
 800bb96:	d901      	bls.n	800bb9c <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 800bb98:	2303      	movs	r3, #3
 800bb9a:	e219      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bb9c:	4b3c      	ldr	r3, [pc, #240]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d1f0      	bne.n	800bb8a <HAL_RCC_OscConfig+0x95a>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d036      	beq.n	800bc22 <HAL_RCC_OscConfig+0x9f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d019      	beq.n	800bbf0 <HAL_RCC_OscConfig+0x9c0>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 800bbbc:	4b34      	ldr	r3, [pc, #208]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	4a33      	ldr	r2, [pc, #204]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bbc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bbc6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bbc8:	f7fa ff22 	bl	8006a10 <HAL_GetTick>
 800bbcc:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800bbce:	e008      	b.n	800bbe2 <HAL_RCC_OscConfig+0x9b2>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800bbd0:	f7fa ff1e 	bl	8006a10 <HAL_GetTick>
 800bbd4:	4602      	mov	r2, r0
 800bbd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd8:	1ad3      	subs	r3, r2, r3
 800bbda:	2b02      	cmp	r3, #2
 800bbdc:	d901      	bls.n	800bbe2 <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_TIMEOUT;
 800bbde:	2303      	movs	r3, #3
 800bbe0:	e1f6      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800bbe2:	4b2b      	ldr	r3, [pc, #172]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d0f0      	beq.n	800bbd0 <HAL_RCC_OscConfig+0x9a0>
 800bbee:	e018      	b.n	800bc22 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800bbf0:	4b27      	ldr	r3, [pc, #156]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a26      	ldr	r2, [pc, #152]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bbf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bbfa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bbfc:	f7fa ff08 	bl	8006a10 <HAL_GetTick>
 800bc00:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800bc02:	e008      	b.n	800bc16 <HAL_RCC_OscConfig+0x9e6>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800bc04:	f7fa ff04 	bl	8006a10 <HAL_GetTick>
 800bc08:	4602      	mov	r2, r0
 800bc0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc0c:	1ad3      	subs	r3, r2, r3
 800bc0e:	2b02      	cmp	r3, #2
 800bc10:	d901      	bls.n	800bc16 <HAL_RCC_OscConfig+0x9e6>
        {
          return HAL_TIMEOUT;
 800bc12:	2303      	movs	r3, #3
 800bc14:	e1dc      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800bc16:	4b1e      	ldr	r3, [pc, #120]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1f0      	bne.n	800bc04 <HAL_RCC_OscConfig+0x9d4>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d07f      	beq.n	800bd2e <HAL_RCC_OscConfig+0xafe>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d062      	beq.n	800bcfc <HAL_RCC_OscConfig+0xacc>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800bc36:	4b16      	ldr	r3, [pc, #88]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	4a15      	ldr	r2, [pc, #84]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bc40:	6093      	str	r3, [r2, #8]
 800bc42:	4b13      	ldr	r3, [pc, #76]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc4e:	4910      	ldr	r1, [pc, #64]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc50:	4313      	orrs	r3, r2
 800bc52:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc58:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800bc5c:	d309      	bcc.n	800bc72 <HAL_RCC_OscConfig+0xa42>
 800bc5e:	4b0c      	ldr	r3, [pc, #48]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc60:	68db      	ldr	r3, [r3, #12]
 800bc62:	f023 021f 	bic.w	r2, r3, #31
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6a1b      	ldr	r3, [r3, #32]
 800bc6a:	4909      	ldr	r1, [pc, #36]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	60cb      	str	r3, [r1, #12]
 800bc70:	e02a      	b.n	800bcc8 <HAL_RCC_OscConfig+0xa98>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	da0c      	bge.n	800bc94 <HAL_RCC_OscConfig+0xa64>
 800bc7a:	4b05      	ldr	r3, [pc, #20]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc7c:	68db      	ldr	r3, [r3, #12]
 800bc7e:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6a1b      	ldr	r3, [r3, #32]
 800bc86:	015b      	lsls	r3, r3, #5
 800bc88:	4901      	ldr	r1, [pc, #4]	; (800bc90 <HAL_RCC_OscConfig+0xa60>)
 800bc8a:	4313      	orrs	r3, r2
 800bc8c:	60cb      	str	r3, [r1, #12]
 800bc8e:	e01b      	b.n	800bcc8 <HAL_RCC_OscConfig+0xa98>
 800bc90:	46020c00 	.word	0x46020c00
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc9c:	d30a      	bcc.n	800bcb4 <HAL_RCC_OscConfig+0xa84>
 800bc9e:	4ba5      	ldr	r3, [pc, #660]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bca0:	68db      	ldr	r3, [r3, #12]
 800bca2:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6a1b      	ldr	r3, [r3, #32]
 800bcaa:	029b      	lsls	r3, r3, #10
 800bcac:	49a1      	ldr	r1, [pc, #644]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	60cb      	str	r3, [r1, #12]
 800bcb2:	e009      	b.n	800bcc8 <HAL_RCC_OscConfig+0xa98>
 800bcb4:	4b9f      	ldr	r3, [pc, #636]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6a1b      	ldr	r3, [r3, #32]
 800bcc0:	03db      	lsls	r3, r3, #15
 800bcc2:	499c      	ldr	r1, [pc, #624]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 800bcc8:	4b9a      	ldr	r3, [pc, #616]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4a99      	ldr	r2, [pc, #612]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcce:	f043 0310 	orr.w	r3, r3, #16
 800bcd2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bcd4:	f7fa fe9c 	bl	8006a10 <HAL_GetTick>
 800bcd8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800bcda:	e008      	b.n	800bcee <HAL_RCC_OscConfig+0xabe>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800bcdc:	f7fa fe98 	bl	8006a10 <HAL_GetTick>
 800bce0:	4602      	mov	r2, r0
 800bce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce4:	1ad3      	subs	r3, r2, r3
 800bce6:	2b02      	cmp	r3, #2
 800bce8:	d901      	bls.n	800bcee <HAL_RCC_OscConfig+0xabe>
        {
          return HAL_TIMEOUT;
 800bcea:	2303      	movs	r3, #3
 800bcec:	e170      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800bcee:	4b91      	ldr	r3, [pc, #580]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f003 0320 	and.w	r3, r3, #32
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d0f0      	beq.n	800bcdc <HAL_RCC_OscConfig+0xaac>
 800bcfa:	e018      	b.n	800bd2e <HAL_RCC_OscConfig+0xafe>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 800bcfc:	4b8d      	ldr	r3, [pc, #564]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4a8c      	ldr	r2, [pc, #560]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd02:	f023 0310 	bic.w	r3, r3, #16
 800bd06:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bd08:	f7fa fe82 	bl	8006a10 <HAL_GetTick>
 800bd0c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800bd0e:	e008      	b.n	800bd22 <HAL_RCC_OscConfig+0xaf2>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800bd10:	f7fa fe7e 	bl	8006a10 <HAL_GetTick>
 800bd14:	4602      	mov	r2, r0
 800bd16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd18:	1ad3      	subs	r3, r2, r3
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	d901      	bls.n	800bd22 <HAL_RCC_OscConfig+0xaf2>
        {
          return HAL_TIMEOUT;
 800bd1e:	2303      	movs	r3, #3
 800bd20:	e156      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800bd22:	4b84      	ldr	r3, [pc, #528]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f003 0320 	and.w	r3, r3, #32
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d1f0      	bne.n	800bd10 <HAL_RCC_OscConfig+0xae0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	f000 814b 	beq.w	800bfce <HAL_RCC_OscConfig+0xd9e>
  {
    FlagStatus  pwrclkchanged = RESET;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bd3e:	4b7d      	ldr	r3, [pc, #500]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd40:	69db      	ldr	r3, [r3, #28]
 800bd42:	f003 030c 	and.w	r3, r3, #12
 800bd46:	2b0c      	cmp	r3, #12
 800bd48:	f000 80fa 	beq.w	800bf40 <HAL_RCC_OscConfig+0xd10>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	f040 80cc 	bne.w	800beee <HAL_RCC_OscConfig+0xcbe>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800bd56:	4b77      	ldr	r3, [pc, #476]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4a76      	ldr	r2, [pc, #472]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bd60:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800bd62:	f7fa fe55 	bl	8006a10 <HAL_GetTick>
 800bd66:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bd68:	e008      	b.n	800bd7c <HAL_RCC_OscConfig+0xb4c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd6a:	f7fa fe51 	bl	8006a10 <HAL_GetTick>
 800bd6e:	4602      	mov	r2, r0
 800bd70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd72:	1ad3      	subs	r3, r2, r3
 800bd74:	2b02      	cmp	r3, #2
 800bd76:	d901      	bls.n	800bd7c <HAL_RCC_OscConfig+0xb4c>
          {
            return HAL_TIMEOUT;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	e129      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bd7c:	4b6d      	ldr	r3, [pc, #436]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d1f0      	bne.n	800bd6a <HAL_RCC_OscConfig+0xb3a>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bd88:	4b6a      	ldr	r3, [pc, #424]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd8e:	f003 0304 	and.w	r3, r3, #4
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d111      	bne.n	800bdba <HAL_RCC_OscConfig+0xb8a>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800bd96:	4b67      	ldr	r3, [pc, #412]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd9c:	4a65      	ldr	r2, [pc, #404]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bd9e:	f043 0304 	orr.w	r3, r3, #4
 800bda2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800bda6:	4b63      	ldr	r3, [pc, #396]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bda8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bdac:	f003 0304 	and.w	r3, r3, #4
 800bdb0:	60fb      	str	r3, [r7, #12]
 800bdb2:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800bdba:	4b5f      	ldr	r3, [pc, #380]	; (800bf38 <HAL_RCC_OscConfig+0xd08>)
 800bdbc:	68db      	ldr	r3, [r3, #12]
 800bdbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bdc2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bdc6:	d102      	bne.n	800bdce <HAL_RCC_OscConfig+0xb9e>
        {
          pwrboosten = SET;
 800bdc8:	2301      	movs	r3, #1
 800bdca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800bdce:	4b5a      	ldr	r3, [pc, #360]	; (800bf38 <HAL_RCC_OscConfig+0xd08>)
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	4a59      	ldr	r2, [pc, #356]	; (800bf38 <HAL_RCC_OscConfig+0xd08>)
 800bdd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bdd8:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800bdda:	4b56      	ldr	r3, [pc, #344]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bde2:	f023 0303 	bic.w	r3, r3, #3
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bdee:	3a01      	subs	r2, #1
 800bdf0:	0212      	lsls	r2, r2, #8
 800bdf2:	4311      	orrs	r1, r2
 800bdf4:	687a      	ldr	r2, [r7, #4]
 800bdf6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bdf8:	430a      	orrs	r2, r1
 800bdfa:	494e      	ldr	r1, [pc, #312]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	628b      	str	r3, [r1, #40]	; 0x28
 800be00:	4b4c      	ldr	r3, [pc, #304]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be04:	4b4d      	ldr	r3, [pc, #308]	; (800bf3c <HAL_RCC_OscConfig+0xd0c>)
 800be06:	4013      	ands	r3, r2
 800be08:	687a      	ldr	r2, [r7, #4]
 800be0a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800be0c:	3a01      	subs	r2, #1
 800be0e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800be16:	3a01      	subs	r2, #1
 800be18:	0252      	lsls	r2, r2, #9
 800be1a:	b292      	uxth	r2, r2
 800be1c:	4311      	orrs	r1, r2
 800be1e:	687a      	ldr	r2, [r7, #4]
 800be20:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800be22:	3a01      	subs	r2, #1
 800be24:	0412      	lsls	r2, r2, #16
 800be26:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800be2a:	4311      	orrs	r1, r2
 800be2c:	687a      	ldr	r2, [r7, #4]
 800be2e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800be30:	3a01      	subs	r2, #1
 800be32:	0612      	lsls	r2, r2, #24
 800be34:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800be38:	430a      	orrs	r2, r1
 800be3a:	493e      	ldr	r1, [pc, #248]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be3c:	4313      	orrs	r3, r2
 800be3e:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLLFRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_DISABLE();
 800be40:	4b3c      	ldr	r3, [pc, #240]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be44:	4a3b      	ldr	r2, [pc, #236]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be46:	f023 0310 	bic.w	r3, r3, #16
 800be4a:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800be4c:	4b39      	ldr	r3, [pc, #228]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800be54:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800be58:	687a      	ldr	r2, [r7, #4]
 800be5a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800be5c:	00d2      	lsls	r2, r2, #3
 800be5e:	4935      	ldr	r1, [pc, #212]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be60:	4313      	orrs	r3, r2
 800be62:	638b      	str	r3, [r1, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_ENABLE();
 800be64:	4b33      	ldr	r3, [pc, #204]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be68:	4a32      	ldr	r2, [pc, #200]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be6a:	f043 0310 	orr.w	r3, r3, #16
 800be6e:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800be70:	4b30      	ldr	r3, [pc, #192]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be74:	f023 020c 	bic.w	r2, r3, #12
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be7c:	492d      	ldr	r1, [pc, #180]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800be7e:	4313      	orrs	r3, r2
 800be80:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 800be82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800be86:	2b01      	cmp	r3, #1
 800be88:	d105      	bne.n	800be96 <HAL_RCC_OscConfig+0xc66>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800be8a:	4b2b      	ldr	r3, [pc, #172]	; (800bf38 <HAL_RCC_OscConfig+0xd08>)
 800be8c:	68db      	ldr	r3, [r3, #12]
 800be8e:	4a2a      	ldr	r2, [pc, #168]	; (800bf38 <HAL_RCC_OscConfig+0xd08>)
 800be90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800be94:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800be96:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800be9a:	2b01      	cmp	r3, #1
 800be9c:	d107      	bne.n	800beae <HAL_RCC_OscConfig+0xc7e>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800be9e:	4b25      	ldr	r3, [pc, #148]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bea4:	4a23      	ldr	r2, [pc, #140]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bea6:	f023 0304 	bic.w	r3, r3, #4
 800beaa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800beae:	4b21      	ldr	r3, [pc, #132]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800beb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800beb2:	4a20      	ldr	r2, [pc, #128]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800beb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800beb8:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800beba:	4b1e      	ldr	r3, [pc, #120]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4a1d      	ldr	r2, [pc, #116]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bec0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bec4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800bec6:	f7fa fda3 	bl	8006a10 <HAL_GetTick>
 800beca:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800becc:	e008      	b.n	800bee0 <HAL_RCC_OscConfig+0xcb0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bece:	f7fa fd9f 	bl	8006a10 <HAL_GetTick>
 800bed2:	4602      	mov	r2, r0
 800bed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bed6:	1ad3      	subs	r3, r2, r3
 800bed8:	2b02      	cmp	r3, #2
 800beda:	d901      	bls.n	800bee0 <HAL_RCC_OscConfig+0xcb0>
          {
            return HAL_TIMEOUT;
 800bedc:	2303      	movs	r3, #3
 800bede:	e077      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800bee0:	4b14      	ldr	r3, [pc, #80]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d0f0      	beq.n	800bece <HAL_RCC_OscConfig+0xc9e>
 800beec:	e06f      	b.n	800bfce <HAL_RCC_OscConfig+0xd9e>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800beee:	4b11      	ldr	r3, [pc, #68]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	4a10      	ldr	r2, [pc, #64]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bef4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bef8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800befa:	f7fa fd89 	bl	8006a10 <HAL_GetTick>
 800befe:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bf00:	e008      	b.n	800bf14 <HAL_RCC_OscConfig+0xce4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf02:	f7fa fd85 	bl	8006a10 <HAL_GetTick>
 800bf06:	4602      	mov	r2, r0
 800bf08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf0a:	1ad3      	subs	r3, r2, r3
 800bf0c:	2b02      	cmp	r3, #2
 800bf0e:	d901      	bls.n	800bf14 <HAL_RCC_OscConfig+0xce4>
          {
            return HAL_TIMEOUT;
 800bf10:	2303      	movs	r3, #3
 800bf12:	e05d      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bf14:	4b07      	ldr	r3, [pc, #28]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d1f0      	bne.n	800bf02 <HAL_RCC_OscConfig+0xcd2>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800bf20:	4b04      	ldr	r3, [pc, #16]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bf22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf24:	4a03      	ldr	r2, [pc, #12]	; (800bf34 <HAL_RCC_OscConfig+0xd04>)
 800bf26:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800bf2a:	f023 0303 	bic.w	r3, r3, #3
 800bf2e:	6293      	str	r3, [r2, #40]	; 0x28
 800bf30:	e04d      	b.n	800bfce <HAL_RCC_OscConfig+0xd9e>
 800bf32:	bf00      	nop
 800bf34:	46020c00 	.word	0x46020c00
 800bf38:	46020800 	.word	0x46020800
 800bf3c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800bf40:	4b25      	ldr	r3, [pc, #148]	; (800bfd8 <HAL_RCC_OscConfig+0xda8>)
 800bf42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf44:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800bf46:	4b24      	ldr	r3, [pc, #144]	; (800bfd8 <HAL_RCC_OscConfig+0xda8>)
 800bf48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf4a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d03a      	beq.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800bf54:	69fb      	ldr	r3, [r7, #28]
 800bf56:	f003 0203 	and.w	r2, r3, #3
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bf5e:	429a      	cmp	r2, r3
 800bf60:	d133      	bne.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800bf62:	69fb      	ldr	r3, [r7, #28]
 800bf64:	0a1b      	lsrs	r3, r3, #8
 800bf66:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf6e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d12a      	bne.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 800bf74:	69fb      	ldr	r3, [r7, #28]
 800bf76:	0b1b      	lsrs	r3, r3, #12
 800bf78:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d122      	bne.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bf84:	69bb      	ldr	r3, [r7, #24]
 800bf86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf8e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800bf90:	429a      	cmp	r2, r3
 800bf92:	d11a      	bne.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800bf94:	69bb      	ldr	r3, [r7, #24]
 800bf96:	0a5b      	lsrs	r3, r3, #9
 800bf98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfa0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d111      	bne.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800bfa6:	69bb      	ldr	r3, [r7, #24]
 800bfa8:	0c1b      	lsrs	r3, r3, #16
 800bfaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfb2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d108      	bne.n	800bfca <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800bfb8:	69bb      	ldr	r3, [r7, #24]
 800bfba:	0e1b      	lsrs	r3, r3, #24
 800bfbc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfc4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d001      	beq.n	800bfce <HAL_RCC_OscConfig+0xd9e>
      {
        return HAL_ERROR;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e000      	b.n	800bfd0 <HAL_RCC_OscConfig+0xda0>
      }
    }
  }
  return HAL_OK;
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3738      	adds	r7, #56	; 0x38
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}
 800bfd8:	46020c00 	.word	0x46020c00

0800bfdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b086      	sub	sp, #24
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
 800bfe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d101      	bne.n	800bff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bfec:	2301      	movs	r3, #1
 800bfee:	e1d9      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bff0:	4b9b      	ldr	r3, [pc, #620]	; (800c260 <HAL_RCC_ClockConfig+0x284>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f003 030f 	and.w	r3, r3, #15
 800bff8:	683a      	ldr	r2, [r7, #0]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d910      	bls.n	800c020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bffe:	4b98      	ldr	r3, [pc, #608]	; (800c260 <HAL_RCC_ClockConfig+0x284>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f023 020f 	bic.w	r2, r3, #15
 800c006:	4996      	ldr	r1, [pc, #600]	; (800c260 <HAL_RCC_ClockConfig+0x284>)
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	4313      	orrs	r3, r2
 800c00c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c00e:	4b94      	ldr	r3, [pc, #592]	; (800c260 <HAL_RCC_ClockConfig+0x284>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f003 030f 	and.w	r3, r3, #15
 800c016:	683a      	ldr	r2, [r7, #0]
 800c018:	429a      	cmp	r2, r3
 800c01a:	d001      	beq.n	800c020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c01c:	2301      	movs	r3, #1
 800c01e:	e1c1      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f003 0310 	and.w	r3, r3, #16
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d010      	beq.n	800c04e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	695a      	ldr	r2, [r3, #20]
 800c030:	4b8c      	ldr	r3, [pc, #560]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c034:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c038:	429a      	cmp	r2, r3
 800c03a:	d908      	bls.n	800c04e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800c03c:	4b89      	ldr	r3, [pc, #548]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c03e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c040:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	695b      	ldr	r3, [r3, #20]
 800c048:	4986      	ldr	r1, [pc, #536]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c04a:	4313      	orrs	r3, r2
 800c04c:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f003 0308 	and.w	r3, r3, #8
 800c056:	2b00      	cmp	r3, #0
 800c058:	d012      	beq.n	800c080 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	691a      	ldr	r2, [r3, #16]
 800c05e:	4b81      	ldr	r3, [pc, #516]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c060:	6a1b      	ldr	r3, [r3, #32]
 800c062:	091b      	lsrs	r3, r3, #4
 800c064:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c068:	429a      	cmp	r2, r3
 800c06a:	d909      	bls.n	800c080 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800c06c:	4b7d      	ldr	r3, [pc, #500]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c06e:	6a1b      	ldr	r3, [r3, #32]
 800c070:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	691b      	ldr	r3, [r3, #16]
 800c078:	011b      	lsls	r3, r3, #4
 800c07a:	497a      	ldr	r1, [pc, #488]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c07c:	4313      	orrs	r3, r2
 800c07e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	f003 0304 	and.w	r3, r3, #4
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d010      	beq.n	800c0ae <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	68da      	ldr	r2, [r3, #12]
 800c090:	4b74      	ldr	r3, [pc, #464]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c092:	6a1b      	ldr	r3, [r3, #32]
 800c094:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c098:	429a      	cmp	r2, r3
 800c09a:	d908      	bls.n	800c0ae <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800c09c:	4b71      	ldr	r3, [pc, #452]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c09e:	6a1b      	ldr	r3, [r3, #32]
 800c0a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	496e      	ldr	r1, [pc, #440]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c0aa:	4313      	orrs	r3, r2
 800c0ac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f003 0302 	and.w	r3, r3, #2
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d010      	beq.n	800c0dc <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	689a      	ldr	r2, [r3, #8]
 800c0be:	4b69      	ldr	r3, [pc, #420]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c0c0:	6a1b      	ldr	r3, [r3, #32]
 800c0c2:	f003 030f 	and.w	r3, r3, #15
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d908      	bls.n	800c0dc <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800c0ca:	4b66      	ldr	r3, [pc, #408]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c0cc:	6a1b      	ldr	r3, [r3, #32]
 800c0ce:	f023 020f 	bic.w	r2, r3, #15
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	689b      	ldr	r3, [r3, #8]
 800c0d6:	4963      	ldr	r1, [pc, #396]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f003 0301 	and.w	r3, r3, #1
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	f000 80d2 	beq.w	800c28e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	685b      	ldr	r3, [r3, #4]
 800c0f2:	2b03      	cmp	r3, #3
 800c0f4:	d143      	bne.n	800c17e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c0f6:	4b5b      	ldr	r3, [pc, #364]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c0f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c0fc:	f003 0304 	and.w	r3, r3, #4
 800c100:	2b00      	cmp	r3, #0
 800c102:	d110      	bne.n	800c126 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800c104:	4b57      	ldr	r3, [pc, #348]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c106:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c10a:	4a56      	ldr	r2, [pc, #344]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c10c:	f043 0304 	orr.w	r3, r3, #4
 800c110:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800c114:	4b53      	ldr	r3, [pc, #332]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c116:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c11a:	f003 0304 	and.w	r3, r3, #4
 800c11e:	60bb      	str	r3, [r7, #8]
 800c120:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800c122:	2301      	movs	r3, #1
 800c124:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800c126:	f7fa fc73 	bl	8006a10 <HAL_GetTick>
 800c12a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800c12c:	4b4e      	ldr	r3, [pc, #312]	; (800c268 <HAL_RCC_ClockConfig+0x28c>)
 800c12e:	68db      	ldr	r3, [r3, #12]
 800c130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c134:	2b00      	cmp	r3, #0
 800c136:	d00f      	beq.n	800c158 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800c138:	e008      	b.n	800c14c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800c13a:	f7fa fc69 	bl	8006a10 <HAL_GetTick>
 800c13e:	4602      	mov	r2, r0
 800c140:	693b      	ldr	r3, [r7, #16]
 800c142:	1ad3      	subs	r3, r2, r3
 800c144:	2b02      	cmp	r3, #2
 800c146:	d901      	bls.n	800c14c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800c148:	2303      	movs	r3, #3
 800c14a:	e12b      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800c14c:	4b46      	ldr	r3, [pc, #280]	; (800c268 <HAL_RCC_ClockConfig+0x28c>)
 800c14e:	68db      	ldr	r3, [r3, #12]
 800c150:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c154:	2b00      	cmp	r3, #0
 800c156:	d0f0      	beq.n	800c13a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800c158:	7dfb      	ldrb	r3, [r7, #23]
 800c15a:	2b01      	cmp	r3, #1
 800c15c:	d107      	bne.n	800c16e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800c15e:	4b41      	ldr	r3, [pc, #260]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c160:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c164:	4a3f      	ldr	r2, [pc, #252]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c166:	f023 0304 	bic.w	r3, r3, #4
 800c16a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800c16e:	4b3d      	ldr	r3, [pc, #244]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c176:	2b00      	cmp	r3, #0
 800c178:	d121      	bne.n	800c1be <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800c17a:	2301      	movs	r3, #1
 800c17c:	e112      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	685b      	ldr	r3, [r3, #4]
 800c182:	2b02      	cmp	r3, #2
 800c184:	d107      	bne.n	800c196 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c186:	4b37      	ldr	r3, [pc, #220]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d115      	bne.n	800c1be <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800c192:	2301      	movs	r3, #1
 800c194:	e106      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d107      	bne.n	800c1ae <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800c19e:	4b31      	ldr	r3, [pc, #196]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f003 0304 	and.w	r3, r3, #4
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d109      	bne.n	800c1be <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	e0fa      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c1ae:	4b2d      	ldr	r3, [pc, #180]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d101      	bne.n	800c1be <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	e0f2      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800c1be:	4b29      	ldr	r3, [pc, #164]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c1c0:	69db      	ldr	r3, [r3, #28]
 800c1c2:	f023 0203 	bic.w	r2, r3, #3
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	685b      	ldr	r3, [r3, #4]
 800c1ca:	4926      	ldr	r1, [pc, #152]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800c1d0:	f7fa fc1e 	bl	8006a10 <HAL_GetTick>
 800c1d4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	685b      	ldr	r3, [r3, #4]
 800c1da:	2b03      	cmp	r3, #3
 800c1dc:	d112      	bne.n	800c204 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c1de:	e00a      	b.n	800c1f6 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c1e0:	f7fa fc16 	bl	8006a10 <HAL_GetTick>
 800c1e4:	4602      	mov	r2, r0
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	1ad3      	subs	r3, r2, r3
 800c1ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d901      	bls.n	800c1f6 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800c1f2:	2303      	movs	r3, #3
 800c1f4:	e0d6      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c1f6:	4b1b      	ldr	r3, [pc, #108]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c1f8:	69db      	ldr	r3, [r3, #28]
 800c1fa:	f003 030c 	and.w	r3, r3, #12
 800c1fe:	2b0c      	cmp	r3, #12
 800c200:	d1ee      	bne.n	800c1e0 <HAL_RCC_ClockConfig+0x204>
 800c202:	e044      	b.n	800c28e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	685b      	ldr	r3, [r3, #4]
 800c208:	2b02      	cmp	r3, #2
 800c20a:	d112      	bne.n	800c232 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800c20c:	e00a      	b.n	800c224 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c20e:	f7fa fbff 	bl	8006a10 <HAL_GetTick>
 800c212:	4602      	mov	r2, r0
 800c214:	693b      	ldr	r3, [r7, #16]
 800c216:	1ad3      	subs	r3, r2, r3
 800c218:	f241 3288 	movw	r2, #5000	; 0x1388
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d901      	bls.n	800c224 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800c220:	2303      	movs	r3, #3
 800c222:	e0bf      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800c224:	4b0f      	ldr	r3, [pc, #60]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c226:	69db      	ldr	r3, [r3, #28]
 800c228:	f003 030c 	and.w	r3, r3, #12
 800c22c:	2b08      	cmp	r3, #8
 800c22e:	d1ee      	bne.n	800c20e <HAL_RCC_ClockConfig+0x232>
 800c230:	e02d      	b.n	800c28e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d123      	bne.n	800c282 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800c23a:	e00a      	b.n	800c252 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c23c:	f7fa fbe8 	bl	8006a10 <HAL_GetTick>
 800c240:	4602      	mov	r2, r0
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	1ad3      	subs	r3, r2, r3
 800c246:	f241 3288 	movw	r2, #5000	; 0x1388
 800c24a:	4293      	cmp	r3, r2
 800c24c:	d901      	bls.n	800c252 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800c24e:	2303      	movs	r3, #3
 800c250:	e0a8      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800c252:	4b04      	ldr	r3, [pc, #16]	; (800c264 <HAL_RCC_ClockConfig+0x288>)
 800c254:	69db      	ldr	r3, [r3, #28]
 800c256:	f003 030c 	and.w	r3, r3, #12
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d1ee      	bne.n	800c23c <HAL_RCC_ClockConfig+0x260>
 800c25e:	e016      	b.n	800c28e <HAL_RCC_ClockConfig+0x2b2>
 800c260:	40022000 	.word	0x40022000
 800c264:	46020c00 	.word	0x46020c00
 800c268:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c26c:	f7fa fbd0 	bl	8006a10 <HAL_GetTick>
 800c270:	4602      	mov	r2, r0
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	1ad3      	subs	r3, r2, r3
 800c276:	f241 3288 	movw	r2, #5000	; 0x1388
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d901      	bls.n	800c282 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800c27e:	2303      	movs	r3, #3
 800c280:	e090      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800c282:	4b4a      	ldr	r3, [pc, #296]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c284:	69db      	ldr	r3, [r3, #28]
 800c286:	f003 030c 	and.w	r3, r3, #12
 800c28a:	2b04      	cmp	r3, #4
 800c28c:	d1ee      	bne.n	800c26c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	f003 0302 	and.w	r3, r3, #2
 800c296:	2b00      	cmp	r3, #0
 800c298:	d010      	beq.n	800c2bc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	689a      	ldr	r2, [r3, #8]
 800c29e:	4b43      	ldr	r3, [pc, #268]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c2a0:	6a1b      	ldr	r3, [r3, #32]
 800c2a2:	f003 030f 	and.w	r3, r3, #15
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d208      	bcs.n	800c2bc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800c2aa:	4b40      	ldr	r3, [pc, #256]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c2ac:	6a1b      	ldr	r3, [r3, #32]
 800c2ae:	f023 020f 	bic.w	r2, r3, #15
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	493d      	ldr	r1, [pc, #244]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c2b8:	4313      	orrs	r3, r2
 800c2ba:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c2bc:	4b3c      	ldr	r3, [pc, #240]	; (800c3b0 <HAL_RCC_ClockConfig+0x3d4>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	f003 030f 	and.w	r3, r3, #15
 800c2c4:	683a      	ldr	r2, [r7, #0]
 800c2c6:	429a      	cmp	r2, r3
 800c2c8:	d210      	bcs.n	800c2ec <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c2ca:	4b39      	ldr	r3, [pc, #228]	; (800c3b0 <HAL_RCC_ClockConfig+0x3d4>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f023 020f 	bic.w	r2, r3, #15
 800c2d2:	4937      	ldr	r1, [pc, #220]	; (800c3b0 <HAL_RCC_ClockConfig+0x3d4>)
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c2da:	4b35      	ldr	r3, [pc, #212]	; (800c3b0 <HAL_RCC_ClockConfig+0x3d4>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f003 030f 	and.w	r3, r3, #15
 800c2e2:	683a      	ldr	r2, [r7, #0]
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d001      	beq.n	800c2ec <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	e05b      	b.n	800c3a4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f003 0304 	and.w	r3, r3, #4
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d010      	beq.n	800c31a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	68da      	ldr	r2, [r3, #12]
 800c2fc:	4b2b      	ldr	r3, [pc, #172]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c2fe:	6a1b      	ldr	r3, [r3, #32]
 800c300:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c304:	429a      	cmp	r2, r3
 800c306:	d208      	bcs.n	800c31a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800c308:	4b28      	ldr	r3, [pc, #160]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c30a:	6a1b      	ldr	r3, [r3, #32]
 800c30c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	68db      	ldr	r3, [r3, #12]
 800c314:	4925      	ldr	r1, [pc, #148]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c316:	4313      	orrs	r3, r2
 800c318:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f003 0308 	and.w	r3, r3, #8
 800c322:	2b00      	cmp	r3, #0
 800c324:	d012      	beq.n	800c34c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	691a      	ldr	r2, [r3, #16]
 800c32a:	4b20      	ldr	r3, [pc, #128]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c32c:	6a1b      	ldr	r3, [r3, #32]
 800c32e:	091b      	lsrs	r3, r3, #4
 800c330:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c334:	429a      	cmp	r2, r3
 800c336:	d209      	bcs.n	800c34c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800c338:	4b1c      	ldr	r3, [pc, #112]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c33a:	6a1b      	ldr	r3, [r3, #32]
 800c33c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	691b      	ldr	r3, [r3, #16]
 800c344:	011b      	lsls	r3, r3, #4
 800c346:	4919      	ldr	r1, [pc, #100]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c348:	4313      	orrs	r3, r2
 800c34a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f003 0310 	and.w	r3, r3, #16
 800c354:	2b00      	cmp	r3, #0
 800c356:	d010      	beq.n	800c37a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	695a      	ldr	r2, [r3, #20]
 800c35c:	4b13      	ldr	r3, [pc, #76]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c35e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c360:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c364:	429a      	cmp	r2, r3
 800c366:	d208      	bcs.n	800c37a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800c368:	4b10      	ldr	r3, [pc, #64]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c36a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c36c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	695b      	ldr	r3, [r3, #20]
 800c374:	490d      	ldr	r1, [pc, #52]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c376:	4313      	orrs	r3, r2
 800c378:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800c37a:	f000 f821 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800c37e:	4602      	mov	r2, r0
 800c380:	4b0a      	ldr	r3, [pc, #40]	; (800c3ac <HAL_RCC_ClockConfig+0x3d0>)
 800c382:	6a1b      	ldr	r3, [r3, #32]
 800c384:	f003 030f 	and.w	r3, r3, #15
 800c388:	490a      	ldr	r1, [pc, #40]	; (800c3b4 <HAL_RCC_ClockConfig+0x3d8>)
 800c38a:	5ccb      	ldrb	r3, [r1, r3]
 800c38c:	fa22 f303 	lsr.w	r3, r2, r3
 800c390:	4a09      	ldr	r2, [pc, #36]	; (800c3b8 <HAL_RCC_ClockConfig+0x3dc>)
 800c392:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800c394:	4b09      	ldr	r3, [pc, #36]	; (800c3bc <HAL_RCC_ClockConfig+0x3e0>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4618      	mov	r0, r3
 800c39a:	f7fa f82f 	bl	80063fc <HAL_InitTick>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	73fb      	strb	r3, [r7, #15]

  return status;
 800c3a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	3718      	adds	r7, #24
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	bd80      	pop	{r7, pc}
 800c3ac:	46020c00 	.word	0x46020c00
 800c3b0:	40022000 	.word	0x40022000
 800c3b4:	080150e4 	.word	0x080150e4
 800c3b8:	20000004 	.word	0x20000004
 800c3bc:	20000008 	.word	0x20000008

0800c3c0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b08b      	sub	sp, #44	; 0x2c
 800c3c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c3ce:	4b7b      	ldr	r3, [pc, #492]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c3d0:	69db      	ldr	r3, [r3, #28]
 800c3d2:	f003 030c 	and.w	r3, r3, #12
 800c3d6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c3d8:	4b78      	ldr	r3, [pc, #480]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c3da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3dc:	f003 0303 	and.w	r3, r3, #3
 800c3e0:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800c3e2:	69bb      	ldr	r3, [r7, #24]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d005      	beq.n	800c3f4 <HAL_RCC_GetSysClockFreq+0x34>
 800c3e8:	69bb      	ldr	r3, [r7, #24]
 800c3ea:	2b0c      	cmp	r3, #12
 800c3ec:	d121      	bne.n	800c432 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c3ee:	697b      	ldr	r3, [r7, #20]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d11e      	bne.n	800c432 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 800c3f4:	4b71      	ldr	r3, [pc, #452]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c3f6:	689b      	ldr	r3, [r3, #8]
 800c3f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d107      	bne.n	800c410 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800c400:	4b6e      	ldr	r3, [pc, #440]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c402:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c406:	0b1b      	lsrs	r3, r3, #12
 800c408:	f003 030f 	and.w	r3, r3, #15
 800c40c:	627b      	str	r3, [r7, #36]	; 0x24
 800c40e:	e005      	b.n	800c41c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800c410:	4b6a      	ldr	r3, [pc, #424]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c412:	689b      	ldr	r3, [r3, #8]
 800c414:	0f1b      	lsrs	r3, r3, #28
 800c416:	f003 030f 	and.w	r3, r3, #15
 800c41a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c41c:	4a68      	ldr	r2, [pc, #416]	; (800c5c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800c41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c424:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c426:	69bb      	ldr	r3, [r7, #24]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d110      	bne.n	800c44e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c42e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c430:	e00d      	b.n	800c44e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c432:	4b62      	ldr	r3, [pc, #392]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c434:	69db      	ldr	r3, [r3, #28]
 800c436:	f003 030c 	and.w	r3, r3, #12
 800c43a:	2b04      	cmp	r3, #4
 800c43c:	d102      	bne.n	800c444 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c43e:	4b61      	ldr	r3, [pc, #388]	; (800c5c4 <HAL_RCC_GetSysClockFreq+0x204>)
 800c440:	623b      	str	r3, [r7, #32]
 800c442:	e004      	b.n	800c44e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c444:	69bb      	ldr	r3, [r7, #24]
 800c446:	2b08      	cmp	r3, #8
 800c448:	d101      	bne.n	800c44e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c44a:	4b5e      	ldr	r3, [pc, #376]	; (800c5c4 <HAL_RCC_GetSysClockFreq+0x204>)
 800c44c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	2b0c      	cmp	r3, #12
 800c452:	f040 80ac 	bne.w	800c5ae <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800c456:	4b59      	ldr	r3, [pc, #356]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c45a:	f003 0303 	and.w	r3, r3, #3
 800c45e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800c460:	4b56      	ldr	r3, [pc, #344]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c464:	0a1b      	lsrs	r3, r3, #8
 800c466:	f003 030f 	and.w	r3, r3, #15
 800c46a:	3301      	adds	r3, #1
 800c46c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800c46e:	4b53      	ldr	r3, [pc, #332]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c472:	091b      	lsrs	r3, r3, #4
 800c474:	f003 0301 	and.w	r3, r3, #1
 800c478:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800c47a:	4b50      	ldr	r3, [pc, #320]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c47c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c47e:	08db      	lsrs	r3, r3, #3
 800c480:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c484:	68ba      	ldr	r2, [r7, #8]
 800c486:	fb02 f303 	mul.w	r3, r2, r3
 800c48a:	ee07 3a90 	vmov	s15, r3
 800c48e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c492:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	f000 8086 	beq.w	800c5aa <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	2b02      	cmp	r3, #2
 800c4a2:	d003      	beq.n	800c4ac <HAL_RCC_GetSysClockFreq+0xec>
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	2b03      	cmp	r3, #3
 800c4a8:	d022      	beq.n	800c4f0 <HAL_RCC_GetSysClockFreq+0x130>
 800c4aa:	e043      	b.n	800c534 <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	ee07 3a90 	vmov	s15, r3
 800c4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4b6:	eddf 6a44 	vldr	s13, [pc, #272]	; 800c5c8 <HAL_RCC_GetSysClockFreq+0x208>
 800c4ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4be:	4b3f      	ldr	r3, [pc, #252]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c4c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4c6:	ee07 3a90 	vmov	s15, r3
 800c4ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c4ce:	ed97 6a01 	vldr	s12, [r7, #4]
 800c4d2:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c5cc <HAL_RCC_GetSysClockFreq+0x20c>
 800c4d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c4da:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c4de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4ea:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800c4ee:	e046      	b.n	800c57e <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	ee07 3a90 	vmov	s15, r3
 800c4f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4fa:	eddf 6a33 	vldr	s13, [pc, #204]	; 800c5c8 <HAL_RCC_GetSysClockFreq+0x208>
 800c4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c502:	4b2e      	ldr	r3, [pc, #184]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c50a:	ee07 3a90 	vmov	s15, r3
 800c50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c512:	ed97 6a01 	vldr	s12, [r7, #4]
 800c516:	eddf 5a2d 	vldr	s11, [pc, #180]	; 800c5cc <HAL_RCC_GetSysClockFreq+0x20c>
 800c51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c522:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c526:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c52e:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800c532:	e024      	b.n	800c57e <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c536:	ee07 3a90 	vmov	s15, r3
 800c53a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	ee07 3a90 	vmov	s15, r3
 800c544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c548:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c54c:	4b1b      	ldr	r3, [pc, #108]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c54e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c554:	ee07 3a90 	vmov	s15, r3
 800c558:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c55c:	ed97 6a01 	vldr	s12, [r7, #4]
 800c560:	eddf 5a1a 	vldr	s11, [pc, #104]	; 800c5cc <HAL_RCC_GetSysClockFreq+0x20c>
 800c564:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c568:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c56c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c570:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c574:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c578:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800c57c:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800c57e:	4b0f      	ldr	r3, [pc, #60]	; (800c5bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c582:	0e1b      	lsrs	r3, r3, #24
 800c584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c588:	3301      	adds	r3, #1
 800c58a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	ee07 3a90 	vmov	s15, r3
 800c592:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c596:	edd7 6a07 	vldr	s13, [r7, #28]
 800c59a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c59e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5a2:	ee17 3a90 	vmov	r3, s15
 800c5a6:	623b      	str	r3, [r7, #32]
 800c5a8:	e001      	b.n	800c5ae <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 800c5ae:	6a3b      	ldr	r3, [r7, #32]
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	372c      	adds	r7, #44	; 0x2c
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr
 800c5bc:	46020c00 	.word	0x46020c00
 800c5c0:	080150fc 	.word	0x080150fc
 800c5c4:	00f42400 	.word	0x00f42400
 800c5c8:	4b742400 	.word	0x4b742400
 800c5cc:	46000000 	.word	0x46000000

0800c5d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800c5d4:	f7ff fef4 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800c5d8:	4602      	mov	r2, r0
 800c5da:	4b07      	ldr	r3, [pc, #28]	; (800c5f8 <HAL_RCC_GetHCLKFreq+0x28>)
 800c5dc:	6a1b      	ldr	r3, [r3, #32]
 800c5de:	f003 030f 	and.w	r3, r3, #15
 800c5e2:	4906      	ldr	r1, [pc, #24]	; (800c5fc <HAL_RCC_GetHCLKFreq+0x2c>)
 800c5e4:	5ccb      	ldrb	r3, [r1, r3]
 800c5e6:	fa22 f303 	lsr.w	r3, r2, r3
 800c5ea:	4a05      	ldr	r2, [pc, #20]	; (800c600 <HAL_RCC_GetHCLKFreq+0x30>)
 800c5ec:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800c5ee:	4b04      	ldr	r3, [pc, #16]	; (800c600 <HAL_RCC_GetHCLKFreq+0x30>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	46020c00 	.word	0x46020c00
 800c5fc:	080150e4 	.word	0x080150e4
 800c600:	20000004 	.word	0x20000004

0800c604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800c608:	f7ff ffe2 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
 800c60c:	4602      	mov	r2, r0
 800c60e:	4b05      	ldr	r3, [pc, #20]	; (800c624 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c610:	6a1b      	ldr	r3, [r3, #32]
 800c612:	091b      	lsrs	r3, r3, #4
 800c614:	f003 0307 	and.w	r3, r3, #7
 800c618:	4903      	ldr	r1, [pc, #12]	; (800c628 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c61a:	5ccb      	ldrb	r3, [r1, r3]
 800c61c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c620:	4618      	mov	r0, r3
 800c622:	bd80      	pop	{r7, pc}
 800c624:	46020c00 	.word	0x46020c00
 800c628:	080150f4 	.word	0x080150f4

0800c62c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 800c630:	f7ff ffce 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
 800c634:	4602      	mov	r2, r0
 800c636:	4b05      	ldr	r3, [pc, #20]	; (800c64c <HAL_RCC_GetPCLK2Freq+0x20>)
 800c638:	6a1b      	ldr	r3, [r3, #32]
 800c63a:	0a1b      	lsrs	r3, r3, #8
 800c63c:	f003 0307 	and.w	r3, r3, #7
 800c640:	4903      	ldr	r1, [pc, #12]	; (800c650 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c642:	5ccb      	ldrb	r3, [r1, r3]
 800c644:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c648:	4618      	mov	r0, r3
 800c64a:	bd80      	pop	{r7, pc}
 800c64c:	46020c00 	.word	0x46020c00
 800c650:	080150f4 	.word	0x080150f4

0800c654 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 800c658:	f7ff ffba 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
 800c65c:	4602      	mov	r2, r0
 800c65e:	4b05      	ldr	r3, [pc, #20]	; (800c674 <HAL_RCC_GetPCLK3Freq+0x20>)
 800c660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c662:	091b      	lsrs	r3, r3, #4
 800c664:	f003 0307 	and.w	r3, r3, #7
 800c668:	4903      	ldr	r1, [pc, #12]	; (800c678 <HAL_RCC_GetPCLK3Freq+0x24>)
 800c66a:	5ccb      	ldrb	r3, [r1, r3]
 800c66c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c670:	4618      	mov	r0, r3
 800c672:	bd80      	pop	{r7, pc}
 800c674:	46020c00 	.word	0x46020c00
 800c678:	080150f4 	.word	0x080150f4

0800c67c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c67c:	b480      	push	{r7}
 800c67e:	b083      	sub	sp, #12
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	221f      	movs	r2, #31
 800c68a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 800c68c:	4b15      	ldr	r3, [pc, #84]	; (800c6e4 <HAL_RCC_GetClockConfig+0x68>)
 800c68e:	69db      	ldr	r3, [r3, #28]
 800c690:	f003 0203 	and.w	r2, r3, #3
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 800c698:	4b12      	ldr	r3, [pc, #72]	; (800c6e4 <HAL_RCC_GetClockConfig+0x68>)
 800c69a:	6a1b      	ldr	r3, [r3, #32]
 800c69c:	f003 020f 	and.w	r2, r3, #15
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 800c6a4:	4b0f      	ldr	r3, [pc, #60]	; (800c6e4 <HAL_RCC_GetClockConfig+0x68>)
 800c6a6:	6a1b      	ldr	r3, [r3, #32]
 800c6a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 800c6b0:	4b0c      	ldr	r3, [pc, #48]	; (800c6e4 <HAL_RCC_GetClockConfig+0x68>)
 800c6b2:	6a1b      	ldr	r3, [r3, #32]
 800c6b4:	091b      	lsrs	r3, r3, #4
 800c6b6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 800c6be:	4b09      	ldr	r3, [pc, #36]	; (800c6e4 <HAL_RCC_GetClockConfig+0x68>)
 800c6c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6c2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c6ca:	4b07      	ldr	r3, [pc, #28]	; (800c6e8 <HAL_RCC_GetClockConfig+0x6c>)
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f003 020f 	and.w	r2, r3, #15
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	601a      	str	r2, [r3, #0]
}
 800c6d6:	bf00      	nop
 800c6d8:	370c      	adds	r7, #12
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e0:	4770      	bx	lr
 800c6e2:	bf00      	nop
 800c6e4:	46020c00 	.word	0x46020c00
 800c6e8:	40022000 	.word	0x40022000

0800c6ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b086      	sub	sp, #24
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c6f4:	4b3e      	ldr	r3, [pc, #248]	; (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c6f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c6fa:	f003 0304 	and.w	r3, r3, #4
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d003      	beq.n	800c70a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c702:	f7fe fd17 	bl	800b134 <HAL_PWREx_GetVoltageRange>
 800c706:	6178      	str	r0, [r7, #20]
 800c708:	e019      	b.n	800c73e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c70a:	4b39      	ldr	r3, [pc, #228]	; (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c70c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c710:	4a37      	ldr	r2, [pc, #220]	; (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c712:	f043 0304 	orr.w	r3, r3, #4
 800c716:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800c71a:	4b35      	ldr	r3, [pc, #212]	; (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c71c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c720:	f003 0304 	and.w	r3, r3, #4
 800c724:	60fb      	str	r3, [r7, #12]
 800c726:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c728:	f7fe fd04 	bl	800b134 <HAL_PWREx_GetVoltageRange>
 800c72c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c72e:	4b30      	ldr	r3, [pc, #192]	; (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c730:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c734:	4a2e      	ldr	r2, [pc, #184]	; (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c736:	f023 0304 	bic.w	r3, r3, #4
 800c73a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c744:	d003      	beq.n	800c74e <RCC_SetFlashLatencyFromMSIRange+0x62>
 800c746:	697b      	ldr	r3, [r7, #20]
 800c748:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c74c:	d109      	bne.n	800c762 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c754:	d202      	bcs.n	800c75c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800c756:	2301      	movs	r3, #1
 800c758:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800c75a:	e033      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800c75c:	2300      	movs	r3, #0
 800c75e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800c760:	e030      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c768:	d208      	bcs.n	800c77c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800c76a:	697b      	ldr	r3, [r7, #20]
 800c76c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c770:	d102      	bne.n	800c778 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800c772:	2303      	movs	r3, #3
 800c774:	613b      	str	r3, [r7, #16]
 800c776:	e025      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800c778:	2301      	movs	r3, #1
 800c77a:	e035      	b.n	800c7e8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c782:	d90f      	bls.n	800c7a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d109      	bne.n	800c79e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c790:	d902      	bls.n	800c798 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800c792:	2300      	movs	r3, #0
 800c794:	613b      	str	r3, [r7, #16]
 800c796:	e015      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800c798:	2301      	movs	r3, #1
 800c79a:	613b      	str	r3, [r7, #16]
 800c79c:	e012      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800c79e:	2300      	movs	r3, #0
 800c7a0:	613b      	str	r3, [r7, #16]
 800c7a2:	e00f      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c7aa:	d109      	bne.n	800c7c0 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7b2:	d102      	bne.n	800c7ba <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	613b      	str	r3, [r7, #16]
 800c7b8:	e004      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800c7ba:	2302      	movs	r3, #2
 800c7bc:	613b      	str	r3, [r7, #16]
 800c7be:	e001      	b.n	800c7c4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c7c4:	4b0b      	ldr	r3, [pc, #44]	; (800c7f4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f023 020f 	bic.w	r2, r3, #15
 800c7cc:	4909      	ldr	r1, [pc, #36]	; (800c7f4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	4313      	orrs	r3, r2
 800c7d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800c7d4:	4b07      	ldr	r3, [pc, #28]	; (800c7f4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f003 030f 	and.w	r3, r3, #15
 800c7dc:	693a      	ldr	r2, [r7, #16]
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d001      	beq.n	800c7e6 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	e000      	b.n	800c7e8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800c7e6:	2300      	movs	r3, #0
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3718      	adds	r7, #24
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}
 800c7f0:	46020c00 	.word	0x46020c00
 800c7f4:	40022000 	.word	0x40022000

0800c7f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800c7f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c7fc:	b0ba      	sub	sp, #232	; 0xe8
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c804:	2300      	movs	r3, #0
 800c806:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c80a:	2300      	movs	r3, #0
 800c80c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c810:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c818:	f002 0401 	and.w	r4, r2, #1
 800c81c:	2500      	movs	r5, #0
 800c81e:	ea54 0305 	orrs.w	r3, r4, r5
 800c822:	d00b      	beq.n	800c83c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800c824:	4bcb      	ldr	r3, [pc, #812]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c82a:	f023 0103 	bic.w	r1, r3, #3
 800c82e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c834:	4ac7      	ldr	r2, [pc, #796]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c836:	430b      	orrs	r3, r1
 800c838:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c83c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c844:	f002 0802 	and.w	r8, r2, #2
 800c848:	f04f 0900 	mov.w	r9, #0
 800c84c:	ea58 0309 	orrs.w	r3, r8, r9
 800c850:	d00b      	beq.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800c852:	4bc0      	ldr	r3, [pc, #768]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c858:	f023 010c 	bic.w	r1, r3, #12
 800c85c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c862:	4abc      	ldr	r2, [pc, #752]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c864:	430b      	orrs	r3, r1
 800c866:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c86a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c872:	f002 0a04 	and.w	sl, r2, #4
 800c876:	f04f 0b00 	mov.w	fp, #0
 800c87a:	ea5a 030b 	orrs.w	r3, sl, fp
 800c87e:	d00b      	beq.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800c880:	4bb4      	ldr	r3, [pc, #720]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c886:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800c88a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c88e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c890:	4ab0      	ldr	r2, [pc, #704]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c892:	430b      	orrs	r3, r1
 800c894:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c898:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a0:	f002 0308 	and.w	r3, r2, #8
 800c8a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c8ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800c8b2:	460b      	mov	r3, r1
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	d00b      	beq.n	800c8d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800c8b8:	4ba6      	ldr	r3, [pc, #664]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c8ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c8be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c8c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c8c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8c8:	4aa2      	ldr	r2, [pc, #648]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c8ca:	430b      	orrs	r3, r1
 800c8cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c8d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d8:	f002 0310 	and.w	r3, r2, #16
 800c8dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c8e6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	d00b      	beq.n	800c908 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800c8f0:	4b98      	ldr	r3, [pc, #608]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c8f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c8f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c8fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c8fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c900:	4a94      	ldr	r2, [pc, #592]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c902:	430b      	orrs	r3, r1
 800c904:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c908:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c910:	f002 0320 	and.w	r3, r2, #32
 800c914:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c918:	2300      	movs	r3, #0
 800c91a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c91e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800c922:	460b      	mov	r3, r1
 800c924:	4313      	orrs	r3, r2
 800c926:	d00b      	beq.n	800c940 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800c928:	4b8a      	ldr	r3, [pc, #552]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c92a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c92e:	f023 0107 	bic.w	r1, r3, #7
 800c932:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c936:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c938:	4a86      	ldr	r2, [pc, #536]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c93a:	430b      	orrs	r3, r1
 800c93c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c940:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c948:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c94c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c950:	2300      	movs	r3, #0
 800c952:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c956:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800c95a:	460b      	mov	r3, r1
 800c95c:	4313      	orrs	r3, r2
 800c95e:	d00b      	beq.n	800c978 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800c960:	4b7c      	ldr	r3, [pc, #496]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c966:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800c96a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c96e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c970:	4a78      	ldr	r2, [pc, #480]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c972:	430b      	orrs	r3, r1
 800c974:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c978:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800c984:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c988:	2300      	movs	r3, #0
 800c98a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c98e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c992:	460b      	mov	r3, r1
 800c994:	4313      	orrs	r3, r2
 800c996:	d00b      	beq.n	800c9b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800c998:	4b6e      	ldr	r3, [pc, #440]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c99a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c99e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c9a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9a8:	4a6a      	ldr	r2, [pc, #424]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9aa:	430b      	orrs	r3, r1
 800c9ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c9b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b8:	f402 7380 	and.w	r3, r2, #256	; 0x100
 800c9bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c9c6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	d00b      	beq.n	800c9e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800c9d0:	4b60      	ldr	r3, [pc, #384]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c9d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c9da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c9e0:	4a5c      	ldr	r2, [pc, #368]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9e2:	430b      	orrs	r3, r1
 800c9e4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c9e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800c9f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c9fe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800ca02:	460b      	mov	r3, r1
 800ca04:	4313      	orrs	r3, r2
 800ca06:	d00b      	beq.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800ca08:	4b52      	ldr	r3, [pc, #328]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca0e:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 800ca12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ca18:	4a4e      	ldr	r2, [pc, #312]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca1a:	430b      	orrs	r3, r1
 800ca1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ca20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca28:	f402 7300 	and.w	r3, r2, #512	; 0x200
 800ca2c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ca30:	2300      	movs	r3, #0
 800ca32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ca36:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800ca3a:	460b      	mov	r3, r1
 800ca3c:	4313      	orrs	r3, r2
 800ca3e:	d00b      	beq.n	800ca58 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800ca40:	4b44      	ldr	r3, [pc, #272]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ca46:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800ca4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca50:	4a40      	ldr	r2, [pc, #256]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca52:	430b      	orrs	r3, r1
 800ca54:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ca58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca60:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800ca64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ca68:	2300      	movs	r3, #0
 800ca6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ca6e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800ca72:	460b      	mov	r3, r1
 800ca74:	4313      	orrs	r3, r2
 800ca76:	d00b      	beq.n	800ca90 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800ca78:	4b36      	ldr	r3, [pc, #216]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca7e:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 800ca82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ca88:	4a32      	ldr	r2, [pc, #200]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca8a:	430b      	orrs	r3, r1
 800ca8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800ca90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca98:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800ca9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800caa0:	2300      	movs	r3, #0
 800caa2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800caa6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800caaa:	460b      	mov	r3, r1
 800caac:	4313      	orrs	r3, r2
 800caae:	d00c      	beq.n	800caca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800cab0:	4b28      	ldr	r3, [pc, #160]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cab2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cab6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800caba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cabe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cac2:	4a24      	ldr	r2, [pc, #144]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cac4:	430b      	orrs	r3, r1
 800cac6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800caca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad2:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800cad6:	67bb      	str	r3, [r7, #120]	; 0x78
 800cad8:	2300      	movs	r3, #0
 800cada:	67fb      	str	r3, [r7, #124]	; 0x7c
 800cadc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800cae0:	460b      	mov	r3, r1
 800cae2:	4313      	orrs	r3, r2
 800cae4:	d04f      	beq.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800cae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800caea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800caee:	2b80      	cmp	r3, #128	; 0x80
 800caf0:	d02d      	beq.n	800cb4e <HAL_RCCEx_PeriphCLKConfig+0x356>
 800caf2:	2b80      	cmp	r3, #128	; 0x80
 800caf4:	d827      	bhi.n	800cb46 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800caf6:	2b60      	cmp	r3, #96	; 0x60
 800caf8:	d02e      	beq.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800cafa:	2b60      	cmp	r3, #96	; 0x60
 800cafc:	d823      	bhi.n	800cb46 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800cafe:	2b40      	cmp	r3, #64	; 0x40
 800cb00:	d006      	beq.n	800cb10 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800cb02:	2b40      	cmp	r3, #64	; 0x40
 800cb04:	d81f      	bhi.n	800cb46 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d009      	beq.n	800cb1e <HAL_RCCEx_PeriphCLKConfig+0x326>
 800cb0a:	2b20      	cmp	r3, #32
 800cb0c:	d011      	beq.n	800cb32 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800cb0e:	e01a      	b.n	800cb46 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cb10:	4b10      	ldr	r3, [pc, #64]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb14:	4a0f      	ldr	r2, [pc, #60]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cb1a:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cb1c:	e01d      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cb1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb22:	3308      	adds	r3, #8
 800cb24:	4618      	mov	r0, r3
 800cb26:	f002 f981 	bl	800ee2c <RCCEx_PLL2_Config>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cb30:	e013      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cb32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb36:	332c      	adds	r3, #44	; 0x2c
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f002 fa0f 	bl	800ef5c <RCCEx_PLL3_Config>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cb44:	e009      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb46:	2301      	movs	r3, #1
 800cb48:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cb4c:	e005      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800cb4e:	bf00      	nop
 800cb50:	e003      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x362>
 800cb52:	bf00      	nop
 800cb54:	46020c00 	.word	0x46020c00
        break;
 800cb58:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb5a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d10d      	bne.n	800cb7e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800cb62:	4bb6      	ldr	r3, [pc, #728]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cb64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cb68:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 800cb6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb74:	4ab1      	ldr	r2, [pc, #708]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cb76:	430b      	orrs	r3, r1
 800cb78:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800cb7c:	e003      	b.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb7e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cb82:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800cb86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8e:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800cb92:	673b      	str	r3, [r7, #112]	; 0x70
 800cb94:	2300      	movs	r3, #0
 800cb96:	677b      	str	r3, [r7, #116]	; 0x74
 800cb98:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4313      	orrs	r3, r2
 800cba0:	d053      	beq.n	800cc4a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800cba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cba6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cbaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbae:	d033      	beq.n	800cc18 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800cbb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbb4:	d82c      	bhi.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800cbb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cbba:	d02f      	beq.n	800cc1c <HAL_RCCEx_PeriphCLKConfig+0x424>
 800cbbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cbc0:	d826      	bhi.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800cbc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbc6:	d008      	beq.n	800cbda <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 800cbc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbcc:	d820      	bhi.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d00a      	beq.n	800cbe8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800cbd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cbd6:	d011      	beq.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x404>
 800cbd8:	e01a      	b.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cbda:	4b98      	ldr	r3, [pc, #608]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cbdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbde:	4a97      	ldr	r2, [pc, #604]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cbe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cbe4:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800cbe6:	e01a      	b.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cbe8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cbec:	3308      	adds	r3, #8
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f002 f91c 	bl	800ee2c <RCCEx_PLL2_Config>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800cbfa:	e010      	b.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cbfc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc00:	332c      	adds	r3, #44	; 0x2c
 800cc02:	4618      	mov	r0, r3
 800cc04:	f002 f9aa 	bl	800ef5c <RCCEx_PLL3_Config>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800cc0e:	e006      	b.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc10:	2301      	movs	r3, #1
 800cc12:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cc16:	e002      	b.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 800cc18:	bf00      	nop
 800cc1a:	e000      	b.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 800cc1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc1e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d10d      	bne.n	800cc42 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800cc26:	4b85      	ldr	r3, [pc, #532]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cc28:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cc2c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 800cc30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc38:	4a80      	ldr	r2, [pc, #512]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cc3a:	430b      	orrs	r3, r1
 800cc3c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800cc40:	e003      	b.n	800cc4a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc42:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cc46:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800cc4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc52:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800cc56:	66bb      	str	r3, [r7, #104]	; 0x68
 800cc58:	2300      	movs	r3, #0
 800cc5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cc5c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800cc60:	460b      	mov	r3, r1
 800cc62:	4313      	orrs	r3, r2
 800cc64:	d046      	beq.n	800ccf4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800cc66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800cc6e:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800cc72:	d028      	beq.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cc74:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800cc78:	d821      	bhi.n	800ccbe <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cc7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cc7e:	d022      	beq.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cc80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cc84:	d81b      	bhi.n	800ccbe <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cc86:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cc8a:	d01c      	beq.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cc8c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cc90:	d815      	bhi.n	800ccbe <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cc92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc96:	d008      	beq.n	800ccaa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800cc98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc9c:	d80f      	bhi.n	800ccbe <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d011      	beq.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cca6:	d00e      	beq.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cca8:	e009      	b.n	800ccbe <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ccaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ccae:	3308      	adds	r3, #8
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	f002 f8bb 	bl	800ee2c <RCCEx_PLL2_Config>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800ccbc:	e004      	b.n	800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800ccc4:	e000      	b.n	800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 800ccc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccc8:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d10d      	bne.n	800ccec <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800ccd0:	4b5a      	ldr	r3, [pc, #360]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ccd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ccd6:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800ccda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ccde:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800cce2:	4a56      	ldr	r2, [pc, #344]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cce4:	430b      	orrs	r3, r1
 800cce6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800ccea:	e003      	b.n	800ccf4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccec:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800ccf0:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800ccf4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ccf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccfc:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800cd00:	663b      	str	r3, [r7, #96]	; 0x60
 800cd02:	2300      	movs	r3, #0
 800cd04:	667b      	str	r3, [r7, #100]	; 0x64
 800cd06:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	4313      	orrs	r3, r2
 800cd0e:	d03f      	beq.n	800cd90 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800cd10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd18:	2b04      	cmp	r3, #4
 800cd1a:	d81e      	bhi.n	800cd5a <HAL_RCCEx_PeriphCLKConfig+0x562>
 800cd1c:	a201      	add	r2, pc, #4	; (adr r2, 800cd24 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 800cd1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd22:	bf00      	nop
 800cd24:	0800cd63 	.word	0x0800cd63
 800cd28:	0800cd39 	.word	0x0800cd39
 800cd2c:	0800cd47 	.word	0x0800cd47
 800cd30:	0800cd63 	.word	0x0800cd63
 800cd34:	0800cd63 	.word	0x0800cd63
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cd38:	4b40      	ldr	r3, [pc, #256]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd3c:	4a3f      	ldr	r2, [pc, #252]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd42:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800cd44:	e00e      	b.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cd46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd4a:	332c      	adds	r3, #44	; 0x2c
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	f002 f905 	bl	800ef5c <RCCEx_PLL3_Config>
 800cd52:	4603      	mov	r3, r0
 800cd54:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cd58:	e004      	b.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800cd5a:	2301      	movs	r3, #1
 800cd5c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cd60:	e000      	b.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 800cd62:	bf00      	nop
    }
    if (ret == HAL_OK)
 800cd64:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d10d      	bne.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800cd6c:	4b33      	ldr	r3, [pc, #204]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cd72:	f023 0107 	bic.w	r1, r3, #7
 800cd76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd7e:	4a2f      	ldr	r2, [pc, #188]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd80:	430b      	orrs	r3, r1
 800cd82:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800cd86:	e003      	b.n	800cd90 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd88:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cd8c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800cd90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800cd9c:	65bb      	str	r3, [r7, #88]	; 0x58
 800cd9e:	2300      	movs	r3, #0
 800cda0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cda2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800cda6:	460b      	mov	r3, r1
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	d04d      	beq.n	800ce48 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800cdac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cdb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cdb4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cdb8:	d028      	beq.n	800ce0c <HAL_RCCEx_PeriphCLKConfig+0x614>
 800cdba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cdbe:	d821      	bhi.n	800ce04 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800cdc0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cdc4:	d024      	beq.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800cdc6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cdca:	d81b      	bhi.n	800ce04 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800cdcc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cdd0:	d00e      	beq.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800cdd2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cdd6:	d815      	bhi.n	800ce04 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d01b      	beq.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800cddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cde0:	d110      	bne.n	800ce04 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cde2:	4b16      	ldr	r3, [pc, #88]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cde4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cde6:	4a15      	ldr	r2, [pc, #84]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cde8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cdec:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800cdee:	e012      	b.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cdf0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cdf4:	332c      	adds	r3, #44	; 0x2c
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f002 f8b0 	bl	800ef5c <RCCEx_PLL3_Config>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800ce02:	e008      	b.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800ce04:	2301      	movs	r3, #1
 800ce06:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800ce0a:	e004      	b.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800ce0c:	bf00      	nop
 800ce0e:	e002      	b.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800ce10:	bf00      	nop
 800ce12:	e000      	b.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800ce14:	bf00      	nop
    }
    if (ret == HAL_OK)
 800ce16:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d110      	bne.n	800ce40 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800ce1e:	4b07      	ldr	r3, [pc, #28]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ce20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ce24:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800ce28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce30:	4a02      	ldr	r2, [pc, #8]	; (800ce3c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ce32:	430b      	orrs	r3, r1
 800ce34:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800ce38:	e006      	b.n	800ce48 <HAL_RCCEx_PeriphCLKConfig+0x650>
 800ce3a:	bf00      	nop
 800ce3c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce40:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800ce44:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ce48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce50:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800ce54:	653b      	str	r3, [r7, #80]	; 0x50
 800ce56:	2300      	movs	r3, #0
 800ce58:	657b      	str	r3, [r7, #84]	; 0x54
 800ce5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800ce5e:	460b      	mov	r3, r1
 800ce60:	4313      	orrs	r3, r2
 800ce62:	f000 80b5 	beq.w	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ce66:	2300      	movs	r3, #0
 800ce68:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ce6c:	4b9d      	ldr	r3, [pc, #628]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800ce6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce72:	f003 0304 	and.w	r3, r3, #4
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d113      	bne.n	800cea2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ce7a:	4b9a      	ldr	r3, [pc, #616]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800ce7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce80:	4a98      	ldr	r2, [pc, #608]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800ce82:	f043 0304 	orr.w	r3, r3, #4
 800ce86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800ce8a:	4b96      	ldr	r3, [pc, #600]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800ce8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce90:	f003 0304 	and.w	r3, r3, #4
 800ce94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ce98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800cea2:	4b91      	ldr	r3, [pc, #580]	; (800d0e8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800cea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cea6:	4a90      	ldr	r2, [pc, #576]	; (800d0e8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800cea8:	f043 0301 	orr.w	r3, r3, #1
 800ceac:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ceae:	f7f9 fdaf 	bl	8006a10 <HAL_GetTick>
 800ceb2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800ceb6:	e00b      	b.n	800ced0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ceb8:	f7f9 fdaa 	bl	8006a10 <HAL_GetTick>
 800cebc:	4602      	mov	r2, r0
 800cebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cec2:	1ad3      	subs	r3, r2, r3
 800cec4:	2b02      	cmp	r3, #2
 800cec6:	d903      	bls.n	800ced0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 800cec8:	2303      	movs	r3, #3
 800ceca:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cece:	e005      	b.n	800cedc <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800ced0:	4b85      	ldr	r3, [pc, #532]	; (800d0e8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800ced2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ced4:	f003 0301 	and.w	r3, r3, #1
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d0ed      	beq.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 800cedc:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d165      	bne.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cee4:	4b7f      	ldr	r3, [pc, #508]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cee6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ceea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ceee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800cef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d023      	beq.n	800cf42 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 800cefa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cefe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800cf02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d01b      	beq.n	800cf42 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cf0a:	4b76      	ldr	r3, [pc, #472]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cf10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cf14:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cf18:	4b72      	ldr	r3, [pc, #456]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cf1e:	4a71      	ldr	r2, [pc, #452]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cf24:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cf28:	4b6e      	ldr	r3, [pc, #440]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cf2e:	4a6d      	ldr	r2, [pc, #436]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cf34:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cf38:	4a6a      	ldr	r2, [pc, #424]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf3e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cf42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf46:	f003 0301 	and.w	r3, r3, #1
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d019      	beq.n	800cf82 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf4e:	f7f9 fd5f 	bl	8006a10 <HAL_GetTick>
 800cf52:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cf56:	e00d      	b.n	800cf74 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf58:	f7f9 fd5a 	bl	8006a10 <HAL_GetTick>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cf62:	1ad2      	subs	r2, r2, r3
 800cf64:	f241 3388 	movw	r3, #5000	; 0x1388
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	d903      	bls.n	800cf74 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 800cf6c:	2303      	movs	r3, #3
 800cf6e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 800cf72:	e006      	b.n	800cf82 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cf74:	4b5b      	ldr	r3, [pc, #364]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cf7a:	f003 0302 	and.w	r3, r3, #2
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d0ea      	beq.n	800cf58 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 800cf82:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d10d      	bne.n	800cfa6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800cf8a:	4b56      	ldr	r3, [pc, #344]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cf90:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cf94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cf98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800cf9c:	4a51      	ldr	r2, [pc, #324]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf9e:	430b      	orrs	r3, r1
 800cfa0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800cfa4:	e008      	b.n	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cfa6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cfaa:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 800cfae:	e003      	b.n	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfb0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cfb4:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cfb8:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 800cfbc:	2b01      	cmp	r3, #1
 800cfbe:	d107      	bne.n	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cfc0:	4b48      	ldr	r3, [pc, #288]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cfc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cfc6:	4a47      	ldr	r2, [pc, #284]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cfc8:	f023 0304 	bic.w	r3, r3, #4
 800cfcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800cfd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800cfdc:	64bb      	str	r3, [r7, #72]	; 0x48
 800cfde:	2300      	movs	r3, #0
 800cfe0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cfe2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800cfe6:	460b      	mov	r3, r1
 800cfe8:	4313      	orrs	r3, r2
 800cfea:	d042      	beq.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800cfec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cff0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800cff4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800cff8:	d022      	beq.n	800d040 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800cffa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800cffe:	d81b      	bhi.n	800d038 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800d000:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d004:	d011      	beq.n	800d02a <HAL_RCCEx_PeriphCLKConfig+0x832>
 800d006:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d00a:	d815      	bhi.n	800d038 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d019      	beq.n	800d044 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800d010:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d014:	d110      	bne.n	800d038 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d016:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d01a:	3308      	adds	r3, #8
 800d01c:	4618      	mov	r0, r3
 800d01e:	f001 ff05 	bl	800ee2c <RCCEx_PLL2_Config>
 800d022:	4603      	mov	r3, r0
 800d024:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d028:	e00d      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d02a:	4b2e      	ldr	r3, [pc, #184]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d02e:	4a2d      	ldr	r2, [pc, #180]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d034:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800d036:	e006      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800d038:	2301      	movs	r3, #1
 800d03a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d03e:	e002      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800d040:	bf00      	nop
 800d042:	e000      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800d044:	bf00      	nop
    }
    if (ret == HAL_OK)
 800d046:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d10d      	bne.n	800d06a <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800d04e:	4b25      	ldr	r3, [pc, #148]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d054:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800d058:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d05c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d060:	4a20      	ldr	r2, [pc, #128]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d062:	430b      	orrs	r3, r1
 800d064:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800d068:	e003      	b.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d06a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d06e:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d072:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07a:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800d07e:	643b      	str	r3, [r7, #64]	; 0x40
 800d080:	2300      	movs	r3, #0
 800d082:	647b      	str	r3, [r7, #68]	; 0x44
 800d084:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800d088:	460b      	mov	r3, r1
 800d08a:	4313      	orrs	r3, r2
 800d08c:	d032      	beq.n	800d0f4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800d08e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d092:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d09a:	d00b      	beq.n	800d0b4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800d09c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d0a0:	d804      	bhi.n	800d0ac <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d008      	beq.n	800d0b8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800d0a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d0aa:	d007      	beq.n	800d0bc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d0b2:	e004      	b.n	800d0be <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800d0b4:	bf00      	nop
 800d0b6:	e002      	b.n	800d0be <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800d0b8:	bf00      	nop
 800d0ba:	e000      	b.n	800d0be <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800d0bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 800d0be:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d112      	bne.n	800d0ec <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800d0c6:	4b07      	ldr	r3, [pc, #28]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d0c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d0cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d0d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d0d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d0d8:	4a02      	ldr	r2, [pc, #8]	; (800d0e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d0da:	430b      	orrs	r3, r1
 800d0dc:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800d0e0:	e008      	b.n	800d0f4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800d0e2:	bf00      	nop
 800d0e4:	46020c00 	.word	0x46020c00
 800d0e8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d0f0:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800d0f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fc:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800d100:	63bb      	str	r3, [r7, #56]	; 0x38
 800d102:	2300      	movs	r3, #0
 800d104:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d106:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800d10a:	460b      	mov	r3, r1
 800d10c:	4313      	orrs	r3, r2
 800d10e:	d00c      	beq.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800d110:	4b98      	ldr	r3, [pc, #608]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d112:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d116:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 800d11a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d11e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d122:	4a94      	ldr	r2, [pc, #592]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d124:	430b      	orrs	r3, r1
 800d126:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800d12a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d132:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800d136:	633b      	str	r3, [r7, #48]	; 0x30
 800d138:	2300      	movs	r3, #0
 800d13a:	637b      	str	r3, [r7, #52]	; 0x34
 800d13c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800d140:	460b      	mov	r3, r1
 800d142:	4313      	orrs	r3, r2
 800d144:	d019      	beq.n	800d17a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800d146:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d14a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800d14e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d152:	d105      	bne.n	800d160 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d154:	4b87      	ldr	r3, [pc, #540]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d158:	4a86      	ldr	r2, [pc, #536]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d15a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d15e:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800d160:	4b84      	ldr	r3, [pc, #528]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d162:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d166:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800d16a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d16e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800d172:	4a80      	ldr	r2, [pc, #512]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d174:	430b      	orrs	r3, r1
 800d176:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800d17a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d182:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800d186:	62bb      	str	r3, [r7, #40]	; 0x28
 800d188:	2300      	movs	r3, #0
 800d18a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d18c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800d190:	460b      	mov	r3, r1
 800d192:	4313      	orrs	r3, r2
 800d194:	d00c      	beq.n	800d1b0 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800d196:	4b77      	ldr	r3, [pc, #476]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d198:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d19c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d1a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d1a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d1a8:	4972      	ldr	r1, [pc, #456]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d1aa:	4313      	orrs	r3, r2
 800d1ac:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800d1b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800d1bc:	623b      	str	r3, [r7, #32]
 800d1be:	2300      	movs	r3, #0
 800d1c0:	627b      	str	r3, [r7, #36]	; 0x24
 800d1c2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d1c6:	460b      	mov	r3, r1
 800d1c8:	4313      	orrs	r3, r2
 800d1ca:	d00c      	beq.n	800d1e6 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800d1cc:	4b69      	ldr	r3, [pc, #420]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d1ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d1d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d1d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d1da:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d1de:	4965      	ldr	r1, [pc, #404]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d1e0:	4313      	orrs	r3, r2
 800d1e2:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800d1e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ee:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800d1f2:	61bb      	str	r3, [r7, #24]
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	61fb      	str	r3, [r7, #28]
 800d1f8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d1fc:	460b      	mov	r3, r1
 800d1fe:	4313      	orrs	r3, r2
 800d200:	d00c      	beq.n	800d21c <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800d202:	4b5c      	ldr	r3, [pc, #368]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d204:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d208:	f023 0218 	bic.w	r2, r3, #24
 800d20c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d210:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800d214:	4957      	ldr	r1, [pc, #348]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d216:	4313      	orrs	r3, r2
 800d218:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800d21c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d224:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 800d228:	613b      	str	r3, [r7, #16]
 800d22a:	2300      	movs	r3, #0
 800d22c:	617b      	str	r3, [r7, #20]
 800d22e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d232:	460b      	mov	r3, r1
 800d234:	4313      	orrs	r3, r2
 800d236:	d032      	beq.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800d238:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d23c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d240:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d244:	d105      	bne.n	800d252 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d246:	4b4b      	ldr	r3, [pc, #300]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d24a:	4a4a      	ldr	r2, [pc, #296]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d24c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d250:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800d252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d256:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d25a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d25e:	d108      	bne.n	800d272 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d260:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d264:	3308      	adds	r3, #8
 800d266:	4618      	mov	r0, r3
 800d268:	f001 fde0 	bl	800ee2c <RCCEx_PLL2_Config>
 800d26c:	4603      	mov	r3, r0
 800d26e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 800d272:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d276:	2b00      	cmp	r3, #0
 800d278:	d10d      	bne.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800d27a:	4b3e      	ldr	r3, [pc, #248]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d27c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d280:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d284:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d288:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d28c:	4939      	ldr	r1, [pc, #228]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d28e:	4313      	orrs	r3, r2
 800d290:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800d294:	e003      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d296:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d29a:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800d29e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a6:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 800d2aa:	60bb      	str	r3, [r7, #8]
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	60fb      	str	r3, [r7, #12]
 800d2b0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	4313      	orrs	r3, r2
 800d2b8:	d03a      	beq.n	800d330 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800d2ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d2be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d2c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d2c6:	d00e      	beq.n	800d2e6 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800d2c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d2cc:	d815      	bhi.n	800d2fa <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d017      	beq.n	800d302 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800d2d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d2d6:	d110      	bne.n	800d2fa <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d2d8:	4b26      	ldr	r3, [pc, #152]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d2da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2dc:	4a25      	ldr	r2, [pc, #148]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d2de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d2e2:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800d2e4:	e00e      	b.n	800d304 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d2e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d2ea:	3308      	adds	r3, #8
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	f001 fd9d 	bl	800ee2c <RCCEx_PLL2_Config>
 800d2f2:	4603      	mov	r3, r0
 800d2f4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800d2f8:	e004      	b.n	800d304 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d300:	e000      	b.n	800d304 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800d302:	bf00      	nop
    }
    if (ret == HAL_OK)
 800d304:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d10d      	bne.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800d30c:	4b19      	ldr	r3, [pc, #100]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d30e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d312:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d316:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d31a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d31e:	4915      	ldr	r1, [pc, #84]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d320:	4313      	orrs	r3, r2
 800d322:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 800d326:	e003      	b.n	800d330 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d328:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d32c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800d330:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d338:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800d33c:	603b      	str	r3, [r7, #0]
 800d33e:	2300      	movs	r3, #0
 800d340:	607b      	str	r3, [r7, #4]
 800d342:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d346:	460b      	mov	r3, r1
 800d348:	4313      	orrs	r3, r2
 800d34a:	d00c      	beq.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800d34c:	4b09      	ldr	r3, [pc, #36]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d34e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d352:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d356:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d35a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800d35e:	4905      	ldr	r1, [pc, #20]	; (800d374 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d360:	4313      	orrs	r3, r2
 800d362:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800d366:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	37e8      	adds	r7, #232	; 0xe8
 800d36e:	46bd      	mov	sp, r7
 800d370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d374:	46020c00 	.word	0x46020c00

0800d378 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d378:	b480      	push	{r7}
 800d37a:	b089      	sub	sp, #36	; 0x24
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800d380:	4bac      	ldr	r3, [pc, #688]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d388:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800d38a:	4baa      	ldr	r3, [pc, #680]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d38e:	f003 0303 	and.w	r3, r3, #3
 800d392:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800d394:	4ba7      	ldr	r3, [pc, #668]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d398:	0a1b      	lsrs	r3, r3, #8
 800d39a:	f003 030f 	and.w	r3, r3, #15
 800d39e:	3301      	adds	r3, #1
 800d3a0:	613b      	str	r3, [r7, #16]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 800d3a2:	4ba4      	ldr	r3, [pc, #656]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d3a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3a6:	f003 0310 	and.w	r3, r3, #16
 800d3aa:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800d3ac:	4ba1      	ldr	r3, [pc, #644]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d3ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3b0:	08db      	lsrs	r3, r3, #3
 800d3b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d3b6:	68fa      	ldr	r2, [r7, #12]
 800d3b8:	fb02 f303 	mul.w	r3, r2, r3
 800d3bc:	ee07 3a90 	vmov	s15, r3
 800d3c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3c4:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	f000 8123 	beq.w	800d616 <HAL_RCCEx_GetPLL1ClockFreq+0x29e>
  {
    switch (pll1source)
 800d3d0:	697b      	ldr	r3, [r7, #20]
 800d3d2:	2b03      	cmp	r3, #3
 800d3d4:	d062      	beq.n	800d49c <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 800d3d6:	697b      	ldr	r3, [r7, #20]
 800d3d8:	2b03      	cmp	r3, #3
 800d3da:	f200 8081 	bhi.w	800d4e0 <HAL_RCCEx_GetPLL1ClockFreq+0x168>
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d024      	beq.n	800d42e <HAL_RCCEx_GetPLL1ClockFreq+0xb6>
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	2b02      	cmp	r3, #2
 800d3e8:	d17a      	bne.n	800d4e0 <HAL_RCCEx_GetPLL1ClockFreq+0x168>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d3ea:	693b      	ldr	r3, [r7, #16]
 800d3ec:	ee07 3a90 	vmov	s15, r3
 800d3f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3f4:	eddf 6a90 	vldr	s13, [pc, #576]	; 800d638 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 800d3f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3fc:	4b8d      	ldr	r3, [pc, #564]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d3fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d404:	ee07 3a90 	vmov	s15, r3
 800d408:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d40c:	ed97 6a02 	vldr	s12, [r7, #8]
 800d410:	eddf 5a8a 	vldr	s11, [pc, #552]	; 800d63c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d414:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d418:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d41c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d420:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d424:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d428:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d42c:	e08f      	b.n	800d54e <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d42e:	4b81      	ldr	r3, [pc, #516]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d430:	689b      	ldr	r3, [r3, #8]
 800d432:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d436:	2b00      	cmp	r3, #0
 800d438:	d005      	beq.n	800d446 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
 800d43a:	4b7e      	ldr	r3, [pc, #504]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d43c:	689b      	ldr	r3, [r3, #8]
 800d43e:	0f1b      	lsrs	r3, r3, #28
 800d440:	f003 030f 	and.w	r3, r3, #15
 800d444:	e006      	b.n	800d454 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 800d446:	4b7b      	ldr	r3, [pc, #492]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d448:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d44c:	041b      	lsls	r3, r3, #16
 800d44e:	0f1b      	lsrs	r3, r3, #28
 800d450:	f003 030f 	and.w	r3, r3, #15
 800d454:	4a7a      	ldr	r2, [pc, #488]	; (800d640 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800d456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d45a:	ee07 3a90 	vmov	s15, r3
 800d45e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d462:	693b      	ldr	r3, [r7, #16]
 800d464:	ee07 3a90 	vmov	s15, r3
 800d468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d46c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d470:	69bb      	ldr	r3, [r7, #24]
 800d472:	ee07 3a90 	vmov	s15, r3
 800d476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d47a:	ed97 6a02 	vldr	s12, [r7, #8]
 800d47e:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800d63c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d48a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d48e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d492:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d496:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d49a:	e058      	b.n	800d54e <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	ee07 3a90 	vmov	s15, r3
 800d4a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4a6:	eddf 6a64 	vldr	s13, [pc, #400]	; 800d638 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 800d4aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4ae:	4b61      	ldr	r3, [pc, #388]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4b6:	ee07 3a90 	vmov	s15, r3
 800d4ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4be:	ed97 6a02 	vldr	s12, [r7, #8]
 800d4c2:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800d63c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d4c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d4ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d4de:	e036      	b.n	800d54e <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      default:
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d4e0:	4b54      	ldr	r3, [pc, #336]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4e2:	689b      	ldr	r3, [r3, #8]
 800d4e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d005      	beq.n	800d4f8 <HAL_RCCEx_GetPLL1ClockFreq+0x180>
 800d4ec:	4b51      	ldr	r3, [pc, #324]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4ee:	689b      	ldr	r3, [r3, #8]
 800d4f0:	0f1b      	lsrs	r3, r3, #28
 800d4f2:	f003 030f 	and.w	r3, r3, #15
 800d4f6:	e006      	b.n	800d506 <HAL_RCCEx_GetPLL1ClockFreq+0x18e>
 800d4f8:	4b4e      	ldr	r3, [pc, #312]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d4fe:	041b      	lsls	r3, r3, #16
 800d500:	0f1b      	lsrs	r3, r3, #28
 800d502:	f003 030f 	and.w	r3, r3, #15
 800d506:	4a4e      	ldr	r2, [pc, #312]	; (800d640 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800d508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d50c:	ee07 3a90 	vmov	s15, r3
 800d510:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	ee07 3a90 	vmov	s15, r3
 800d51a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d51e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d522:	69bb      	ldr	r3, [r7, #24]
 800d524:	ee07 3a90 	vmov	s15, r3
 800d528:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d52c:	ed97 6a02 	vldr	s12, [r7, #8]
 800d530:	eddf 5a42 	vldr	s11, [pc, #264]	; 800d63c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d534:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d538:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d53c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d540:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d544:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d548:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d54c:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800d54e:	4b39      	ldr	r3, [pc, #228]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d552:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d556:	2b00      	cmp	r3, #0
 800d558:	d017      	beq.n	800d58a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
    {
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d55a:	4b36      	ldr	r3, [pc, #216]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d55c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d55e:	0a5b      	lsrs	r3, r3, #9
 800d560:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d564:	ee07 3a90 	vmov	s15, r3
 800d568:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800d56c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d570:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d574:	edd7 6a07 	vldr	s13, [r7, #28]
 800d578:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d57c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d580:	ee17 2a90 	vmov	r2, s15
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	601a      	str	r2, [r3, #0]
 800d588:	e002      	b.n	800d590 <HAL_RCCEx_GetPLL1ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2200      	movs	r2, #0
 800d58e:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800d590:	4b28      	ldr	r3, [pc, #160]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d017      	beq.n	800d5cc <HAL_RCCEx_GetPLL1ClockFreq+0x254>
    {
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d59c:	4b25      	ldr	r3, [pc, #148]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d59e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5a0:	0c1b      	lsrs	r3, r3, #16
 800d5a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5a6:	ee07 3a90 	vmov	s15, r3
 800d5aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800d5ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5b2:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d5b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5c2:	ee17 2a90 	vmov	r2, s15
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	605a      	str	r2, [r3, #4]
 800d5ca:	e002      	b.n	800d5d2 <HAL_RCCEx_GetPLL1ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800d5d2:	4b18      	ldr	r3, [pc, #96]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d5d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d017      	beq.n	800d60e <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    {
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d5de:	4b15      	ldr	r3, [pc, #84]	; (800d634 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d5e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5e2:	0e1b      	lsrs	r3, r3, #24
 800d5e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5e8:	ee07 3a90 	vmov	s15, r3
 800d5ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800d5f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5f4:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d5f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d600:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d604:	ee17 2a90 	vmov	r2, s15
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d60c:	e00c      	b.n	800d628 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
      PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2200      	movs	r2, #0
 800d612:	609a      	str	r2, [r3, #8]
}
 800d614:	e008      	b.n	800d628 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	2200      	movs	r2, #0
 800d61a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2200      	movs	r2, #0
 800d620:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2200      	movs	r2, #0
 800d626:	609a      	str	r2, [r3, #8]
}
 800d628:	bf00      	nop
 800d62a:	3724      	adds	r7, #36	; 0x24
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr
 800d634:	46020c00 	.word	0x46020c00
 800d638:	4b742400 	.word	0x4b742400
 800d63c:	46000000 	.word	0x46000000
 800d640:	080150fc 	.word	0x080150fc

0800d644 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d644:	b480      	push	{r7}
 800d646:	b089      	sub	sp, #36	; 0x24
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800d64c:	4bac      	ldr	r3, [pc, #688]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d64e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d654:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800d656:	4baa      	ldr	r3, [pc, #680]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65a:	f003 0303 	and.w	r3, r3, #3
 800d65e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800d660:	4ba7      	ldr	r3, [pc, #668]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d664:	0a1b      	lsrs	r3, r3, #8
 800d666:	f003 030f 	and.w	r3, r3, #15
 800d66a:	3301      	adds	r3, #1
 800d66c:	613b      	str	r3, [r7, #16]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 800d66e:	4ba4      	ldr	r3, [pc, #656]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d672:	f003 0310 	and.w	r3, r3, #16
 800d676:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800d678:	4ba1      	ldr	r3, [pc, #644]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d67a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d67c:	08db      	lsrs	r3, r3, #3
 800d67e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d682:	68fa      	ldr	r2, [r7, #12]
 800d684:	fb02 f303 	mul.w	r3, r2, r3
 800d688:	ee07 3a90 	vmov	s15, r3
 800d68c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d690:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800d694:	693b      	ldr	r3, [r7, #16]
 800d696:	2b00      	cmp	r3, #0
 800d698:	f000 8123 	beq.w	800d8e2 <HAL_RCCEx_GetPLL2ClockFreq+0x29e>
  {
    switch (pll2source)
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	2b03      	cmp	r3, #3
 800d6a0:	d062      	beq.n	800d768 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	2b03      	cmp	r3, #3
 800d6a6:	f200 8081 	bhi.w	800d7ac <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	2b01      	cmp	r3, #1
 800d6ae:	d024      	beq.n	800d6fa <HAL_RCCEx_GetPLL2ClockFreq+0xb6>
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	2b02      	cmp	r3, #2
 800d6b4:	d17a      	bne.n	800d7ac <HAL_RCCEx_GetPLL2ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d6b6:	693b      	ldr	r3, [r7, #16]
 800d6b8:	ee07 3a90 	vmov	s15, r3
 800d6bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6c0:	eddf 6a90 	vldr	s13, [pc, #576]	; 800d904 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 800d6c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6c8:	4b8d      	ldr	r3, [pc, #564]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d6ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6d0:	ee07 3a90 	vmov	s15, r3
 800d6d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d6d8:	ed97 6a02 	vldr	s12, [r7, #8]
 800d6dc:	eddf 5a8a 	vldr	s11, [pc, #552]	; 800d908 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d6e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d6e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d6e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d6ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d6f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6f8:	e08f      	b.n	800d81a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800d6fa:	4b81      	ldr	r3, [pc, #516]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d6fc:	689b      	ldr	r3, [r3, #8]
 800d6fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d702:	2b00      	cmp	r3, #0
 800d704:	d005      	beq.n	800d712 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
 800d706:	4b7e      	ldr	r3, [pc, #504]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	0f1b      	lsrs	r3, r3, #28
 800d70c:	f003 030f 	and.w	r3, r3, #15
 800d710:	e006      	b.n	800d720 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
 800d712:	4b7b      	ldr	r3, [pc, #492]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d714:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d718:	041b      	lsls	r3, r3, #16
 800d71a:	0f1b      	lsrs	r3, r3, #28
 800d71c:	f003 030f 	and.w	r3, r3, #15
 800d720:	4a7a      	ldr	r2, [pc, #488]	; (800d90c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800d722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d726:	ee07 3a90 	vmov	s15, r3
 800d72a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	ee07 3a90 	vmov	s15, r3
 800d734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d73c:	69bb      	ldr	r3, [r7, #24]
 800d73e:	ee07 3a90 	vmov	s15, r3
 800d742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d746:	ed97 6a02 	vldr	s12, [r7, #8]
 800d74a:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800d908 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d74e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d756:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d75a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800d75e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d762:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d766:	e058      	b.n	800d81a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d768:	693b      	ldr	r3, [r7, #16]
 800d76a:	ee07 3a90 	vmov	s15, r3
 800d76e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d772:	eddf 6a64 	vldr	s13, [pc, #400]	; 800d904 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 800d776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d77a:	4b61      	ldr	r3, [pc, #388]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d77c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d77e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d782:	ee07 3a90 	vmov	s15, r3
 800d786:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d78a:	ed97 6a02 	vldr	s12, [r7, #8]
 800d78e:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800d908 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d792:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d796:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d79a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d79e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d7a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7aa:	e036      	b.n	800d81a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      default:
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800d7ac:	4b54      	ldr	r3, [pc, #336]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d7ae:	689b      	ldr	r3, [r3, #8]
 800d7b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d005      	beq.n	800d7c4 <HAL_RCCEx_GetPLL2ClockFreq+0x180>
 800d7b8:	4b51      	ldr	r3, [pc, #324]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d7ba:	689b      	ldr	r3, [r3, #8]
 800d7bc:	0f1b      	lsrs	r3, r3, #28
 800d7be:	f003 030f 	and.w	r3, r3, #15
 800d7c2:	e006      	b.n	800d7d2 <HAL_RCCEx_GetPLL2ClockFreq+0x18e>
 800d7c4:	4b4e      	ldr	r3, [pc, #312]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d7c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d7ca:	041b      	lsls	r3, r3, #16
 800d7cc:	0f1b      	lsrs	r3, r3, #28
 800d7ce:	f003 030f 	and.w	r3, r3, #15
 800d7d2:	4a4e      	ldr	r2, [pc, #312]	; (800d90c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800d7d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7d8:	ee07 3a90 	vmov	s15, r3
 800d7dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7e0:	693b      	ldr	r3, [r7, #16]
 800d7e2:	ee07 3a90 	vmov	s15, r3
 800d7e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d7ee:	69bb      	ldr	r3, [r7, #24]
 800d7f0:	ee07 3a90 	vmov	s15, r3
 800d7f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7f8:	ed97 6a02 	vldr	s12, [r7, #8]
 800d7fc:	eddf 5a42 	vldr	s11, [pc, #264]	; 800d908 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d800:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d804:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d808:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d80c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800d810:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d814:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d818:	bf00      	nop
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800d81a:	4b39      	ldr	r3, [pc, #228]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d81c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d81e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d822:	2b00      	cmp	r3, #0
 800d824:	d017      	beq.n	800d856 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
    {
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d826:	4b36      	ldr	r3, [pc, #216]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d82a:	0a5b      	lsrs	r3, r3, #9
 800d82c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d830:	ee07 3a90 	vmov	s15, r3
 800d834:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800d838:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d83c:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d840:	edd7 6a07 	vldr	s13, [r7, #28]
 800d844:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d84c:	ee17 2a90 	vmov	r2, s15
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	601a      	str	r2, [r3, #0]
 800d854:	e002      	b.n	800d85c <HAL_RCCEx_GetPLL2ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2200      	movs	r2, #0
 800d85a:	601a      	str	r2, [r3, #0]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800d85c:	4b28      	ldr	r3, [pc, #160]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d85e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d864:	2b00      	cmp	r3, #0
 800d866:	d017      	beq.n	800d898 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
    {
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d868:	4b25      	ldr	r3, [pc, #148]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d86a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d86c:	0c1b      	lsrs	r3, r3, #16
 800d86e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d872:	ee07 3a90 	vmov	s15, r3
 800d876:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800d87a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d87e:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d882:	edd7 6a07 	vldr	s13, [r7, #28]
 800d886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d88a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d88e:	ee17 2a90 	vmov	r2, s15
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	605a      	str	r2, [r3, #4]
 800d896:	e002      	b.n	800d89e <HAL_RCCEx_GetPLL2ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2200      	movs	r2, #0
 800d89c:	605a      	str	r2, [r3, #4]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800d89e:	4b18      	ldr	r3, [pc, #96]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d8a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d017      	beq.n	800d8da <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    {
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d8aa:	4b15      	ldr	r3, [pc, #84]	; (800d900 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d8ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8ae:	0e1b      	lsrs	r3, r3, #24
 800d8b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8b4:	ee07 3a90 	vmov	s15, r3
 800d8b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800d8bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d8c0:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d8c4:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8d0:	ee17 2a90 	vmov	r2, s15
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d8d8:	e00c      	b.n	800d8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
      PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	609a      	str	r2, [r3, #8]
}
 800d8e0:	e008      	b.n	800d8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	609a      	str	r2, [r3, #8]
}
 800d8f4:	bf00      	nop
 800d8f6:	3724      	adds	r7, #36	; 0x24
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fe:	4770      	bx	lr
 800d900:	46020c00 	.word	0x46020c00
 800d904:	4b742400 	.word	0x4b742400
 800d908:	46000000 	.word	0x46000000
 800d90c:	080150fc 	.word	0x080150fc

0800d910 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d910:	b480      	push	{r7}
 800d912:	b089      	sub	sp, #36	; 0x24
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800d918:	4bac      	ldr	r3, [pc, #688]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d91a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d91c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d920:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800d922:	4baa      	ldr	r3, [pc, #680]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d926:	f003 0303 	and.w	r3, r3, #3
 800d92a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800d92c:	4ba7      	ldr	r3, [pc, #668]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d92e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d930:	0a1b      	lsrs	r3, r3, #8
 800d932:	f003 030f 	and.w	r3, r3, #15
 800d936:	3301      	adds	r3, #1
 800d938:	613b      	str	r3, [r7, #16]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 800d93a:	4ba4      	ldr	r3, [pc, #656]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d93c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d93e:	f003 0310 	and.w	r3, r3, #16
 800d942:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800d944:	4ba1      	ldr	r3, [pc, #644]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d948:	08db      	lsrs	r3, r3, #3
 800d94a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d94e:	68fa      	ldr	r2, [r7, #12]
 800d950:	fb02 f303 	mul.w	r3, r2, r3
 800d954:	ee07 3a90 	vmov	s15, r3
 800d958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d95c:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	2b00      	cmp	r3, #0
 800d964:	f000 8123 	beq.w	800dbae <HAL_RCCEx_GetPLL3ClockFreq+0x29e>
  {
    switch (pll3source)
 800d968:	697b      	ldr	r3, [r7, #20]
 800d96a:	2b03      	cmp	r3, #3
 800d96c:	d062      	beq.n	800da34 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800d96e:	697b      	ldr	r3, [r7, #20]
 800d970:	2b03      	cmp	r3, #3
 800d972:	f200 8081 	bhi.w	800da78 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 800d976:	697b      	ldr	r3, [r7, #20]
 800d978:	2b01      	cmp	r3, #1
 800d97a:	d024      	beq.n	800d9c6 <HAL_RCCEx_GetPLL3ClockFreq+0xb6>
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	2b02      	cmp	r3, #2
 800d980:	d17a      	bne.n	800da78 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	ee07 3a90 	vmov	s15, r3
 800d988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d98c:	eddf 6a90 	vldr	s13, [pc, #576]	; 800dbd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 800d990:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d994:	4b8d      	ldr	r3, [pc, #564]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d99c:	ee07 3a90 	vmov	s15, r3
 800d9a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800d9a4:	ed97 6a02 	vldr	s12, [r7, #8]
 800d9a8:	eddf 5a8a 	vldr	s11, [pc, #552]	; 800dbd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800d9ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800d9b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800d9b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d9b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800d9bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9c0:	edc7 7a07 	vstr	s15, [r7, #28]

        break;
 800d9c4:	e08f      	b.n	800dae6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800d9c6:	4b81      	ldr	r3, [pc, #516]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d9c8:	689b      	ldr	r3, [r3, #8]
 800d9ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d005      	beq.n	800d9de <HAL_RCCEx_GetPLL3ClockFreq+0xce>
 800d9d2:	4b7e      	ldr	r3, [pc, #504]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d9d4:	689b      	ldr	r3, [r3, #8]
 800d9d6:	0f1b      	lsrs	r3, r3, #28
 800d9d8:	f003 030f 	and.w	r3, r3, #15
 800d9dc:	e006      	b.n	800d9ec <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
 800d9de:	4b7b      	ldr	r3, [pc, #492]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800d9e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d9e4:	041b      	lsls	r3, r3, #16
 800d9e6:	0f1b      	lsrs	r3, r3, #28
 800d9e8:	f003 030f 	and.w	r3, r3, #15
 800d9ec:	4a7a      	ldr	r2, [pc, #488]	; (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800d9ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9f2:	ee07 3a90 	vmov	s15, r3
 800d9f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9fa:	693b      	ldr	r3, [r7, #16]
 800d9fc:	ee07 3a90 	vmov	s15, r3
 800da00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800da08:	69bb      	ldr	r3, [r7, #24]
 800da0a:	ee07 3a90 	vmov	s15, r3
 800da0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da12:	ed97 6a02 	vldr	s12, [r7, #8]
 800da16:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800dbd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800da1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800da26:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800da2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da32:	e058      	b.n	800dae6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800da34:	693b      	ldr	r3, [r7, #16]
 800da36:	ee07 3a90 	vmov	s15, r3
 800da3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da3e:	eddf 6a64 	vldr	s13, [pc, #400]	; 800dbd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 800da42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da46:	4b61      	ldr	r3, [pc, #388]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da4e:	ee07 3a90 	vmov	s15, r3
 800da52:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800da56:	ed97 6a02 	vldr	s12, [r7, #8]
 800da5a:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800dbd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800da5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800da62:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800da66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800da6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800da6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da76:	e036      	b.n	800dae6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      default:
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800da78:	4b54      	ldr	r3, [pc, #336]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da7a:	689b      	ldr	r3, [r3, #8]
 800da7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800da80:	2b00      	cmp	r3, #0
 800da82:	d005      	beq.n	800da90 <HAL_RCCEx_GetPLL3ClockFreq+0x180>
 800da84:	4b51      	ldr	r3, [pc, #324]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da86:	689b      	ldr	r3, [r3, #8]
 800da88:	0f1b      	lsrs	r3, r3, #28
 800da8a:	f003 030f 	and.w	r3, r3, #15
 800da8e:	e006      	b.n	800da9e <HAL_RCCEx_GetPLL3ClockFreq+0x18e>
 800da90:	4b4e      	ldr	r3, [pc, #312]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800da96:	041b      	lsls	r3, r3, #16
 800da98:	0f1b      	lsrs	r3, r3, #28
 800da9a:	f003 030f 	and.w	r3, r3, #15
 800da9e:	4a4e      	ldr	r2, [pc, #312]	; (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800daa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800daa4:	ee07 3a90 	vmov	s15, r3
 800daa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800daac:	693b      	ldr	r3, [r7, #16]
 800daae:	ee07 3a90 	vmov	s15, r3
 800dab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800daba:	69bb      	ldr	r3, [r7, #24]
 800dabc:	ee07 3a90 	vmov	s15, r3
 800dac0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dac4:	ed97 6a02 	vldr	s12, [r7, #8]
 800dac8:	eddf 5a42 	vldr	s11, [pc, #264]	; 800dbd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800dacc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dad0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dad4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dad8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800dadc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dae0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dae4:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800dae6:	4b39      	ldr	r3, [pc, #228]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800daea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d017      	beq.n	800db22 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
    {
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800daf2:	4b36      	ldr	r3, [pc, #216]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800daf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800daf6:	0a5b      	lsrs	r3, r3, #9
 800daf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dafc:	ee07 3a90 	vmov	s15, r3
 800db00:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800db04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800db08:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800db0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800db10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db18:	ee17 2a90 	vmov	r2, s15
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	601a      	str	r2, [r3, #0]
 800db20:	e002      	b.n	800db28 <HAL_RCCEx_GetPLL3ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_P_Frequency = 0U;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	2200      	movs	r2, #0
 800db26:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800db28:	4b28      	ldr	r3, [pc, #160]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db30:	2b00      	cmp	r3, #0
 800db32:	d017      	beq.n	800db64 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
    {
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800db34:	4b25      	ldr	r3, [pc, #148]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db38:	0c1b      	lsrs	r3, r3, #16
 800db3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db3e:	ee07 3a90 	vmov	s15, r3
 800db42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800db46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800db4a:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800db4e:	edd7 6a07 	vldr	s13, [r7, #28]
 800db52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db5a:	ee17 2a90 	vmov	r2, s15
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	605a      	str	r2, [r3, #4]
 800db62:	e002      	b.n	800db6a <HAL_RCCEx_GetPLL3ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2200      	movs	r2, #0
 800db68:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800db6a:	4b18      	ldr	r3, [pc, #96]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800db72:	2b00      	cmp	r3, #0
 800db74:	d017      	beq.n	800dba6 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    {
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800db76:	4b15      	ldr	r3, [pc, #84]	; (800dbcc <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db7a:	0e1b      	lsrs	r3, r3, #24
 800db7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db80:	ee07 3a90 	vmov	s15, r3
 800db84:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800db88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800db8c:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800db90:	edd7 6a07 	vldr	s13, [r7, #28]
 800db94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db9c:	ee17 2a90 	vmov	r2, s15
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	609a      	str	r2, [r3, #8]
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800dba4:	e00c      	b.n	800dbc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
      PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	609a      	str	r2, [r3, #8]
}
 800dbac:	e008      	b.n	800dbc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	609a      	str	r2, [r3, #8]
}
 800dbc0:	bf00      	nop
 800dbc2:	3724      	adds	r7, #36	; 0x24
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbca:	4770      	bx	lr
 800dbcc:	46020c00 	.word	0x46020c00
 800dbd0:	4b742400 	.word	0x4b742400
 800dbd4:	46000000 	.word	0x46000000
 800dbd8:	080150fc 	.word	0x080150fc

0800dbdc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_FDCAN1 FDCAN1 peripheral clock
  *            @arg @ref RCC_PERIPHCLK_DAC1 DAC1 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b08e      	sub	sp, #56	; 0x38
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800dbe6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbea:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 800dbee:	430b      	orrs	r3, r1
 800dbf0:	d145      	bne.n	800dc7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800dbf2:	4ba7      	ldr	r3, [pc, #668]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dbf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dbf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dbfc:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800dbfe:	4ba4      	ldr	r3, [pc, #656]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dc00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dc04:	f003 0302 	and.w	r3, r3, #2
 800dc08:	2b02      	cmp	r3, #2
 800dc0a:	d108      	bne.n	800dc1e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800dc0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dc12:	d104      	bne.n	800dc1e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800dc14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dc18:	637b      	str	r3, [r7, #52]	; 0x34
 800dc1a:	f001 b8fc 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800dc1e:	4b9c      	ldr	r3, [pc, #624]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dc20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dc24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dc28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dc2c:	d114      	bne.n	800dc58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800dc2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dc34:	d110      	bne.n	800dc58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800dc36:	4b96      	ldr	r3, [pc, #600]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dc38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dc3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dc44:	d103      	bne.n	800dc4e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800dc46:	23fa      	movs	r3, #250	; 0xfa
 800dc48:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800dc4a:	f001 b8e4 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800dc4e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800dc52:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800dc54:	f001 b8df 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800dc58:	4b8d      	ldr	r3, [pc, #564]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dc64:	d107      	bne.n	800dc76 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800dc66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dc6c:	d103      	bne.n	800dc76 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800dc6e:	4b89      	ldr	r3, [pc, #548]	; (800de94 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800dc70:	637b      	str	r3, [r7, #52]	; 0x34
 800dc72:	f001 b8d0 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800dc76:	2300      	movs	r3, #0
 800dc78:	637b      	str	r3, [r7, #52]	; 0x34
 800dc7a:	f001 b8cc 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800dc7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc82:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800dc86:	430b      	orrs	r3, r1
 800dc88:	d151      	bne.n	800dd2e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800dc8a:	4b81      	ldr	r3, [pc, #516]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dc8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800dc90:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800dc94:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800dc96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc98:	2b80      	cmp	r3, #128	; 0x80
 800dc9a:	d035      	beq.n	800dd08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800dc9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc9e:	2b80      	cmp	r3, #128	; 0x80
 800dca0:	d841      	bhi.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800dca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dca4:	2b60      	cmp	r3, #96	; 0x60
 800dca6:	d02a      	beq.n	800dcfe <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800dca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcaa:	2b60      	cmp	r3, #96	; 0x60
 800dcac:	d83b      	bhi.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800dcae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcb0:	2b40      	cmp	r3, #64	; 0x40
 800dcb2:	d009      	beq.n	800dcc8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800dcb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcb6:	2b40      	cmp	r3, #64	; 0x40
 800dcb8:	d835      	bhi.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800dcba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d00c      	beq.n	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800dcc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcc2:	2b20      	cmp	r3, #32
 800dcc4:	d012      	beq.n	800dcec <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800dcc6:	e02e      	b.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dcc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dccc:	4618      	mov	r0, r3
 800dcce:	f7ff fb53 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800dcd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dcd6:	f001 b89e 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcda:	f107 0318 	add.w	r3, r7, #24
 800dcde:	4618      	mov	r0, r3
 800dce0:	f7ff fcb0 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800dce4:	69bb      	ldr	r3, [r7, #24]
 800dce6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dce8:	f001 b895 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dcec:	f107 030c 	add.w	r3, r7, #12
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7ff fe0d 	bl	800d910 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dcfa:	f001 b88c 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800dcfe:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800dd02:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dd04:	f001 b887 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dd08:	4b61      	ldr	r3, [pc, #388]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dd10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dd14:	d103      	bne.n	800dd1e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800dd16:	4b60      	ldr	r3, [pc, #384]	; (800de98 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800dd18:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800dd1a:	f001 b87c 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dd22:	f001 b878 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :
      {
        frequency = 0U;
 800dd26:	2300      	movs	r3, #0
 800dd28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dd2a:	f001 b874 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800dd2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd32:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800dd36:	430b      	orrs	r3, r1
 800dd38:	d158      	bne.n	800ddec <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800dd3a:	4b55      	ldr	r3, [pc, #340]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800dd40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dd44:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800dd46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dd4c:	d03b      	beq.n	800ddc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800dd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dd54:	d846      	bhi.n	800dde4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800dd56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dd5c:	d02e      	beq.n	800ddbc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800dd5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dd64:	d83e      	bhi.n	800dde4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800dd66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd6c:	d00b      	beq.n	800dd86 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800dd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd74:	d836      	bhi.n	800dde4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800dd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00d      	beq.n	800dd98 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800dd7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dd82:	d012      	beq.n	800ddaa <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800dd84:	e02e      	b.n	800dde4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dd86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7ff faf4 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800dd90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dd94:	f001 b83f 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd98:	f107 0318 	add.w	r3, r7, #24
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7ff fc51 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dda6:	f001 b836 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ddaa:	f107 030c 	add.w	r3, r7, #12
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7ff fdae 	bl	800d910 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ddb8:	f001 b82d 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800ddbc:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800ddc0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ddc2:	f001 b828 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ddc6:	4b32      	ldr	r3, [pc, #200]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ddce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ddd2:	d103      	bne.n	800dddc <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800ddd4:	4b30      	ldr	r3, [pc, #192]	; (800de98 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800ddd6:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ddd8:	f001 b81d 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800dddc:	2300      	movs	r3, #0
 800ddde:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dde0:	f001 b819 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 800dde4:	2300      	movs	r3, #0
 800dde6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dde8:	f001 b815 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800ddec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ddf0:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800ddf4:	430b      	orrs	r3, r1
 800ddf6:	d126      	bne.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 800ddf8:	4b25      	ldr	r3, [pc, #148]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ddfa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ddfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800de02:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800de04:	4b22      	ldr	r3, [pc, #136]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de10:	d106      	bne.n	800de20 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800de12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de14:	2b00      	cmp	r3, #0
 800de16:	d103      	bne.n	800de20 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 800de18:	4b1f      	ldr	r3, [pc, #124]	; (800de98 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800de1a:	637b      	str	r3, [r7, #52]	; 0x34
 800de1c:	f000 bffb 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800de20:	4b1b      	ldr	r3, [pc, #108]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de2c:	d107      	bne.n	800de3e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800de2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800de34:	d103      	bne.n	800de3e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800de36:	4b19      	ldr	r3, [pc, #100]	; (800de9c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800de38:	637b      	str	r3, [r7, #52]	; 0x34
 800de3a:	f000 bfec 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800de3e:	2300      	movs	r3, #0
 800de40:	637b      	str	r3, [r7, #52]	; 0x34
 800de42:	f000 bfe8 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800de46:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de4a:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 800de4e:	430b      	orrs	r3, r1
 800de50:	d164      	bne.n	800df1c <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800de52:	4b0f      	ldr	r3, [pc, #60]	; (800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800de54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800de58:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800de5c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800de5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de60:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800de64:	d03d      	beq.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800de66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de68:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800de6c:	d852      	bhi.n	800df14 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800de6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800de74:	d014      	beq.n	800dea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800de76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800de7c:	d84a      	bhi.n	800df14 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800de7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de80:	2b00      	cmp	r3, #0
 800de82:	d01f      	beq.n	800dec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800de84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de86:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800de8a:	d012      	beq.n	800deb2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800de8c:	e042      	b.n	800df14 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800de8e:	bf00      	nop
 800de90:	46020c00 	.word	0x46020c00
 800de94:	0007a120 	.word	0x0007a120
 800de98:	00f42400 	.word	0x00f42400
 800de9c:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7ff fa67 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800deaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800deae:	f000 bfb2 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800deb2:	f107 0318 	add.w	r3, r7, #24
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7ff fbc4 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800debc:	69fb      	ldr	r3, [r7, #28]
 800debe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dec0:	f000 bfa9 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800dec4:	4bab      	ldr	r3, [pc, #684]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800decc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ded0:	d103      	bne.n	800deda <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800ded2:	4ba9      	ldr	r3, [pc, #676]	; (800e178 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800ded4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ded6:	f000 bf9e 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800deda:	2300      	movs	r3, #0
 800dedc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dede:	f000 bf9a 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800dee2:	4ba4      	ldr	r3, [pc, #656]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800dee4:	689b      	ldr	r3, [r3, #8]
 800dee6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800deea:	2b00      	cmp	r3, #0
 800deec:	d005      	beq.n	800defa <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800deee:	4ba1      	ldr	r3, [pc, #644]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800def0:	689b      	ldr	r3, [r3, #8]
 800def2:	0e1b      	lsrs	r3, r3, #24
 800def4:	f003 030f 	and.w	r3, r3, #15
 800def8:	e006      	b.n	800df08 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 800defa:	4b9e      	ldr	r3, [pc, #632]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800defc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800df00:	041b      	lsls	r3, r3, #16
 800df02:	0e1b      	lsrs	r3, r3, #24
 800df04:	f003 030f 	and.w	r3, r3, #15
 800df08:	4a9c      	ldr	r2, [pc, #624]	; (800e17c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800df0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df0e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800df10:	f000 bf81 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 800df14:	2300      	movs	r3, #0
 800df16:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800df18:	f000 bf7d 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800df1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df20:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 800df24:	430b      	orrs	r3, r1
 800df26:	d175      	bne.n	800e014 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800df28:	4b92      	ldr	r3, [pc, #584]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800df2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800df2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800df32:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800df34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df36:	2b00      	cmp	r3, #0
 800df38:	d15b      	bne.n	800dff2 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800df3a:	4b8e      	ldr	r3, [pc, #568]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800df3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800df40:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800df44:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 800df46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df48:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800df4c:	d034      	beq.n	800dfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800df4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df50:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800df54:	d849      	bhi.n	800dfea <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 800df56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800df5c:	d00b      	beq.n	800df76 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800df5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800df64:	d841      	bhi.n	800dfea <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 800df66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d016      	beq.n	800df9a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800df6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df6e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800df72:	d009      	beq.n	800df88 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 800df74:	e039      	b.n	800dfea <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800df76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7ff f9fc 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800df80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df82:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800df84:	f000 bf47 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800df88:	f107 0318 	add.w	r3, r7, #24
 800df8c:	4618      	mov	r0, r3
 800df8e:	f7ff fb59 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800df92:	69fb      	ldr	r3, [r7, #28]
 800df94:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800df96:	f000 bf3e 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800df9a:	4b76      	ldr	r3, [pc, #472]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dfa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dfa6:	d103      	bne.n	800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = HSI48_VALUE;
 800dfa8:	4b73      	ldr	r3, [pc, #460]	; (800e178 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800dfaa:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800dfac:	f000 bf33 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
            frequency = 0U;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800dfb4:	f000 bf2f 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800dfb8:	4b6e      	ldr	r3, [pc, #440]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800dfba:	689b      	ldr	r3, [r3, #8]
 800dfbc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d005      	beq.n	800dfd0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
 800dfc4:	4b6b      	ldr	r3, [pc, #428]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800dfc6:	689b      	ldr	r3, [r3, #8]
 800dfc8:	0e1b      	lsrs	r3, r3, #24
 800dfca:	f003 030f 	and.w	r3, r3, #15
 800dfce:	e006      	b.n	800dfde <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 800dfd0:	4b68      	ldr	r3, [pc, #416]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800dfd2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800dfd6:	041b      	lsls	r3, r3, #16
 800dfd8:	0e1b      	lsrs	r3, r3, #24
 800dfda:	f003 030f 	and.w	r3, r3, #15
 800dfde:	4a67      	ldr	r2, [pc, #412]	; (800e17c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800dfe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfe4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800dfe6:	f000 bf16 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        default :
        {
          frequency = 0U;
 800dfea:	2300      	movs	r3, #0
 800dfec:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800dfee:	f000 bf12 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800dff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dff8:	d108      	bne.n	800e00c <HAL_RCCEx_GetPeriphCLKFreq+0x430>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dffe:	4618      	mov	r0, r3
 800e000:	f7ff f9ba 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800e004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e006:	637b      	str	r3, [r7, #52]	; 0x34
 800e008:	f000 bf05 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else
    {
      frequency = 0U;
 800e00c:	2300      	movs	r3, #0
 800e00e:	637b      	str	r3, [r7, #52]	; 0x34
 800e010:	f000 bf01 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800e014:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e018:	1e51      	subs	r1, r2, #1
 800e01a:	430b      	orrs	r3, r1
 800e01c:	d136      	bne.n	800e08c <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800e01e:	4b55      	ldr	r3, [pc, #340]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e020:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e024:	f003 0303 	and.w	r3, r3, #3
 800e028:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800e02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d104      	bne.n	800e03a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800e030:	f7fe fafc 	bl	800c62c <HAL_RCC_GetPCLK2Freq>
 800e034:	6378      	str	r0, [r7, #52]	; 0x34
 800e036:	f000 beee 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800e03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d104      	bne.n	800e04a <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e040:	f7fe f9be 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e044:	6378      	str	r0, [r7, #52]	; 0x34
 800e046:	f000 bee6 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800e04a:	4b4a      	ldr	r3, [pc, #296]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e056:	d106      	bne.n	800e066 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800e058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e05a:	2b02      	cmp	r3, #2
 800e05c:	d103      	bne.n	800e066 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
    {
      frequency = HSI_VALUE;
 800e05e:	4b48      	ldr	r3, [pc, #288]	; (800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800e060:	637b      	str	r3, [r7, #52]	; 0x34
 800e062:	f000 bed8 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800e066:	4b43      	ldr	r3, [pc, #268]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e068:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e06c:	f003 0302 	and.w	r3, r3, #2
 800e070:	2b02      	cmp	r3, #2
 800e072:	d107      	bne.n	800e084 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 800e074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e076:	2b03      	cmp	r3, #3
 800e078:	d104      	bne.n	800e084 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
    {
      frequency = LSE_VALUE;
 800e07a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e07e:	637b      	str	r3, [r7, #52]	; 0x34
 800e080:	f000 bec9 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800e084:	2300      	movs	r3, #0
 800e086:	637b      	str	r3, [r7, #52]	; 0x34
 800e088:	f000 bec5 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800e08c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e090:	1e91      	subs	r1, r2, #2
 800e092:	430b      	orrs	r3, r1
 800e094:	d136      	bne.n	800e104 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800e096:	4b37      	ldr	r3, [pc, #220]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e09c:	f003 030c 	and.w	r3, r3, #12
 800e0a0:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800e0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d104      	bne.n	800e0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e0a8:	f7fe faac 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e0ac:	6378      	str	r0, [r7, #52]	; 0x34
 800e0ae:	f000 beb2 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800e0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b4:	2b04      	cmp	r3, #4
 800e0b6:	d104      	bne.n	800e0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e0b8:	f7fe f982 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e0bc:	6378      	str	r0, [r7, #52]	; 0x34
 800e0be:	f000 beaa 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800e0c2:	4b2c      	ldr	r3, [pc, #176]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e0ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e0ce:	d106      	bne.n	800e0de <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 800e0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0d2:	2b08      	cmp	r3, #8
 800e0d4:	d103      	bne.n	800e0de <HAL_RCCEx_GetPeriphCLKFreq+0x502>
    {
      frequency = HSI_VALUE;
 800e0d6:	4b2a      	ldr	r3, [pc, #168]	; (800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800e0d8:	637b      	str	r3, [r7, #52]	; 0x34
 800e0da:	f000 be9c 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800e0de:	4b25      	ldr	r3, [pc, #148]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e0e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e0e4:	f003 0302 	and.w	r3, r3, #2
 800e0e8:	2b02      	cmp	r3, #2
 800e0ea:	d107      	bne.n	800e0fc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 800e0ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0ee:	2b0c      	cmp	r3, #12
 800e0f0:	d104      	bne.n	800e0fc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
    {
      frequency = LSE_VALUE;
 800e0f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e0f6:	637b      	str	r3, [r7, #52]	; 0x34
 800e0f8:	f000 be8d 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	637b      	str	r3, [r7, #52]	; 0x34
 800e100:	f000 be89 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800e104:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e108:	1f11      	subs	r1, r2, #4
 800e10a:	430b      	orrs	r3, r1
 800e10c:	d13e      	bne.n	800e18c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800e10e:	4b19      	ldr	r3, [pc, #100]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e114:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e118:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800e11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d104      	bne.n	800e12a <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e120:	f7fe fa70 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e124:	6378      	str	r0, [r7, #52]	; 0x34
 800e126:	f000 be76 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800e12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e12c:	2b10      	cmp	r3, #16
 800e12e:	d104      	bne.n	800e13a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e130:	f7fe f946 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e134:	6378      	str	r0, [r7, #52]	; 0x34
 800e136:	f000 be6e 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800e13a:	4b0e      	ldr	r3, [pc, #56]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e146:	d106      	bne.n	800e156 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800e148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e14a:	2b20      	cmp	r3, #32
 800e14c:	d103      	bne.n	800e156 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 800e14e:	4b0c      	ldr	r3, [pc, #48]	; (800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800e150:	637b      	str	r3, [r7, #52]	; 0x34
 800e152:	f000 be60 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800e156:	4b07      	ldr	r3, [pc, #28]	; (800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e158:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e15c:	f003 0302 	and.w	r3, r3, #2
 800e160:	2b02      	cmp	r3, #2
 800e162:	d10f      	bne.n	800e184 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800e164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e166:	2b30      	cmp	r3, #48	; 0x30
 800e168:	d10c      	bne.n	800e184 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = LSE_VALUE;
 800e16a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e16e:	637b      	str	r3, [r7, #52]	; 0x34
 800e170:	f000 be51 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e174:	46020c00 	.word	0x46020c00
 800e178:	02dc6c00 	.word	0x02dc6c00
 800e17c:	080150fc 	.word	0x080150fc
 800e180:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800e184:	2300      	movs	r3, #0
 800e186:	637b      	str	r3, [r7, #52]	; 0x34
 800e188:	f000 be45 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800e18c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e190:	f1a2 0108 	sub.w	r1, r2, #8
 800e194:	430b      	orrs	r3, r1
 800e196:	d136      	bne.n	800e206 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800e198:	4b9f      	ldr	r3, [pc, #636]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e19a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e19e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e1a2:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800e1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d104      	bne.n	800e1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e1aa:	f7fe fa2b 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e1ae:	6378      	str	r0, [r7, #52]	; 0x34
 800e1b0:	f000 be31 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800e1b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1b6:	2b40      	cmp	r3, #64	; 0x40
 800e1b8:	d104      	bne.n	800e1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e1ba:	f7fe f901 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e1be:	6378      	str	r0, [r7, #52]	; 0x34
 800e1c0:	f000 be29 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800e1c4:	4b94      	ldr	r3, [pc, #592]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e1cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e1d0:	d106      	bne.n	800e1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 800e1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d4:	2b80      	cmp	r3, #128	; 0x80
 800e1d6:	d103      	bne.n	800e1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      frequency = HSI_VALUE;
 800e1d8:	4b90      	ldr	r3, [pc, #576]	; (800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e1da:	637b      	str	r3, [r7, #52]	; 0x34
 800e1dc:	f000 be1b 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800e1e0:	4b8d      	ldr	r3, [pc, #564]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e1e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e1e6:	f003 0302 	and.w	r3, r3, #2
 800e1ea:	2b02      	cmp	r3, #2
 800e1ec:	d107      	bne.n	800e1fe <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 800e1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f0:	2bc0      	cmp	r3, #192	; 0xc0
 800e1f2:	d104      	bne.n	800e1fe <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = LSE_VALUE;
 800e1f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e1f8:	637b      	str	r3, [r7, #52]	; 0x34
 800e1fa:	f000 be0c 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800e1fe:	2300      	movs	r3, #0
 800e200:	637b      	str	r3, [r7, #52]	; 0x34
 800e202:	f000 be08 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800e206:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e20a:	f1a2 0110 	sub.w	r1, r2, #16
 800e20e:	430b      	orrs	r3, r1
 800e210:	d139      	bne.n	800e286 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800e212:	4b81      	ldr	r3, [pc, #516]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e218:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e21c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800e21e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e220:	2b00      	cmp	r3, #0
 800e222:	d104      	bne.n	800e22e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e224:	f7fe f9ee 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e228:	6378      	str	r0, [r7, #52]	; 0x34
 800e22a:	f000 bdf4 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800e22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e230:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e234:	d104      	bne.n	800e240 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e236:	f7fe f8c3 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e23a:	6378      	str	r0, [r7, #52]	; 0x34
 800e23c:	f000 bdeb 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800e240:	4b75      	ldr	r3, [pc, #468]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e248:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e24c:	d107      	bne.n	800e25e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 800e24e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e254:	d103      	bne.n	800e25e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
    {
      frequency = HSI_VALUE;
 800e256:	4b71      	ldr	r3, [pc, #452]	; (800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e258:	637b      	str	r3, [r7, #52]	; 0x34
 800e25a:	f000 bddc 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800e25e:	4b6e      	ldr	r3, [pc, #440]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e260:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e264:	f003 0302 	and.w	r3, r3, #2
 800e268:	2b02      	cmp	r3, #2
 800e26a:	d108      	bne.n	800e27e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 800e26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e26e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e272:	d104      	bne.n	800e27e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = LSE_VALUE;
 800e274:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e278:	637b      	str	r3, [r7, #52]	; 0x34
 800e27a:	f000 bdcc 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800e27e:	2300      	movs	r3, #0
 800e280:	637b      	str	r3, [r7, #52]	; 0x34
 800e282:	f000 bdc8 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800e286:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e28a:	f1a2 0120 	sub.w	r1, r2, #32
 800e28e:	430b      	orrs	r3, r1
 800e290:	d158      	bne.n	800e344 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800e292:	4b61      	ldr	r3, [pc, #388]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e294:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e298:	f003 0307 	and.w	r3, r3, #7
 800e29c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800e29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d104      	bne.n	800e2ae <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800e2a4:	f7fe f9d6 	bl	800c654 <HAL_RCC_GetPCLK3Freq>
 800e2a8:	6378      	str	r0, [r7, #52]	; 0x34
 800e2aa:	f000 bdb4 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800e2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2b0:	2b01      	cmp	r3, #1
 800e2b2:	d104      	bne.n	800e2be <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e2b4:	f7fe f884 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e2b8:	6378      	str	r0, [r7, #52]	; 0x34
 800e2ba:	f000 bdac 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800e2be:	4b56      	ldr	r3, [pc, #344]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e2c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e2ca:	d106      	bne.n	800e2da <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
 800e2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2ce:	2b02      	cmp	r3, #2
 800e2d0:	d103      	bne.n	800e2da <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
    {
      frequency = HSI_VALUE;
 800e2d2:	4b52      	ldr	r3, [pc, #328]	; (800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e2d4:	637b      	str	r3, [r7, #52]	; 0x34
 800e2d6:	f000 bd9e 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800e2da:	4b4f      	ldr	r3, [pc, #316]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e2dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e2e0:	f003 0302 	and.w	r3, r3, #2
 800e2e4:	2b02      	cmp	r3, #2
 800e2e6:	d107      	bne.n	800e2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 800e2e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2ea:	2b03      	cmp	r3, #3
 800e2ec:	d104      	bne.n	800e2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
    {
      frequency = LSE_VALUE;
 800e2ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e2f2:	637b      	str	r3, [r7, #52]	; 0x34
 800e2f4:	f000 bd8f 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800e2f8:	4b47      	ldr	r3, [pc, #284]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f003 0320 	and.w	r3, r3, #32
 800e300:	2b20      	cmp	r3, #32
 800e302:	d11b      	bne.n	800e33c <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 800e304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e306:	2b04      	cmp	r3, #4
 800e308:	d118      	bne.n	800e33c <HAL_RCCEx_GetPeriphCLKFreq+0x760>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e30a:	4b43      	ldr	r3, [pc, #268]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e30c:	689b      	ldr	r3, [r3, #8]
 800e30e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e312:	2b00      	cmp	r3, #0
 800e314:	d005      	beq.n	800e322 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800e316:	4b40      	ldr	r3, [pc, #256]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e318:	689b      	ldr	r3, [r3, #8]
 800e31a:	0e1b      	lsrs	r3, r3, #24
 800e31c:	f003 030f 	and.w	r3, r3, #15
 800e320:	e006      	b.n	800e330 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800e322:	4b3d      	ldr	r3, [pc, #244]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e324:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e328:	041b      	lsls	r3, r3, #16
 800e32a:	0e1b      	lsrs	r3, r3, #24
 800e32c:	f003 030f 	and.w	r3, r3, #15
 800e330:	4a3b      	ldr	r2, [pc, #236]	; (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800e332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e336:	637b      	str	r3, [r7, #52]	; 0x34
 800e338:	f000 bd6d 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800e33c:	2300      	movs	r3, #0
 800e33e:	637b      	str	r3, [r7, #52]	; 0x34
 800e340:	f000 bd69 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800e344:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e348:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800e34c:	430b      	orrs	r3, r1
 800e34e:	d169      	bne.n	800e424 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800e350:	4b31      	ldr	r3, [pc, #196]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e352:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e356:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800e35a:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800e35c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e35e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e362:	d104      	bne.n	800e36e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e364:	f7fe f82c 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e368:	6378      	str	r0, [r7, #52]	; 0x34
 800e36a:	f000 bd54 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800e36e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e370:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e374:	d108      	bne.n	800e388 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e376:	f107 0318 	add.w	r3, r7, #24
 800e37a:	4618      	mov	r0, r3
 800e37c:	f7ff f962 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800e380:	6a3b      	ldr	r3, [r7, #32]
 800e382:	637b      	str	r3, [r7, #52]	; 0x34
 800e384:	f000 bd47 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800e388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d104      	bne.n	800e398 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800e38e:	f7fe f91f 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
 800e392:	6378      	str	r0, [r7, #52]	; 0x34
 800e394:	f000 bd3f 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800e398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e39a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800e39e:	d118      	bne.n	800e3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 800e3a0:	4b1d      	ldr	r3, [pc, #116]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3a2:	689b      	ldr	r3, [r3, #8]
 800e3a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d005      	beq.n	800e3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 800e3ac:	4b1a      	ldr	r3, [pc, #104]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3ae:	689b      	ldr	r3, [r3, #8]
 800e3b0:	0f1b      	lsrs	r3, r3, #28
 800e3b2:	f003 030f 	and.w	r3, r3, #15
 800e3b6:	e006      	b.n	800e3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 800e3b8:	4b17      	ldr	r3, [pc, #92]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e3be:	041b      	lsls	r3, r3, #16
 800e3c0:	0f1b      	lsrs	r3, r3, #28
 800e3c2:	f003 030f 	and.w	r3, r3, #15
 800e3c6:	4a16      	ldr	r2, [pc, #88]	; (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800e3c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e3cc:	637b      	str	r3, [r7, #52]	; 0x34
 800e3ce:	f000 bd22 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800e3d2:	4b11      	ldr	r3, [pc, #68]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e3da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e3de:	d107      	bne.n	800e3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800e3e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e3e6:	d103      	bne.n	800e3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
    {
      frequency = HSE_VALUE;
 800e3e8:	4b0c      	ldr	r3, [pc, #48]	; (800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e3ea:	637b      	str	r3, [r7, #52]	; 0x34
 800e3ec:	f000 bd13 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800e3f0:	4b09      	ldr	r3, [pc, #36]	; (800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e3f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e3fc:	d107      	bne.n	800e40e <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 800e3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e400:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e404:	d103      	bne.n	800e40e <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      frequency = HSI_VALUE;
 800e406:	4b05      	ldr	r3, [pc, #20]	; (800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e408:	637b      	str	r3, [r7, #52]	; 0x34
 800e40a:	f000 bd04 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800e40e:	2300      	movs	r3, #0
 800e410:	637b      	str	r3, [r7, #52]	; 0x34
 800e412:	f000 bd00 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e416:	bf00      	nop
 800e418:	46020c00 	.word	0x46020c00
 800e41c:	00f42400 	.word	0x00f42400
 800e420:	080150fc 	.word	0x080150fc
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800e424:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e428:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800e42c:	430b      	orrs	r3, r1
 800e42e:	d14e      	bne.n	800e4ce <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800e430:	4ba8      	ldr	r3, [pc, #672]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e432:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800e436:	f003 0307 	and.w	r3, r3, #7
 800e43a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800e43c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e43e:	2b04      	cmp	r3, #4
 800e440:	d841      	bhi.n	800e4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800e442:	a201      	add	r2, pc, #4	; (adr r2, 800e448 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>)
 800e444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e448:	0800e481 	.word	0x0800e481
 800e44c:	0800e45d 	.word	0x0800e45d
 800e450:	0800e46f 	.word	0x0800e46f
 800e454:	0800e48b 	.word	0x0800e48b
 800e458:	0800e495 	.word	0x0800e495
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e45c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e460:	4618      	mov	r0, r3
 800e462:	f7fe ff89 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800e466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e468:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e46a:	f000 bcd4 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e46e:	f107 030c 	add.w	r3, r7, #12
 800e472:	4618      	mov	r0, r3
 800e474:	f7ff fa4c 	bl	800d910 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800e478:	693b      	ldr	r3, [r7, #16]
 800e47a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e47c:	f000 bccb 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800e480:	f7fe f8a6 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
 800e484:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e486:	f000 bcc6 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800e48a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800e48e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e490:	f000 bcc1 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e494:	4b8f      	ldr	r3, [pc, #572]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e496:	689b      	ldr	r3, [r3, #8]
 800e498:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d005      	beq.n	800e4ac <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 800e4a0:	4b8c      	ldr	r3, [pc, #560]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e4a2:	689b      	ldr	r3, [r3, #8]
 800e4a4:	0e1b      	lsrs	r3, r3, #24
 800e4a6:	f003 030f 	and.w	r3, r3, #15
 800e4aa:	e006      	b.n	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800e4ac:	4b89      	ldr	r3, [pc, #548]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e4ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e4b2:	041b      	lsls	r3, r3, #16
 800e4b4:	0e1b      	lsrs	r3, r3, #24
 800e4b6:	f003 030f 	and.w	r3, r3, #15
 800e4ba:	4a87      	ldr	r2, [pc, #540]	; (800e6d8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e4bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e4c2:	f000 bca8 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e4ca:	f000 bca4 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800e4ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e4d2:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 800e4d6:	430b      	orrs	r3, r1
 800e4d8:	d15d      	bne.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800e4da:	4b7e      	ldr	r3, [pc, #504]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e4dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e4e0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800e4e4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800e4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e4ec:	d036      	beq.n	800e55c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800e4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e4f4:	d84b      	bhi.n	800e58e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800e4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800e4fc:	d029      	beq.n	800e552 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 800e4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e500:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800e504:	d843      	bhi.n	800e58e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800e506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e508:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e50c:	d013      	beq.n	800e536 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 800e50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e510:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e514:	d83b      	bhi.n	800e58e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800e516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d015      	beq.n	800e548 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800e51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e51e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e522:	d134      	bne.n	800e58e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e524:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e528:	4618      	mov	r0, r3
 800e52a:	f7fe ff25 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800e52e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e530:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e532:	f000 bc70 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e536:	f107 030c 	add.w	r3, r7, #12
 800e53a:	4618      	mov	r0, r3
 800e53c:	f7ff f9e8 	bl	800d910 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800e540:	693b      	ldr	r3, [r7, #16]
 800e542:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e544:	f000 bc67 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800e548:	f7fe f842 	bl	800c5d0 <HAL_RCC_GetHCLKFreq>
 800e54c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e54e:	f000 bc62 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800e552:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800e556:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e558:	f000 bc5d 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e55c:	4b5d      	ldr	r3, [pc, #372]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e55e:	689b      	ldr	r3, [r3, #8]
 800e560:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e564:	2b00      	cmp	r3, #0
 800e566:	d005      	beq.n	800e574 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 800e568:	4b5a      	ldr	r3, [pc, #360]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e56a:	689b      	ldr	r3, [r3, #8]
 800e56c:	0e1b      	lsrs	r3, r3, #24
 800e56e:	f003 030f 	and.w	r3, r3, #15
 800e572:	e006      	b.n	800e582 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800e574:	4b57      	ldr	r3, [pc, #348]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e576:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e57a:	041b      	lsls	r3, r3, #16
 800e57c:	0e1b      	lsrs	r3, r3, #24
 800e57e:	f003 030f 	and.w	r3, r3, #15
 800e582:	4a55      	ldr	r2, [pc, #340]	; (800e6d8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e588:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e58a:	f000 bc44 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800e58e:	2300      	movs	r3, #0
 800e590:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e592:	f000 bc40 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800e596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e59a:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 800e59e:	430b      	orrs	r3, r1
 800e5a0:	d14a      	bne.n	800e638 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800e5a2:	4b4c      	ldr	r3, [pc, #304]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e5a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e5ac:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800e5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d104      	bne.n	800e5be <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e5b4:	f7fe f826 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e5b8:	6378      	str	r0, [r7, #52]	; 0x34
 800e5ba:	f000 bc2c 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800e5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e5c4:	d104      	bne.n	800e5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e5c6:	f7fd fefb 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e5ca:	6378      	str	r0, [r7, #52]	; 0x34
 800e5cc:	f000 bc23 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800e5d0:	4b40      	ldr	r3, [pc, #256]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e5d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e5dc:	d107      	bne.n	800e5ee <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 800e5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5e4:	d103      	bne.n	800e5ee <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
    {
      frequency = HSI_VALUE;
 800e5e6:	4b3d      	ldr	r3, [pc, #244]	; (800e6dc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800e5e8:	637b      	str	r3, [r7, #52]	; 0x34
 800e5ea:	f000 bc14 	b.w	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800e5ee:	4b39      	ldr	r3, [pc, #228]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	f003 0320 	and.w	r3, r3, #32
 800e5f6:	2b20      	cmp	r3, #32
 800e5f8:	d11b      	bne.n	800e632 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 800e5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e600:	d117      	bne.n	800e632 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e602:	4b34      	ldr	r3, [pc, #208]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e604:	689b      	ldr	r3, [r3, #8]
 800e606:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d005      	beq.n	800e61a <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 800e60e:	4b31      	ldr	r3, [pc, #196]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e610:	689b      	ldr	r3, [r3, #8]
 800e612:	0e1b      	lsrs	r3, r3, #24
 800e614:	f003 030f 	and.w	r3, r3, #15
 800e618:	e006      	b.n	800e628 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800e61a:	4b2e      	ldr	r3, [pc, #184]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e61c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e620:	041b      	lsls	r3, r3, #16
 800e622:	0e1b      	lsrs	r3, r3, #24
 800e624:	f003 030f 	and.w	r3, r3, #15
 800e628:	4a2b      	ldr	r2, [pc, #172]	; (800e6d8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e62a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e62e:	637b      	str	r3, [r7, #52]	; 0x34
 800e630:	e3f1      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800e632:	2300      	movs	r3, #0
 800e634:	637b      	str	r3, [r7, #52]	; 0x34
 800e636:	e3ee      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800e638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e63c:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 800e640:	430b      	orrs	r3, r1
 800e642:	d14d      	bne.n	800e6e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800e644:	4b23      	ldr	r3, [pc, #140]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e64a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e64e:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800e650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e652:	2b00      	cmp	r3, #0
 800e654:	d103      	bne.n	800e65e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e656:	f7fd ffd5 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e65a:	6378      	str	r0, [r7, #52]	; 0x34
 800e65c:	e3db      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800e65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e664:	d103      	bne.n	800e66e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e666:	f7fd feab 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e66a:	6378      	str	r0, [r7, #52]	; 0x34
 800e66c:	e3d3      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800e66e:	4b19      	ldr	r3, [pc, #100]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e676:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e67a:	d106      	bne.n	800e68a <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 800e67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e67e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e682:	d102      	bne.n	800e68a <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    {
      frequency = HSI_VALUE;
 800e684:	4b15      	ldr	r3, [pc, #84]	; (800e6dc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800e686:	637b      	str	r3, [r7, #52]	; 0x34
 800e688:	e3c5      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800e68a:	4b12      	ldr	r3, [pc, #72]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f003 0320 	and.w	r3, r3, #32
 800e692:	2b20      	cmp	r3, #32
 800e694:	d11b      	bne.n	800e6ce <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 800e696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e698:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e69c:	d117      	bne.n	800e6ce <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e69e:	4b0d      	ldr	r3, [pc, #52]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e6a0:	689b      	ldr	r3, [r3, #8]
 800e6a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d005      	beq.n	800e6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xada>
 800e6aa:	4b0a      	ldr	r3, [pc, #40]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e6ac:	689b      	ldr	r3, [r3, #8]
 800e6ae:	0e1b      	lsrs	r3, r3, #24
 800e6b0:	f003 030f 	and.w	r3, r3, #15
 800e6b4:	e006      	b.n	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800e6b6:	4b07      	ldr	r3, [pc, #28]	; (800e6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e6b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e6bc:	041b      	lsls	r3, r3, #16
 800e6be:	0e1b      	lsrs	r3, r3, #24
 800e6c0:	f003 030f 	and.w	r3, r3, #15
 800e6c4:	4a04      	ldr	r2, [pc, #16]	; (800e6d8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e6c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6ca:	637b      	str	r3, [r7, #52]	; 0x34
 800e6cc:	e3a3      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	637b      	str	r3, [r7, #52]	; 0x34
 800e6d2:	e3a0      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e6d4:	46020c00 	.word	0x46020c00
 800e6d8:	080150fc 	.word	0x080150fc
 800e6dc:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800e6e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6e4:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800e6e8:	430b      	orrs	r3, r1
 800e6ea:	d148      	bne.n	800e77e <HAL_RCCEx_GetPeriphCLKFreq+0xba2>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800e6ec:	4b9d      	ldr	r3, [pc, #628]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e6ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e6f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e6f6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800e6f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6fa:	2bc0      	cmp	r3, #192	; 0xc0
 800e6fc:	d024      	beq.n	800e748 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800e6fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e700:	2bc0      	cmp	r3, #192	; 0xc0
 800e702:	d839      	bhi.n	800e778 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 800e704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e706:	2b80      	cmp	r3, #128	; 0x80
 800e708:	d00d      	beq.n	800e726 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 800e70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e70c:	2b80      	cmp	r3, #128	; 0x80
 800e70e:	d833      	bhi.n	800e778 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 800e710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e712:	2b00      	cmp	r3, #0
 800e714:	d003      	beq.n	800e71e <HAL_RCCEx_GetPeriphCLKFreq+0xb42>
 800e716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e718:	2b40      	cmp	r3, #64	; 0x40
 800e71a:	d011      	beq.n	800e740 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800e71c:	e02c      	b.n	800e778 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800e71e:	f7fd ff99 	bl	800c654 <HAL_RCC_GetPCLK3Freq>
 800e722:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e724:	e377      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e726:	4b8f      	ldr	r3, [pc, #572]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e72e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e732:	d102      	bne.n	800e73a <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
        {
          frequency = HSI_VALUE;
 800e734:	4b8c      	ldr	r3, [pc, #560]	; (800e968 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800e736:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800e738:	e36d      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800e73a:	2300      	movs	r3, #0
 800e73c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e73e:	e36a      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800e740:	f7fd fe3e 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e744:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e746:	e366      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 800e748:	4b86      	ldr	r3, [pc, #536]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e74a:	689b      	ldr	r3, [r3, #8]
 800e74c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e750:	2b00      	cmp	r3, #0
 800e752:	d005      	beq.n	800e760 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800e754:	4b83      	ldr	r3, [pc, #524]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e756:	689b      	ldr	r3, [r3, #8]
 800e758:	0f1b      	lsrs	r3, r3, #28
 800e75a:	f003 030f 	and.w	r3, r3, #15
 800e75e:	e006      	b.n	800e76e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800e760:	4b80      	ldr	r3, [pc, #512]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e762:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e766:	041b      	lsls	r3, r3, #16
 800e768:	0f1b      	lsrs	r3, r3, #28
 800e76a:	f003 030f 	and.w	r3, r3, #15
 800e76e:	4a7f      	ldr	r2, [pc, #508]	; (800e96c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e774:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e776:	e34e      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      default:
      {
        frequency = 0U;
 800e778:	2300      	movs	r3, #0
 800e77a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e77c:	e34b      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800e77e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e782:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 800e786:	430b      	orrs	r3, r1
 800e788:	d147      	bne.n	800e81a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800e78a:	4b76      	ldr	r3, [pc, #472]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e78c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e790:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e794:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800e796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d103      	bne.n	800e7a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e79c:	f7fd ff32 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e7a0:	6378      	str	r0, [r7, #52]	; 0x34
 800e7a2:	e338      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800e7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e7aa:	d103      	bne.n	800e7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e7ac:	f7fd fe08 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800e7b0:	6378      	str	r0, [r7, #52]	; 0x34
 800e7b2:	e330      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800e7b4:	4b6b      	ldr	r3, [pc, #428]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e7bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e7c0:	d106      	bne.n	800e7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800e7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e7c8:	d102      	bne.n	800e7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HSI_VALUE;
 800e7ca:	4b67      	ldr	r3, [pc, #412]	; (800e968 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800e7cc:	637b      	str	r3, [r7, #52]	; 0x34
 800e7ce:	e322      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800e7d0:	4b64      	ldr	r3, [pc, #400]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f003 0320 	and.w	r3, r3, #32
 800e7d8:	2b20      	cmp	r3, #32
 800e7da:	d11b      	bne.n	800e814 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 800e7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7de:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800e7e2:	d117      	bne.n	800e814 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e7e4:	4b5f      	ldr	r3, [pc, #380]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e7e6:	689b      	ldr	r3, [r3, #8]
 800e7e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d005      	beq.n	800e7fc <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 800e7f0:	4b5c      	ldr	r3, [pc, #368]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	0e1b      	lsrs	r3, r3, #24
 800e7f6:	f003 030f 	and.w	r3, r3, #15
 800e7fa:	e006      	b.n	800e80a <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 800e7fc:	4b59      	ldr	r3, [pc, #356]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e7fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e802:	041b      	lsls	r3, r3, #16
 800e804:	0e1b      	lsrs	r3, r3, #24
 800e806:	f003 030f 	and.w	r3, r3, #15
 800e80a:	4a58      	ldr	r2, [pc, #352]	; (800e96c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e80c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e810:	637b      	str	r3, [r7, #52]	; 0x34
 800e812:	e300      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800e814:	2300      	movs	r3, #0
 800e816:	637b      	str	r3, [r7, #52]	; 0x34
 800e818:	e2fd      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800e81a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e81e:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800e822:	430b      	orrs	r3, r1
 800e824:	d15b      	bne.n	800e8de <HAL_RCCEx_GetPeriphCLKFreq+0xd02>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800e826:	4b4f      	ldr	r3, [pc, #316]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e828:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e82c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e830:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800e832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e834:	2b00      	cmp	r3, #0
 800e836:	d117      	bne.n	800e868 <HAL_RCCEx_GetPeriphCLKFreq+0xc8c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e838:	4b4a      	ldr	r3, [pc, #296]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e83a:	689b      	ldr	r3, [r3, #8]
 800e83c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e840:	2b00      	cmp	r3, #0
 800e842:	d005      	beq.n	800e850 <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
 800e844:	4b47      	ldr	r3, [pc, #284]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e846:	689b      	ldr	r3, [r3, #8]
 800e848:	0e1b      	lsrs	r3, r3, #24
 800e84a:	f003 030f 	and.w	r3, r3, #15
 800e84e:	e006      	b.n	800e85e <HAL_RCCEx_GetPeriphCLKFreq+0xc82>
 800e850:	4b44      	ldr	r3, [pc, #272]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e852:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e856:	041b      	lsls	r3, r3, #16
 800e858:	0e1b      	lsrs	r3, r3, #24
 800e85a:	f003 030f 	and.w	r3, r3, #15
 800e85e:	4a43      	ldr	r2, [pc, #268]	; (800e96c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e864:	637b      	str	r3, [r7, #52]	; 0x34
 800e866:	e2d6      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800e868:	4b3e      	ldr	r3, [pc, #248]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e86a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e86e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e872:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e876:	d112      	bne.n	800e89e <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
 800e878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e87a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e87e:	d10e      	bne.n	800e89e <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e880:	4b38      	ldr	r3, [pc, #224]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e882:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e88a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e88e:	d102      	bne.n	800e896 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
      {
        frequency = LSI_VALUE / 128U;
 800e890:	23fa      	movs	r3, #250	; 0xfa
 800e892:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e894:	e2bf      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800e896:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e89a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e89c:	e2bb      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800e89e:	4b31      	ldr	r3, [pc, #196]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e8a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e8aa:	d106      	bne.n	800e8ba <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
 800e8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e8b2:	d102      	bne.n	800e8ba <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
    {
      frequency = HSI_VALUE;
 800e8b4:	4b2c      	ldr	r3, [pc, #176]	; (800e968 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800e8b6:	637b      	str	r3, [r7, #52]	; 0x34
 800e8b8:	e2ad      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800e8ba:	4b2a      	ldr	r3, [pc, #168]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e8c0:	f003 0302 	and.w	r3, r3, #2
 800e8c4:	2b02      	cmp	r3, #2
 800e8c6:	d107      	bne.n	800e8d8 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 800e8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e8ce:	d103      	bne.n	800e8d8 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
    {
      frequency = LSE_VALUE;
 800e8d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e8d4:	637b      	str	r3, [r7, #52]	; 0x34
 800e8d6:	e29e      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	637b      	str	r3, [r7, #52]	; 0x34
 800e8dc:	e29b      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800e8de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e8e2:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800e8e6:	430b      	orrs	r3, r1
 800e8e8:	d162      	bne.n	800e9b0 <HAL_RCCEx_GetPeriphCLKFreq+0xdd4>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e8ea:	4b1e      	ldr	r3, [pc, #120]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e8f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e8f4:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800e8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d117      	bne.n	800e92c <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e8fc:	4b19      	ldr	r3, [pc, #100]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8fe:	689b      	ldr	r3, [r3, #8]
 800e900:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e904:	2b00      	cmp	r3, #0
 800e906:	d005      	beq.n	800e914 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 800e908:	4b16      	ldr	r3, [pc, #88]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e90a:	689b      	ldr	r3, [r3, #8]
 800e90c:	0e1b      	lsrs	r3, r3, #24
 800e90e:	f003 030f 	and.w	r3, r3, #15
 800e912:	e006      	b.n	800e922 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800e914:	4b13      	ldr	r3, [pc, #76]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e916:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e91a:	041b      	lsls	r3, r3, #16
 800e91c:	0e1b      	lsrs	r3, r3, #24
 800e91e:	f003 030f 	and.w	r3, r3, #15
 800e922:	4a12      	ldr	r2, [pc, #72]	; (800e96c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e928:	637b      	str	r3, [r7, #52]	; 0x34
 800e92a:	e274      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800e92c:	4b0d      	ldr	r3, [pc, #52]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e92e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e932:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e936:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e93a:	d119      	bne.n	800e970 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
 800e93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e93e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e942:	d115      	bne.n	800e970 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e944:	4b07      	ldr	r3, [pc, #28]	; (800e964 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e94a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e94e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e952:	d102      	bne.n	800e95a <HAL_RCCEx_GetPeriphCLKFreq+0xd7e>
      {
        frequency = LSI_VALUE / 128U;
 800e954:	23fa      	movs	r3, #250	; 0xfa
 800e956:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e958:	e25d      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800e95a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e95e:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e960:	e259      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e962:	bf00      	nop
 800e964:	46020c00 	.word	0x46020c00
 800e968:	00f42400 	.word	0x00f42400
 800e96c:	080150fc 	.word	0x080150fc
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800e970:	4b9d      	ldr	r3, [pc, #628]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e97c:	d106      	bne.n	800e98c <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 800e97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e980:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e984:	d102      	bne.n	800e98c <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
    {
      frequency = HSI_VALUE;
 800e986:	4b99      	ldr	r3, [pc, #612]	; (800ebec <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800e988:	637b      	str	r3, [r7, #52]	; 0x34
 800e98a:	e244      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800e98c:	4b96      	ldr	r3, [pc, #600]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800e98e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e992:	f003 0302 	and.w	r3, r3, #2
 800e996:	2b02      	cmp	r3, #2
 800e998:	d107      	bne.n	800e9aa <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
 800e99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e99c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e9a0:	d103      	bne.n	800e9aa <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
    {
      frequency = LSE_VALUE;
 800e9a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9a6:	637b      	str	r3, [r7, #52]	; 0x34
 800e9a8:	e235      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	637b      	str	r3, [r7, #52]	; 0x34
 800e9ae:	e232      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800e9b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9b4:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800e9b8:	430b      	orrs	r3, r1
 800e9ba:	d147      	bne.n	800ea4c <HAL_RCCEx_GetPeriphCLKFreq+0xe70>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800e9bc:	4b8a      	ldr	r3, [pc, #552]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800e9be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e9c2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800e9c6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800e9c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d103      	bne.n	800e9d6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e9ce:	f7fd fe19 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800e9d2:	6378      	str	r0, [r7, #52]	; 0x34
 800e9d4:	e21f      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800e9d6:	4b84      	ldr	r3, [pc, #528]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800e9d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e9dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e9e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e9e4:	d112      	bne.n	800ea0c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800e9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e9ec:	d10e      	bne.n	800ea0c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e9ee:	4b7e      	ldr	r3, [pc, #504]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800e9f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e9f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e9f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e9fc:	d102      	bne.n	800ea04 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
      {
        frequency = LSI_VALUE / 128U;
 800e9fe:	23fa      	movs	r3, #250	; 0xfa
 800ea00:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ea02:	e208      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800ea04:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ea08:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ea0a:	e204      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800ea0c:	4b76      	ldr	r3, [pc, #472]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ea14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea18:	d106      	bne.n	800ea28 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 800ea1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea1c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ea20:	d102      	bne.n	800ea28 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
    {
      frequency = HSI_VALUE;
 800ea22:	4b72      	ldr	r3, [pc, #456]	; (800ebec <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800ea24:	637b      	str	r3, [r7, #52]	; 0x34
 800ea26:	e1f6      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800ea28:	4b6f      	ldr	r3, [pc, #444]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ea2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ea2e:	f003 0302 	and.w	r3, r3, #2
 800ea32:	2b02      	cmp	r3, #2
 800ea34:	d107      	bne.n	800ea46 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800ea36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea38:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ea3c:	d103      	bne.n	800ea46 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    {
      frequency = LSE_VALUE;
 800ea3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ea42:	637b      	str	r3, [r7, #52]	; 0x34
 800ea44:	e1e7      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800ea46:	2300      	movs	r3, #0
 800ea48:	637b      	str	r3, [r7, #52]	; 0x34
 800ea4a:	e1e4      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800ea4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea50:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 800ea54:	430b      	orrs	r3, r1
 800ea56:	d12d      	bne.n	800eab4 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800ea58:	4b63      	ldr	r3, [pc, #396]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ea5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ea5e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800ea62:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800ea64:	4b60      	ldr	r3, [pc, #384]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ea6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ea70:	d105      	bne.n	800ea7e <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 800ea72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d102      	bne.n	800ea7e <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HSE_VALUE;
 800ea78:	4b5c      	ldr	r3, [pc, #368]	; (800ebec <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800ea7a:	637b      	str	r3, [r7, #52]	; 0x34
 800ea7c:	e1cb      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800ea7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ea84:	d107      	bne.n	800ea96 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ea86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f7fe fc74 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800ea90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea92:	637b      	str	r3, [r7, #52]	; 0x34
 800ea94:	e1bf      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800ea96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ea9c:	d107      	bne.n	800eaae <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea9e:	f107 0318 	add.w	r3, r7, #24
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f7fe fdce 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800eaa8:	69bb      	ldr	r3, [r7, #24]
 800eaaa:	637b      	str	r3, [r7, #52]	; 0x34
 800eaac:	e1b3      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800eaae:	2300      	movs	r3, #0
 800eab0:	637b      	str	r3, [r7, #52]	; 0x34
 800eab2:	e1b0      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800eab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eab8:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 800eabc:	430b      	orrs	r3, r1
 800eabe:	d14d      	bne.n	800eb5c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800eac0:	4b49      	ldr	r3, [pc, #292]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800eac6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800eaca:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800eacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eace:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ead2:	d028      	beq.n	800eb26 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 800ead4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ead6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800eada:	d83c      	bhi.n	800eb56 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 800eadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eade:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eae2:	d013      	beq.n	800eb0c <HAL_RCCEx_GetPeriphCLKFreq+0xf30>
 800eae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eae6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eaea:	d834      	bhi.n	800eb56 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 800eaec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d004      	beq.n	800eafc <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800eaf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaf4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eaf8:	d004      	beq.n	800eb04 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
 800eafa:	e02c      	b.n	800eb56 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800eafc:	f7fd fd96 	bl	800c62c <HAL_RCC_GetPCLK2Freq>
 800eb00:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800eb02:	e188      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800eb04:	f7fd fc5c 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800eb08:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800eb0a:	e184      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800eb0c:	4b36      	ldr	r3, [pc, #216]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eb14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb18:	d102      	bne.n	800eb20 <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
        {
          frequency = HSI_VALUE;
 800eb1a:	4b34      	ldr	r3, [pc, #208]	; (800ebec <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800eb1c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800eb1e:	e17a      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800eb20:	2300      	movs	r3, #0
 800eb22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800eb24:	e177      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800eb26:	4b30      	ldr	r3, [pc, #192]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb28:	689b      	ldr	r3, [r3, #8]
 800eb2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d005      	beq.n	800eb3e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 800eb32:	4b2d      	ldr	r3, [pc, #180]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb34:	689b      	ldr	r3, [r3, #8]
 800eb36:	0e1b      	lsrs	r3, r3, #24
 800eb38:	f003 030f 	and.w	r3, r3, #15
 800eb3c:	e006      	b.n	800eb4c <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 800eb3e:	4b2a      	ldr	r3, [pc, #168]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800eb44:	041b      	lsls	r3, r3, #16
 800eb46:	0e1b      	lsrs	r3, r3, #24
 800eb48:	f003 030f 	and.w	r3, r3, #15
 800eb4c:	4a28      	ldr	r2, [pc, #160]	; (800ebf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1014>)
 800eb4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb52:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800eb54:	e15f      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800eb56:	2300      	movs	r3, #0
 800eb58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800eb5a:	e15c      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800eb5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb60:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 800eb64:	430b      	orrs	r3, r1
 800eb66:	d154      	bne.n	800ec12 <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800eb68:	4b1f      	ldr	r3, [pc, #124]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800eb6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800eb72:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800eb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800eb7a:	d028      	beq.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 800eb7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb7e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800eb82:	d843      	bhi.n	800ec0c <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 800eb84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800eb8a:	d013      	beq.n	800ebb4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 800eb8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800eb92:	d83b      	bhi.n	800ec0c <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 800eb94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d004      	beq.n	800eba4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 800eb9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eba0:	d004      	beq.n	800ebac <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800eba2:	e033      	b.n	800ec0c <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800eba4:	f7fd fd2e 	bl	800c604 <HAL_RCC_GetPCLK1Freq>
 800eba8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ebaa:	e134      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800ebac:	f7fd fc08 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800ebb0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ebb2:	e130      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ebb4:	4b0c      	ldr	r3, [pc, #48]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ebbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ebc0:	d102      	bne.n	800ebc8 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800ebc2:	4b0a      	ldr	r3, [pc, #40]	; (800ebec <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800ebc4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ebc6:	e126      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800ebc8:	2300      	movs	r3, #0
 800ebca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ebcc:	e123      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ebce:	4b06      	ldr	r3, [pc, #24]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ebd0:	689b      	ldr	r3, [r3, #8]
 800ebd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d00c      	beq.n	800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1018>
 800ebda:	4b03      	ldr	r3, [pc, #12]	; (800ebe8 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ebdc:	689b      	ldr	r3, [r3, #8]
 800ebde:	0e1b      	lsrs	r3, r3, #24
 800ebe0:	f003 030f 	and.w	r3, r3, #15
 800ebe4:	e00d      	b.n	800ec02 <HAL_RCCEx_GetPeriphCLKFreq+0x1026>
 800ebe6:	bf00      	nop
 800ebe8:	46020c00 	.word	0x46020c00
 800ebec:	00f42400 	.word	0x00f42400
 800ebf0:	080150fc 	.word	0x080150fc
 800ebf4:	4b8a      	ldr	r3, [pc, #552]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ebf6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ebfa:	041b      	lsls	r3, r3, #16
 800ebfc:	0e1b      	lsrs	r3, r3, #24
 800ebfe:	f003 030f 	and.w	r3, r3, #15
 800ec02:	4a88      	ldr	r2, [pc, #544]	; (800ee24 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800ec04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec08:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ec0a:	e104      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ec10:	e101      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800ec12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec16:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 800ec1a:	430b      	orrs	r3, r1
 800ec1c:	d16e      	bne.n	800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x1120>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ec1e:	4b80      	ldr	r3, [pc, #512]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ec20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ec24:	f003 0318 	and.w	r3, r3, #24
 800ec28:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800ec2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec2c:	2b18      	cmp	r3, #24
 800ec2e:	d862      	bhi.n	800ecf6 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 800ec30:	a201      	add	r2, pc, #4	; (adr r2, 800ec38 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>)
 800ec32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec36:	bf00      	nop
 800ec38:	0800ec9d 	.word	0x0800ec9d
 800ec3c:	0800ecf7 	.word	0x0800ecf7
 800ec40:	0800ecf7 	.word	0x0800ecf7
 800ec44:	0800ecf7 	.word	0x0800ecf7
 800ec48:	0800ecf7 	.word	0x0800ecf7
 800ec4c:	0800ecf7 	.word	0x0800ecf7
 800ec50:	0800ecf7 	.word	0x0800ecf7
 800ec54:	0800ecf7 	.word	0x0800ecf7
 800ec58:	0800eca5 	.word	0x0800eca5
 800ec5c:	0800ecf7 	.word	0x0800ecf7
 800ec60:	0800ecf7 	.word	0x0800ecf7
 800ec64:	0800ecf7 	.word	0x0800ecf7
 800ec68:	0800ecf7 	.word	0x0800ecf7
 800ec6c:	0800ecf7 	.word	0x0800ecf7
 800ec70:	0800ecf7 	.word	0x0800ecf7
 800ec74:	0800ecf7 	.word	0x0800ecf7
 800ec78:	0800ecad 	.word	0x0800ecad
 800ec7c:	0800ecf7 	.word	0x0800ecf7
 800ec80:	0800ecf7 	.word	0x0800ecf7
 800ec84:	0800ecf7 	.word	0x0800ecf7
 800ec88:	0800ecf7 	.word	0x0800ecf7
 800ec8c:	0800ecf7 	.word	0x0800ecf7
 800ec90:	0800ecf7 	.word	0x0800ecf7
 800ec94:	0800ecf7 	.word	0x0800ecf7
 800ec98:	0800ecc7 	.word	0x0800ecc7
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 800ec9c:	f7fd fcda 	bl	800c654 <HAL_RCC_GetPCLK3Freq>
 800eca0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800eca2:	e0b8      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800eca4:	f7fd fb8c 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800eca8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ecaa:	e0b4      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ecac:	4b5c      	ldr	r3, [pc, #368]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ecb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ecb8:	d102      	bne.n	800ecc0 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
        {
          frequency = HSI_VALUE;
 800ecba:	4b5b      	ldr	r3, [pc, #364]	; (800ee28 <HAL_RCCEx_GetPeriphCLKFreq+0x124c>)
 800ecbc:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ecbe:	e0aa      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ecc4:	e0a7      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ecc6:	4b56      	ldr	r3, [pc, #344]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ecc8:	689b      	ldr	r3, [r3, #8]
 800ecca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d005      	beq.n	800ecde <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800ecd2:	4b53      	ldr	r3, [pc, #332]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ecd4:	689b      	ldr	r3, [r3, #8]
 800ecd6:	0e1b      	lsrs	r3, r3, #24
 800ecd8:	f003 030f 	and.w	r3, r3, #15
 800ecdc:	e006      	b.n	800ecec <HAL_RCCEx_GetPeriphCLKFreq+0x1110>
 800ecde:	4b50      	ldr	r3, [pc, #320]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ece0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ece4:	041b      	lsls	r3, r3, #16
 800ece6:	0e1b      	lsrs	r3, r3, #24
 800ece8:	f003 030f 	and.w	r3, r3, #15
 800ecec:	4a4d      	ldr	r2, [pc, #308]	; (800ee24 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800ecee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecf2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ecf4:	e08f      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ecfa:	e08c      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800ecfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed00:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 800ed04:	430b      	orrs	r3, r1
 800ed06:	d14c      	bne.n	800eda2 <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800ed08:	4b45      	ldr	r3, [pc, #276]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ed0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ed0e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ed12:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800ed14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed16:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ed1a:	d013      	beq.n	800ed44 <HAL_RCCEx_GetPeriphCLKFreq+0x1168>
 800ed1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed1e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ed22:	d83b      	bhi.n	800ed9c <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800ed24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ed2a:	d013      	beq.n	800ed54 <HAL_RCCEx_GetPeriphCLKFreq+0x1178>
 800ed2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ed32:	d833      	bhi.n	800ed9c <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800ed34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d014      	beq.n	800ed64 <HAL_RCCEx_GetPeriphCLKFreq+0x1188>
 800ed3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed40:	d014      	beq.n	800ed6c <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 800ed42:	e02b      	b.n	800ed9c <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ed44:	f107 0318 	add.w	r3, r7, #24
 800ed48:	4618      	mov	r0, r3
 800ed4a:	f7fe fc7b 	bl	800d644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800ed4e:	69fb      	ldr	r3, [r7, #28]
 800ed50:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ed52:	e060      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ed54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ed58:	4618      	mov	r0, r3
 800ed5a:	f7fe fb0d 	bl	800d378 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800ed5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed60:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ed62:	e058      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800ed64:	f7fd fb2c 	bl	800c3c0 <HAL_RCC_GetSysClockFreq>
 800ed68:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ed6a:	e054      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ed6c:	4b2c      	ldr	r3, [pc, #176]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ed6e:	689b      	ldr	r3, [r3, #8]
 800ed70:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d005      	beq.n	800ed84 <HAL_RCCEx_GetPeriphCLKFreq+0x11a8>
 800ed78:	4b29      	ldr	r3, [pc, #164]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ed7a:	689b      	ldr	r3, [r3, #8]
 800ed7c:	0e1b      	lsrs	r3, r3, #24
 800ed7e:	f003 030f 	and.w	r3, r3, #15
 800ed82:	e006      	b.n	800ed92 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 800ed84:	4b26      	ldr	r3, [pc, #152]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ed86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ed8a:	041b      	lsls	r3, r3, #16
 800ed8c:	0e1b      	lsrs	r3, r3, #24
 800ed8e:	f003 030f 	and.w	r3, r3, #15
 800ed92:	4a24      	ldr	r2, [pc, #144]	; (800ee24 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800ed94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed98:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ed9a:	e03c      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800eda0:	e039      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800eda2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eda6:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 800edaa:	430b      	orrs	r3, r1
 800edac:	d131      	bne.n	800ee12 <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800edae:	4b1c      	ldr	r3, [pc, #112]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800edb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800edb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800edb8:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800edba:	4b19      	ldr	r3, [pc, #100]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800edbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800edc0:	f003 0302 	and.w	r3, r3, #2
 800edc4:	2b02      	cmp	r3, #2
 800edc6:	d106      	bne.n	800edd6 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
 800edc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d103      	bne.n	800edd6 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
    {
      frequency = LSE_VALUE;
 800edce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800edd2:	637b      	str	r3, [r7, #52]	; 0x34
 800edd4:	e01f      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800edd6:	4b12      	ldr	r3, [pc, #72]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800edd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eddc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ede0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ede4:	d112      	bne.n	800ee0c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
 800ede6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ede8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800edec:	d10e      	bne.n	800ee0c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800edee:	4b0c      	ldr	r3, [pc, #48]	; (800ee20 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800edf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800edf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800edf8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800edfc:	d102      	bne.n	800ee04 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>
      {
        frequency = LSI_VALUE / 128U;
 800edfe:	23fa      	movs	r3, #250	; 0xfa
 800ee00:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ee02:	e008      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800ee04:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ee08:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ee0a:	e004      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	637b      	str	r3, [r7, #52]	; 0x34
 800ee10:	e001      	b.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }

  }
  else
  {
    frequency = 0;
 800ee12:	2300      	movs	r3, #0
 800ee14:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 800ee16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ee18:	4618      	mov	r0, r3
 800ee1a:	3738      	adds	r7, #56	; 0x38
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	bd80      	pop	{r7, pc}
 800ee20:	46020c00 	.word	0x46020c00
 800ee24:	080150fc 	.word	0x080150fc
 800ee28:	00f42400 	.word	0x00f42400

0800ee2c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b084      	sub	sp, #16
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800ee34:	4b47      	ldr	r3, [pc, #284]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	4a46      	ldr	r2, [pc, #280]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ee3a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ee3e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ee40:	f7f7 fde6 	bl	8006a10 <HAL_GetTick>
 800ee44:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee46:	e008      	b.n	800ee5a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ee48:	f7f7 fde2 	bl	8006a10 <HAL_GetTick>
 800ee4c:	4602      	mov	r2, r0
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	1ad3      	subs	r3, r2, r3
 800ee52:	2b02      	cmp	r3, #2
 800ee54:	d901      	bls.n	800ee5a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800ee56:	2303      	movs	r3, #3
 800ee58:	e077      	b.n	800ef4a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee5a:	4b3e      	ldr	r3, [pc, #248]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d1f0      	bne.n	800ee48 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800ee66:	4b3b      	ldr	r3, [pc, #236]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ee68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee6a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ee6e:	f023 0303 	bic.w	r3, r3, #3
 800ee72:	687a      	ldr	r2, [r7, #4]
 800ee74:	6811      	ldr	r1, [r2, #0]
 800ee76:	687a      	ldr	r2, [r7, #4]
 800ee78:	6852      	ldr	r2, [r2, #4]
 800ee7a:	3a01      	subs	r2, #1
 800ee7c:	0212      	lsls	r2, r2, #8
 800ee7e:	430a      	orrs	r2, r1
 800ee80:	4934      	ldr	r1, [pc, #208]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ee82:	4313      	orrs	r3, r2
 800ee84:	62cb      	str	r3, [r1, #44]	; 0x2c
 800ee86:	4b33      	ldr	r3, [pc, #204]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ee88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ee8a:	4b33      	ldr	r3, [pc, #204]	; (800ef58 <RCCEx_PLL2_Config+0x12c>)
 800ee8c:	4013      	ands	r3, r2
 800ee8e:	687a      	ldr	r2, [r7, #4]
 800ee90:	6892      	ldr	r2, [r2, #8]
 800ee92:	3a01      	subs	r2, #1
 800ee94:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800ee98:	687a      	ldr	r2, [r7, #4]
 800ee9a:	68d2      	ldr	r2, [r2, #12]
 800ee9c:	3a01      	subs	r2, #1
 800ee9e:	0252      	lsls	r2, r2, #9
 800eea0:	b292      	uxth	r2, r2
 800eea2:	4311      	orrs	r1, r2
 800eea4:	687a      	ldr	r2, [r7, #4]
 800eea6:	6912      	ldr	r2, [r2, #16]
 800eea8:	3a01      	subs	r2, #1
 800eeaa:	0412      	lsls	r2, r2, #16
 800eeac:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800eeb0:	4311      	orrs	r1, r2
 800eeb2:	687a      	ldr	r2, [r7, #4]
 800eeb4:	6952      	ldr	r2, [r2, #20]
 800eeb6:	3a01      	subs	r2, #1
 800eeb8:	0612      	lsls	r2, r2, #24
 800eeba:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800eebe:	430a      	orrs	r2, r1
 800eec0:	4924      	ldr	r1, [pc, #144]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eec2:	4313      	orrs	r3, r2
 800eec4:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800eec6:	4b23      	ldr	r3, [pc, #140]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eeca:	f023 020c 	bic.w	r2, r3, #12
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	699b      	ldr	r3, [r3, #24]
 800eed2:	4920      	ldr	r1, [pc, #128]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eed4:	4313      	orrs	r3, r2
 800eed6:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800eed8:	4b1e      	ldr	r3, [pc, #120]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eeda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	6a1b      	ldr	r3, [r3, #32]
 800eee0:	491c      	ldr	r1, [pc, #112]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eee2:	4313      	orrs	r3, r2
 800eee4:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800eee6:	4b1b      	ldr	r3, [pc, #108]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eeea:	4a1a      	ldr	r2, [pc, #104]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eeec:	f023 0310 	bic.w	r3, r3, #16
 800eef0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800eef2:	4b18      	ldr	r3, [pc, #96]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800eef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eef6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800eefa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800eefe:	687a      	ldr	r2, [r7, #4]
 800ef00:	69d2      	ldr	r2, [r2, #28]
 800ef02:	00d2      	lsls	r2, r2, #3
 800ef04:	4913      	ldr	r1, [pc, #76]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ef06:	4313      	orrs	r3, r2
 800ef08:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800ef0a:	4b12      	ldr	r3, [pc, #72]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ef0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef0e:	4a11      	ldr	r2, [pc, #68]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ef10:	f043 0310 	orr.w	r3, r3, #16
 800ef14:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800ef16:	4b0f      	ldr	r3, [pc, #60]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	4a0e      	ldr	r2, [pc, #56]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ef1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ef20:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ef22:	f7f7 fd75 	bl	8006a10 <HAL_GetTick>
 800ef26:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef28:	e008      	b.n	800ef3c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ef2a:	f7f7 fd71 	bl	8006a10 <HAL_GetTick>
 800ef2e:	4602      	mov	r2, r0
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	1ad3      	subs	r3, r2, r3
 800ef34:	2b02      	cmp	r3, #2
 800ef36:	d901      	bls.n	800ef3c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800ef38:	2303      	movs	r3, #3
 800ef3a:	e006      	b.n	800ef4a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef3c:	4b05      	ldr	r3, [pc, #20]	; (800ef54 <RCCEx_PLL2_Config+0x128>)
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d0f0      	beq.n	800ef2a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800ef48:	2300      	movs	r3, #0

}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3710      	adds	r7, #16
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}
 800ef52:	bf00      	nop
 800ef54:	46020c00 	.word	0x46020c00
 800ef58:	80800000 	.word	0x80800000

0800ef5c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b084      	sub	sp, #16
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800ef64:	4b47      	ldr	r3, [pc, #284]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	4a46      	ldr	r2, [pc, #280]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800ef6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ef6e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ef70:	f7f7 fd4e 	bl	8006a10 <HAL_GetTick>
 800ef74:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ef76:	e008      	b.n	800ef8a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ef78:	f7f7 fd4a 	bl	8006a10 <HAL_GetTick>
 800ef7c:	4602      	mov	r2, r0
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	1ad3      	subs	r3, r2, r3
 800ef82:	2b02      	cmp	r3, #2
 800ef84:	d901      	bls.n	800ef8a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800ef86:	2303      	movs	r3, #3
 800ef88:	e077      	b.n	800f07a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ef8a:	4b3e      	ldr	r3, [pc, #248]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d1f0      	bne.n	800ef78 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800ef96:	4b3b      	ldr	r3, [pc, #236]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800ef98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef9a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ef9e:	f023 0303 	bic.w	r3, r3, #3
 800efa2:	687a      	ldr	r2, [r7, #4]
 800efa4:	6811      	ldr	r1, [r2, #0]
 800efa6:	687a      	ldr	r2, [r7, #4]
 800efa8:	6852      	ldr	r2, [r2, #4]
 800efaa:	3a01      	subs	r2, #1
 800efac:	0212      	lsls	r2, r2, #8
 800efae:	430a      	orrs	r2, r1
 800efb0:	4934      	ldr	r1, [pc, #208]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800efb2:	4313      	orrs	r3, r2
 800efb4:	630b      	str	r3, [r1, #48]	; 0x30
 800efb6:	4b33      	ldr	r3, [pc, #204]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800efb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800efba:	4b33      	ldr	r3, [pc, #204]	; (800f088 <RCCEx_PLL3_Config+0x12c>)
 800efbc:	4013      	ands	r3, r2
 800efbe:	687a      	ldr	r2, [r7, #4]
 800efc0:	6892      	ldr	r2, [r2, #8]
 800efc2:	3a01      	subs	r2, #1
 800efc4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800efc8:	687a      	ldr	r2, [r7, #4]
 800efca:	68d2      	ldr	r2, [r2, #12]
 800efcc:	3a01      	subs	r2, #1
 800efce:	0252      	lsls	r2, r2, #9
 800efd0:	b292      	uxth	r2, r2
 800efd2:	4311      	orrs	r1, r2
 800efd4:	687a      	ldr	r2, [r7, #4]
 800efd6:	6912      	ldr	r2, [r2, #16]
 800efd8:	3a01      	subs	r2, #1
 800efda:	0412      	lsls	r2, r2, #16
 800efdc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800efe0:	4311      	orrs	r1, r2
 800efe2:	687a      	ldr	r2, [r7, #4]
 800efe4:	6952      	ldr	r2, [r2, #20]
 800efe6:	3a01      	subs	r2, #1
 800efe8:	0612      	lsls	r2, r2, #24
 800efea:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800efee:	430a      	orrs	r2, r1
 800eff0:	4924      	ldr	r1, [pc, #144]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800eff2:	4313      	orrs	r3, r2
 800eff4:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800eff6:	4b23      	ldr	r3, [pc, #140]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800eff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800effa:	f023 020c 	bic.w	r2, r3, #12
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	699b      	ldr	r3, [r3, #24]
 800f002:	4920      	ldr	r1, [pc, #128]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f004:	4313      	orrs	r3, r2
 800f006:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800f008:	4b1e      	ldr	r3, [pc, #120]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f00a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	6a1b      	ldr	r3, [r3, #32]
 800f010:	491c      	ldr	r1, [pc, #112]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f012:	4313      	orrs	r3, r2
 800f014:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800f016:	4b1b      	ldr	r3, [pc, #108]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f01a:	4a1a      	ldr	r2, [pc, #104]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f01c:	f023 0310 	bic.w	r3, r3, #16
 800f020:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f022:	4b18      	ldr	r3, [pc, #96]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f026:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f02a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	69d2      	ldr	r2, [r2, #28]
 800f032:	00d2      	lsls	r2, r2, #3
 800f034:	4913      	ldr	r1, [pc, #76]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f036:	4313      	orrs	r3, r2
 800f038:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800f03a:	4b12      	ldr	r3, [pc, #72]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f03c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f03e:	4a11      	ldr	r2, [pc, #68]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f040:	f043 0310 	orr.w	r3, r3, #16
 800f044:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800f046:	4b0f      	ldr	r3, [pc, #60]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	4a0e      	ldr	r2, [pc, #56]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f04c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f050:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f052:	f7f7 fcdd 	bl	8006a10 <HAL_GetTick>
 800f056:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f058:	e008      	b.n	800f06c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f05a:	f7f7 fcd9 	bl	8006a10 <HAL_GetTick>
 800f05e:	4602      	mov	r2, r0
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	1ad3      	subs	r3, r2, r3
 800f064:	2b02      	cmp	r3, #2
 800f066:	d901      	bls.n	800f06c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800f068:	2303      	movs	r3, #3
 800f06a:	e006      	b.n	800f07a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f06c:	4b05      	ldr	r3, [pc, #20]	; (800f084 <RCCEx_PLL3_Config+0x128>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f074:	2b00      	cmp	r3, #0
 800f076:	d0f0      	beq.n	800f05a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800f078:	2300      	movs	r3, #0
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3710      	adds	r7, #16
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
 800f082:	bf00      	nop
 800f084:	46020c00 	.word	0x46020c00
 800f088:	80800000 	.word	0x80800000

0800f08c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f08c:	b580      	push	{r7, lr}
 800f08e:	b082      	sub	sp, #8
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d101      	bne.n	800f09e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f09a:	2301      	movs	r3, #1
 800f09c:	e049      	b.n	800f132 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f0a4:	b2db      	uxtb	r3, r3
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d106      	bne.n	800f0b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f0b2:	6878      	ldr	r0, [r7, #4]
 800f0b4:	f7f7 fb64 	bl	8006780 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2202      	movs	r2, #2
 800f0bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681a      	ldr	r2, [r3, #0]
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	3304      	adds	r3, #4
 800f0c8:	4619      	mov	r1, r3
 800f0ca:	4610      	mov	r0, r2
 800f0cc:	f000 fa7e 	bl	800f5cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2201      	movs	r2, #1
 800f0d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2201      	movs	r2, #1
 800f0dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2201      	movs	r2, #1
 800f0e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2201      	movs	r2, #1
 800f0f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2201      	movs	r2, #1
 800f0fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2201      	movs	r2, #1
 800f104:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2201      	movs	r2, #1
 800f10c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	2201      	movs	r2, #1
 800f114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2201      	movs	r2, #1
 800f11c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2201      	movs	r2, #1
 800f124:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2201      	movs	r2, #1
 800f12c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f130:	2300      	movs	r3, #0
}
 800f132:	4618      	mov	r0, r3
 800f134:	3708      	adds	r7, #8
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}
	...

0800f13c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f13c:	b480      	push	{r7}
 800f13e:	b085      	sub	sp, #20
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f14a:	b2db      	uxtb	r3, r3
 800f14c:	2b01      	cmp	r3, #1
 800f14e:	d001      	beq.n	800f154 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f150:	2301      	movs	r3, #1
 800f152:	e072      	b.n	800f23a <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2202      	movs	r2, #2
 800f158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	68da      	ldr	r2, [r3, #12]
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	f042 0201 	orr.w	r2, r2, #1
 800f16a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	4a35      	ldr	r2, [pc, #212]	; (800f248 <HAL_TIM_Base_Start_IT+0x10c>)
 800f172:	4293      	cmp	r3, r2
 800f174:	d040      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	4a34      	ldr	r2, [pc, #208]	; (800f24c <HAL_TIM_Base_Start_IT+0x110>)
 800f17c:	4293      	cmp	r3, r2
 800f17e:	d03b      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f188:	d036      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f192:	d031      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	4a2d      	ldr	r2, [pc, #180]	; (800f250 <HAL_TIM_Base_Start_IT+0x114>)
 800f19a:	4293      	cmp	r3, r2
 800f19c:	d02c      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	4a2c      	ldr	r2, [pc, #176]	; (800f254 <HAL_TIM_Base_Start_IT+0x118>)
 800f1a4:	4293      	cmp	r3, r2
 800f1a6:	d027      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	4a2a      	ldr	r2, [pc, #168]	; (800f258 <HAL_TIM_Base_Start_IT+0x11c>)
 800f1ae:	4293      	cmp	r3, r2
 800f1b0:	d022      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	4a29      	ldr	r2, [pc, #164]	; (800f25c <HAL_TIM_Base_Start_IT+0x120>)
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	d01d      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	4a27      	ldr	r2, [pc, #156]	; (800f260 <HAL_TIM_Base_Start_IT+0x124>)
 800f1c2:	4293      	cmp	r3, r2
 800f1c4:	d018      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	4a26      	ldr	r2, [pc, #152]	; (800f264 <HAL_TIM_Base_Start_IT+0x128>)
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	d013      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	4a24      	ldr	r2, [pc, #144]	; (800f268 <HAL_TIM_Base_Start_IT+0x12c>)
 800f1d6:	4293      	cmp	r3, r2
 800f1d8:	d00e      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	4a23      	ldr	r2, [pc, #140]	; (800f26c <HAL_TIM_Base_Start_IT+0x130>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d009      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	4a21      	ldr	r2, [pc, #132]	; (800f270 <HAL_TIM_Base_Start_IT+0x134>)
 800f1ea:	4293      	cmp	r3, r2
 800f1ec:	d004      	beq.n	800f1f8 <HAL_TIM_Base_Start_IT+0xbc>
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	4a20      	ldr	r2, [pc, #128]	; (800f274 <HAL_TIM_Base_Start_IT+0x138>)
 800f1f4:	4293      	cmp	r3, r2
 800f1f6:	d115      	bne.n	800f224 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	689a      	ldr	r2, [r3, #8]
 800f1fe:	4b1e      	ldr	r3, [pc, #120]	; (800f278 <HAL_TIM_Base_Start_IT+0x13c>)
 800f200:	4013      	ands	r3, r2
 800f202:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	2b06      	cmp	r3, #6
 800f208:	d015      	beq.n	800f236 <HAL_TIM_Base_Start_IT+0xfa>
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f210:	d011      	beq.n	800f236 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	681a      	ldr	r2, [r3, #0]
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	f042 0201 	orr.w	r2, r2, #1
 800f220:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f222:	e008      	b.n	800f236 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	681a      	ldr	r2, [r3, #0]
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	f042 0201 	orr.w	r2, r2, #1
 800f232:	601a      	str	r2, [r3, #0]
 800f234:	e000      	b.n	800f238 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f236:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f238:	2300      	movs	r3, #0
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	3714      	adds	r7, #20
 800f23e:	46bd      	mov	sp, r7
 800f240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f244:	4770      	bx	lr
 800f246:	bf00      	nop
 800f248:	40012c00 	.word	0x40012c00
 800f24c:	50012c00 	.word	0x50012c00
 800f250:	40000400 	.word	0x40000400
 800f254:	50000400 	.word	0x50000400
 800f258:	40000800 	.word	0x40000800
 800f25c:	50000800 	.word	0x50000800
 800f260:	40000c00 	.word	0x40000c00
 800f264:	50000c00 	.word	0x50000c00
 800f268:	40013400 	.word	0x40013400
 800f26c:	50013400 	.word	0x50013400
 800f270:	40014000 	.word	0x40014000
 800f274:	50014000 	.word	0x50014000
 800f278:	00010007 	.word	0x00010007

0800f27c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b082      	sub	sp, #8
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	691b      	ldr	r3, [r3, #16]
 800f28a:	f003 0302 	and.w	r3, r3, #2
 800f28e:	2b02      	cmp	r3, #2
 800f290:	d122      	bne.n	800f2d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	68db      	ldr	r3, [r3, #12]
 800f298:	f003 0302 	and.w	r3, r3, #2
 800f29c:	2b02      	cmp	r3, #2
 800f29e:	d11b      	bne.n	800f2d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	f06f 0202 	mvn.w	r2, #2
 800f2a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	2201      	movs	r2, #1
 800f2ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	699b      	ldr	r3, [r3, #24]
 800f2b6:	f003 0303 	and.w	r3, r3, #3
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d003      	beq.n	800f2c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f000 f965 	bl	800f58e <HAL_TIM_IC_CaptureCallback>
 800f2c4:	e005      	b.n	800f2d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2c6:	6878      	ldr	r0, [r7, #4]
 800f2c8:	f000 f957 	bl	800f57a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f000 f968 	bl	800f5a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	691b      	ldr	r3, [r3, #16]
 800f2de:	f003 0304 	and.w	r3, r3, #4
 800f2e2:	2b04      	cmp	r3, #4
 800f2e4:	d122      	bne.n	800f32c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	68db      	ldr	r3, [r3, #12]
 800f2ec:	f003 0304 	and.w	r3, r3, #4
 800f2f0:	2b04      	cmp	r3, #4
 800f2f2:	d11b      	bne.n	800f32c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	f06f 0204 	mvn.w	r2, #4
 800f2fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2202      	movs	r2, #2
 800f302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	699b      	ldr	r3, [r3, #24]
 800f30a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d003      	beq.n	800f31a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f312:	6878      	ldr	r0, [r7, #4]
 800f314:	f000 f93b 	bl	800f58e <HAL_TIM_IC_CaptureCallback>
 800f318:	e005      	b.n	800f326 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f31a:	6878      	ldr	r0, [r7, #4]
 800f31c:	f000 f92d 	bl	800f57a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f000 f93e 	bl	800f5a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	2200      	movs	r2, #0
 800f32a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	691b      	ldr	r3, [r3, #16]
 800f332:	f003 0308 	and.w	r3, r3, #8
 800f336:	2b08      	cmp	r3, #8
 800f338:	d122      	bne.n	800f380 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	68db      	ldr	r3, [r3, #12]
 800f340:	f003 0308 	and.w	r3, r3, #8
 800f344:	2b08      	cmp	r3, #8
 800f346:	d11b      	bne.n	800f380 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f06f 0208 	mvn.w	r2, #8
 800f350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	2204      	movs	r2, #4
 800f356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	69db      	ldr	r3, [r3, #28]
 800f35e:	f003 0303 	and.w	r3, r3, #3
 800f362:	2b00      	cmp	r3, #0
 800f364:	d003      	beq.n	800f36e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f000 f911 	bl	800f58e <HAL_TIM_IC_CaptureCallback>
 800f36c:	e005      	b.n	800f37a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f36e:	6878      	ldr	r0, [r7, #4]
 800f370:	f000 f903 	bl	800f57a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 f914 	bl	800f5a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2200      	movs	r2, #0
 800f37e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	691b      	ldr	r3, [r3, #16]
 800f386:	f003 0310 	and.w	r3, r3, #16
 800f38a:	2b10      	cmp	r3, #16
 800f38c:	d122      	bne.n	800f3d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	68db      	ldr	r3, [r3, #12]
 800f394:	f003 0310 	and.w	r3, r3, #16
 800f398:	2b10      	cmp	r3, #16
 800f39a:	d11b      	bne.n	800f3d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	f06f 0210 	mvn.w	r2, #16
 800f3a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2208      	movs	r2, #8
 800f3aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	69db      	ldr	r3, [r3, #28]
 800f3b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d003      	beq.n	800f3c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f3ba:	6878      	ldr	r0, [r7, #4]
 800f3bc:	f000 f8e7 	bl	800f58e <HAL_TIM_IC_CaptureCallback>
 800f3c0:	e005      	b.n	800f3ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f000 f8d9 	bl	800f57a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f000 f8ea 	bl	800f5a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	691b      	ldr	r3, [r3, #16]
 800f3da:	f003 0301 	and.w	r3, r3, #1
 800f3de:	2b01      	cmp	r3, #1
 800f3e0:	d10e      	bne.n	800f400 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	68db      	ldr	r3, [r3, #12]
 800f3e8:	f003 0301 	and.w	r3, r3, #1
 800f3ec:	2b01      	cmp	r3, #1
 800f3ee:	d107      	bne.n	800f400 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	f06f 0201 	mvn.w	r2, #1
 800f3f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f3fa:	6878      	ldr	r0, [r7, #4]
 800f3fc:	f7f6 fd5c 	bl	8005eb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	691b      	ldr	r3, [r3, #16]
 800f406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f40a:	2b80      	cmp	r3, #128	; 0x80
 800f40c:	d10e      	bne.n	800f42c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	68db      	ldr	r3, [r3, #12]
 800f414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f418:	2b80      	cmp	r3, #128	; 0x80
 800f41a:	d107      	bne.n	800f42c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 fa96 	bl	800f958 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	691b      	ldr	r3, [r3, #16]
 800f432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f436:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f43a:	d10e      	bne.n	800f45a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	68db      	ldr	r3, [r3, #12]
 800f442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f446:	2b80      	cmp	r3, #128	; 0x80
 800f448:	d107      	bne.n	800f45a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f452:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f000 fa89 	bl	800f96c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	691b      	ldr	r3, [r3, #16]
 800f460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f464:	2b40      	cmp	r3, #64	; 0x40
 800f466:	d10e      	bne.n	800f486 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	68db      	ldr	r3, [r3, #12]
 800f46e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f472:	2b40      	cmp	r3, #64	; 0x40
 800f474:	d107      	bne.n	800f486 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f47e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f000 f898 	bl	800f5b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	691b      	ldr	r3, [r3, #16]
 800f48c:	f003 0320 	and.w	r3, r3, #32
 800f490:	2b20      	cmp	r3, #32
 800f492:	d10e      	bne.n	800f4b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	68db      	ldr	r3, [r3, #12]
 800f49a:	f003 0320 	and.w	r3, r3, #32
 800f49e:	2b20      	cmp	r3, #32
 800f4a0:	d107      	bne.n	800f4b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	f06f 0220 	mvn.w	r2, #32
 800f4aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f000 fa49 	bl	800f944 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	691b      	ldr	r3, [r3, #16]
 800f4b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f4bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f4c0:	d10f      	bne.n	800f4e2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	68db      	ldr	r3, [r3, #12]
 800f4c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f4cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f4d0:	d107      	bne.n	800f4e2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800f4da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	f000 fa4f 	bl	800f980 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	691b      	ldr	r3, [r3, #16]
 800f4e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f4ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f4f0:	d10f      	bne.n	800f512 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	68db      	ldr	r3, [r3, #12]
 800f4f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f4fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f500:	d107      	bne.n	800f512 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800f50a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800f50c:	6878      	ldr	r0, [r7, #4]
 800f50e:	f000 fa41 	bl	800f994 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	691b      	ldr	r3, [r3, #16]
 800f518:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f51c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f520:	d10f      	bne.n	800f542 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	68db      	ldr	r3, [r3, #12]
 800f528:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f52c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f530:	d107      	bne.n	800f542 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800f53a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 fa33 	bl	800f9a8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	691b      	ldr	r3, [r3, #16]
 800f548:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f54c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f550:	d10f      	bne.n	800f572 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	68db      	ldr	r3, [r3, #12]
 800f558:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f55c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f560:	d107      	bne.n	800f572 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800f56a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f000 fa25 	bl	800f9bc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f572:	bf00      	nop
 800f574:	3708      	adds	r7, #8
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}

0800f57a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f57a:	b480      	push	{r7}
 800f57c:	b083      	sub	sp, #12
 800f57e:	af00      	add	r7, sp, #0
 800f580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f582:	bf00      	nop
 800f584:	370c      	adds	r7, #12
 800f586:	46bd      	mov	sp, r7
 800f588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58c:	4770      	bx	lr

0800f58e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f58e:	b480      	push	{r7}
 800f590:	b083      	sub	sp, #12
 800f592:	af00      	add	r7, sp, #0
 800f594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f596:	bf00      	nop
 800f598:	370c      	adds	r7, #12
 800f59a:	46bd      	mov	sp, r7
 800f59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a0:	4770      	bx	lr

0800f5a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f5a2:	b480      	push	{r7}
 800f5a4:	b083      	sub	sp, #12
 800f5a6:	af00      	add	r7, sp, #0
 800f5a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f5aa:	bf00      	nop
 800f5ac:	370c      	adds	r7, #12
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr

0800f5b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f5b6:	b480      	push	{r7}
 800f5b8:	b083      	sub	sp, #12
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f5be:	bf00      	nop
 800f5c0:	370c      	adds	r7, #12
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c8:	4770      	bx	lr
	...

0800f5cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f5cc:	b480      	push	{r7}
 800f5ce:	b085      	sub	sp, #20
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	4a68      	ldr	r2, [pc, #416]	; (800f780 <TIM_Base_SetConfig+0x1b4>)
 800f5e0:	4293      	cmp	r3, r2
 800f5e2:	d02b      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	4a67      	ldr	r2, [pc, #412]	; (800f784 <TIM_Base_SetConfig+0x1b8>)
 800f5e8:	4293      	cmp	r3, r2
 800f5ea:	d027      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5f2:	d023      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f5fa:	d01f      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	4a62      	ldr	r2, [pc, #392]	; (800f788 <TIM_Base_SetConfig+0x1bc>)
 800f600:	4293      	cmp	r3, r2
 800f602:	d01b      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	4a61      	ldr	r2, [pc, #388]	; (800f78c <TIM_Base_SetConfig+0x1c0>)
 800f608:	4293      	cmp	r3, r2
 800f60a:	d017      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	4a60      	ldr	r2, [pc, #384]	; (800f790 <TIM_Base_SetConfig+0x1c4>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d013      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	4a5f      	ldr	r2, [pc, #380]	; (800f794 <TIM_Base_SetConfig+0x1c8>)
 800f618:	4293      	cmp	r3, r2
 800f61a:	d00f      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	4a5e      	ldr	r2, [pc, #376]	; (800f798 <TIM_Base_SetConfig+0x1cc>)
 800f620:	4293      	cmp	r3, r2
 800f622:	d00b      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	4a5d      	ldr	r2, [pc, #372]	; (800f79c <TIM_Base_SetConfig+0x1d0>)
 800f628:	4293      	cmp	r3, r2
 800f62a:	d007      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a5c      	ldr	r2, [pc, #368]	; (800f7a0 <TIM_Base_SetConfig+0x1d4>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d003      	beq.n	800f63c <TIM_Base_SetConfig+0x70>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a5b      	ldr	r2, [pc, #364]	; (800f7a4 <TIM_Base_SetConfig+0x1d8>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d108      	bne.n	800f64e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f642:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	685b      	ldr	r3, [r3, #4]
 800f648:	68fa      	ldr	r2, [r7, #12]
 800f64a:	4313      	orrs	r3, r2
 800f64c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	4a4b      	ldr	r2, [pc, #300]	; (800f780 <TIM_Base_SetConfig+0x1b4>)
 800f652:	4293      	cmp	r3, r2
 800f654:	d043      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	4a4a      	ldr	r2, [pc, #296]	; (800f784 <TIM_Base_SetConfig+0x1b8>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d03f      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f664:	d03b      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f66c:	d037      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a45      	ldr	r2, [pc, #276]	; (800f788 <TIM_Base_SetConfig+0x1bc>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d033      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a44      	ldr	r2, [pc, #272]	; (800f78c <TIM_Base_SetConfig+0x1c0>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d02f      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	4a43      	ldr	r2, [pc, #268]	; (800f790 <TIM_Base_SetConfig+0x1c4>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d02b      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4a42      	ldr	r2, [pc, #264]	; (800f794 <TIM_Base_SetConfig+0x1c8>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d027      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	4a41      	ldr	r2, [pc, #260]	; (800f798 <TIM_Base_SetConfig+0x1cc>)
 800f692:	4293      	cmp	r3, r2
 800f694:	d023      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	4a40      	ldr	r2, [pc, #256]	; (800f79c <TIM_Base_SetConfig+0x1d0>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d01f      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	4a3f      	ldr	r2, [pc, #252]	; (800f7a0 <TIM_Base_SetConfig+0x1d4>)
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	d01b      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	4a3e      	ldr	r2, [pc, #248]	; (800f7a4 <TIM_Base_SetConfig+0x1d8>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d017      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	4a3d      	ldr	r2, [pc, #244]	; (800f7a8 <TIM_Base_SetConfig+0x1dc>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d013      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	4a3c      	ldr	r2, [pc, #240]	; (800f7ac <TIM_Base_SetConfig+0x1e0>)
 800f6ba:	4293      	cmp	r3, r2
 800f6bc:	d00f      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	4a3b      	ldr	r2, [pc, #236]	; (800f7b0 <TIM_Base_SetConfig+0x1e4>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d00b      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	4a3a      	ldr	r2, [pc, #232]	; (800f7b4 <TIM_Base_SetConfig+0x1e8>)
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d007      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	4a39      	ldr	r2, [pc, #228]	; (800f7b8 <TIM_Base_SetConfig+0x1ec>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d003      	beq.n	800f6de <TIM_Base_SetConfig+0x112>
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	4a38      	ldr	r2, [pc, #224]	; (800f7bc <TIM_Base_SetConfig+0x1f0>)
 800f6da:	4293      	cmp	r3, r2
 800f6dc:	d108      	bne.n	800f6f0 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f6e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	68db      	ldr	r3, [r3, #12]
 800f6ea:	68fa      	ldr	r2, [r7, #12]
 800f6ec:	4313      	orrs	r3, r2
 800f6ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f6f6:	683b      	ldr	r3, [r7, #0]
 800f6f8:	695b      	ldr	r3, [r3, #20]
 800f6fa:	4313      	orrs	r3, r2
 800f6fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	68fa      	ldr	r2, [r7, #12]
 800f702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f704:	683b      	ldr	r3, [r7, #0]
 800f706:	689a      	ldr	r2, [r3, #8]
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	681a      	ldr	r2, [r3, #0]
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	4a1a      	ldr	r2, [pc, #104]	; (800f780 <TIM_Base_SetConfig+0x1b4>)
 800f718:	4293      	cmp	r3, r2
 800f71a:	d023      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	4a19      	ldr	r2, [pc, #100]	; (800f784 <TIM_Base_SetConfig+0x1b8>)
 800f720:	4293      	cmp	r3, r2
 800f722:	d01f      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	4a1e      	ldr	r2, [pc, #120]	; (800f7a0 <TIM_Base_SetConfig+0x1d4>)
 800f728:	4293      	cmp	r3, r2
 800f72a:	d01b      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	4a1d      	ldr	r2, [pc, #116]	; (800f7a4 <TIM_Base_SetConfig+0x1d8>)
 800f730:	4293      	cmp	r3, r2
 800f732:	d017      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	4a1c      	ldr	r2, [pc, #112]	; (800f7a8 <TIM_Base_SetConfig+0x1dc>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	d013      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	4a1b      	ldr	r2, [pc, #108]	; (800f7ac <TIM_Base_SetConfig+0x1e0>)
 800f740:	4293      	cmp	r3, r2
 800f742:	d00f      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	4a1a      	ldr	r2, [pc, #104]	; (800f7b0 <TIM_Base_SetConfig+0x1e4>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d00b      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	4a19      	ldr	r2, [pc, #100]	; (800f7b4 <TIM_Base_SetConfig+0x1e8>)
 800f750:	4293      	cmp	r3, r2
 800f752:	d007      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	4a18      	ldr	r2, [pc, #96]	; (800f7b8 <TIM_Base_SetConfig+0x1ec>)
 800f758:	4293      	cmp	r3, r2
 800f75a:	d003      	beq.n	800f764 <TIM_Base_SetConfig+0x198>
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	4a17      	ldr	r2, [pc, #92]	; (800f7bc <TIM_Base_SetConfig+0x1f0>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d103      	bne.n	800f76c <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	691a      	ldr	r2, [r3, #16]
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2201      	movs	r2, #1
 800f770:	615a      	str	r2, [r3, #20]
}
 800f772:	bf00      	nop
 800f774:	3714      	adds	r7, #20
 800f776:	46bd      	mov	sp, r7
 800f778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77c:	4770      	bx	lr
 800f77e:	bf00      	nop
 800f780:	40012c00 	.word	0x40012c00
 800f784:	50012c00 	.word	0x50012c00
 800f788:	40000400 	.word	0x40000400
 800f78c:	50000400 	.word	0x50000400
 800f790:	40000800 	.word	0x40000800
 800f794:	50000800 	.word	0x50000800
 800f798:	40000c00 	.word	0x40000c00
 800f79c:	50000c00 	.word	0x50000c00
 800f7a0:	40013400 	.word	0x40013400
 800f7a4:	50013400 	.word	0x50013400
 800f7a8:	40014000 	.word	0x40014000
 800f7ac:	50014000 	.word	0x50014000
 800f7b0:	40014400 	.word	0x40014400
 800f7b4:	50014400 	.word	0x50014400
 800f7b8:	40014800 	.word	0x40014800
 800f7bc:	50014800 	.word	0x50014800

0800f7c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f7c0:	b480      	push	{r7}
 800f7c2:	b085      	sub	sp, #20
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
 800f7c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f7d0:	2b01      	cmp	r3, #1
 800f7d2:	d101      	bne.n	800f7d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f7d4:	2302      	movs	r3, #2
 800f7d6:	e097      	b.n	800f908 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2201      	movs	r2, #1
 800f7dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2202      	movs	r2, #2
 800f7e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	685b      	ldr	r3, [r3, #4]
 800f7ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	689b      	ldr	r3, [r3, #8]
 800f7f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	4a45      	ldr	r2, [pc, #276]	; (800f914 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800f7fe:	4293      	cmp	r3, r2
 800f800:	d00e      	beq.n	800f820 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	4a44      	ldr	r2, [pc, #272]	; (800f918 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800f808:	4293      	cmp	r3, r2
 800f80a:	d009      	beq.n	800f820 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	4a42      	ldr	r2, [pc, #264]	; (800f91c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800f812:	4293      	cmp	r3, r2
 800f814:	d004      	beq.n	800f820 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	4a41      	ldr	r2, [pc, #260]	; (800f920 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800f81c:	4293      	cmp	r3, r2
 800f81e:	d108      	bne.n	800f832 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f826:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	685b      	ldr	r3, [r3, #4]
 800f82c:	68fa      	ldr	r2, [r7, #12]
 800f82e:	4313      	orrs	r3, r2
 800f830:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800f838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f83c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	68fa      	ldr	r2, [r7, #12]
 800f844:	4313      	orrs	r3, r2
 800f846:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	68fa      	ldr	r2, [r7, #12]
 800f84e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a2f      	ldr	r2, [pc, #188]	; (800f914 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d040      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	4a2e      	ldr	r2, [pc, #184]	; (800f918 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800f860:	4293      	cmp	r3, r2
 800f862:	d03b      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f86c:	d036      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f876:	d031      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	4a29      	ldr	r2, [pc, #164]	; (800f924 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800f87e:	4293      	cmp	r3, r2
 800f880:	d02c      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	4a28      	ldr	r2, [pc, #160]	; (800f928 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800f888:	4293      	cmp	r3, r2
 800f88a:	d027      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	4a26      	ldr	r2, [pc, #152]	; (800f92c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800f892:	4293      	cmp	r3, r2
 800f894:	d022      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	4a25      	ldr	r2, [pc, #148]	; (800f930 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800f89c:	4293      	cmp	r3, r2
 800f89e:	d01d      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	4a23      	ldr	r2, [pc, #140]	; (800f934 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800f8a6:	4293      	cmp	r3, r2
 800f8a8:	d018      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	4a22      	ldr	r2, [pc, #136]	; (800f938 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800f8b0:	4293      	cmp	r3, r2
 800f8b2:	d013      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	4a18      	ldr	r2, [pc, #96]	; (800f91c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800f8ba:	4293      	cmp	r3, r2
 800f8bc:	d00e      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	4a17      	ldr	r2, [pc, #92]	; (800f920 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800f8c4:	4293      	cmp	r3, r2
 800f8c6:	d009      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	4a1b      	ldr	r2, [pc, #108]	; (800f93c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800f8ce:	4293      	cmp	r3, r2
 800f8d0:	d004      	beq.n	800f8dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a1a      	ldr	r2, [pc, #104]	; (800f940 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d10c      	bne.n	800f8f6 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f8dc:	68bb      	ldr	r3, [r7, #8]
 800f8de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f8e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	689b      	ldr	r3, [r3, #8]
 800f8e8:	68ba      	ldr	r2, [r7, #8]
 800f8ea:	4313      	orrs	r3, r2
 800f8ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	68ba      	ldr	r2, [r7, #8]
 800f8f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	2201      	movs	r2, #1
 800f8fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2200      	movs	r2, #0
 800f902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f906:	2300      	movs	r3, #0
}
 800f908:	4618      	mov	r0, r3
 800f90a:	3714      	adds	r7, #20
 800f90c:	46bd      	mov	sp, r7
 800f90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f912:	4770      	bx	lr
 800f914:	40012c00 	.word	0x40012c00
 800f918:	50012c00 	.word	0x50012c00
 800f91c:	40013400 	.word	0x40013400
 800f920:	50013400 	.word	0x50013400
 800f924:	40000400 	.word	0x40000400
 800f928:	50000400 	.word	0x50000400
 800f92c:	40000800 	.word	0x40000800
 800f930:	50000800 	.word	0x50000800
 800f934:	40000c00 	.word	0x40000c00
 800f938:	50000c00 	.word	0x50000c00
 800f93c:	40014000 	.word	0x40014000
 800f940:	50014000 	.word	0x50014000

0800f944 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f944:	b480      	push	{r7}
 800f946:	b083      	sub	sp, #12
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f94c:	bf00      	nop
 800f94e:	370c      	adds	r7, #12
 800f950:	46bd      	mov	sp, r7
 800f952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f956:	4770      	bx	lr

0800f958 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f958:	b480      	push	{r7}
 800f95a:	b083      	sub	sp, #12
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f960:	bf00      	nop
 800f962:	370c      	adds	r7, #12
 800f964:	46bd      	mov	sp, r7
 800f966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96a:	4770      	bx	lr

0800f96c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b083      	sub	sp, #12
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f974:	bf00      	nop
 800f976:	370c      	adds	r7, #12
 800f978:	46bd      	mov	sp, r7
 800f97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97e:	4770      	bx	lr

0800f980 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800f980:	b480      	push	{r7}
 800f982:	b083      	sub	sp, #12
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800f988:	bf00      	nop
 800f98a:	370c      	adds	r7, #12
 800f98c:	46bd      	mov	sp, r7
 800f98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f992:	4770      	bx	lr

0800f994 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800f994:	b480      	push	{r7}
 800f996:	b083      	sub	sp, #12
 800f998:	af00      	add	r7, sp, #0
 800f99a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800f99c:	bf00      	nop
 800f99e:	370c      	adds	r7, #12
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a6:	4770      	bx	lr

0800f9a8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800f9a8:	b480      	push	{r7}
 800f9aa:	b083      	sub	sp, #12
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800f9b0:	bf00      	nop
 800f9b2:	370c      	adds	r7, #12
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ba:	4770      	bx	lr

0800f9bc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800f9bc:	b480      	push	{r7}
 800f9be:	b083      	sub	sp, #12
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800f9c4:	bf00      	nop
 800f9c6:	370c      	adds	r7, #12
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ce:	4770      	bx	lr

0800f9d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b082      	sub	sp, #8
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d101      	bne.n	800f9e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f9de:	2301      	movs	r3, #1
 800f9e0:	e042      	b.n	800fa68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d106      	bne.n	800f9fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2200      	movs	r2, #0
 800f9f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f9f4:	6878      	ldr	r0, [r7, #4]
 800f9f6:	f7f6 ff37 	bl	8006868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	2224      	movs	r2, #36	; 0x24
 800f9fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	681a      	ldr	r2, [r3, #0]
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	f022 0201 	bic.w	r2, r2, #1
 800fa10:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f000 f8d2 	bl	800fbbc <UART_SetConfig>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	2b01      	cmp	r3, #1
 800fa1c:	d101      	bne.n	800fa22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800fa1e:	2301      	movs	r3, #1
 800fa20:	e022      	b.n	800fa68 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d002      	beq.n	800fa30 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f000 fa68 	bl	800ff00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	685a      	ldr	r2, [r3, #4]
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fa3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	689a      	ldr	r2, [r3, #8]
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fa4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	681a      	ldr	r2, [r3, #0]
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	f042 0201 	orr.w	r2, r2, #1
 800fa5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa60:	6878      	ldr	r0, [r7, #4]
 800fa62:	f000 faef 	bl	8010044 <UART_CheckIdleState>
 800fa66:	4603      	mov	r3, r0
}
 800fa68:	4618      	mov	r0, r3
 800fa6a:	3708      	adds	r7, #8
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd80      	pop	{r7, pc}

0800fa70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b08a      	sub	sp, #40	; 0x28
 800fa74:	af02      	add	r7, sp, #8
 800fa76:	60f8      	str	r0, [r7, #12]
 800fa78:	60b9      	str	r1, [r7, #8]
 800fa7a:	603b      	str	r3, [r7, #0]
 800fa7c:	4613      	mov	r3, r2
 800fa7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fa86:	2b20      	cmp	r3, #32
 800fa88:	f040 8092 	bne.w	800fbb0 <HAL_UART_Transmit+0x140>
  {
    if ((pData == NULL) || (Size == 0U))
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d002      	beq.n	800fa98 <HAL_UART_Transmit+0x28>
 800fa92:	88fb      	ldrh	r3, [r7, #6]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d101      	bne.n	800fa9c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800fa98:	2301      	movs	r3, #1
 800fa9a:	e08a      	b.n	800fbb2 <HAL_UART_Transmit+0x142>
    }

    __HAL_LOCK(huart);
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800faa2:	2b01      	cmp	r3, #1
 800faa4:	d101      	bne.n	800faaa <HAL_UART_Transmit+0x3a>
 800faa6:	2302      	movs	r3, #2
 800faa8:	e083      	b.n	800fbb2 <HAL_UART_Transmit+0x142>
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	2201      	movs	r2, #1
 800faae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	689b      	ldr	r3, [r3, #8]
 800fab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fabc:	2b80      	cmp	r3, #128	; 0x80
 800fabe:	d107      	bne.n	800fad0 <HAL_UART_Transmit+0x60>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	689a      	ldr	r2, [r3, #8]
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800face:	609a      	str	r2, [r3, #8]
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	2200      	movs	r2, #0
 800fad4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	2221      	movs	r2, #33	; 0x21
 800fadc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fae0:	f7f6 ff96 	bl	8006a10 <HAL_GetTick>
 800fae4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	88fa      	ldrh	r2, [r7, #6]
 800faea:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	88fa      	ldrh	r2, [r7, #6]
 800faf2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	689b      	ldr	r3, [r3, #8]
 800fafa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fafe:	d108      	bne.n	800fb12 <HAL_UART_Transmit+0xa2>
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	691b      	ldr	r3, [r3, #16]
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d104      	bne.n	800fb12 <HAL_UART_Transmit+0xa2>
    {
      pdata8bits  = NULL;
 800fb08:	2300      	movs	r3, #0
 800fb0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fb0c:	68bb      	ldr	r3, [r7, #8]
 800fb0e:	61bb      	str	r3, [r7, #24]
 800fb10:	e003      	b.n	800fb1a <HAL_UART_Transmit+0xaa>
    }
    else
    {
      pdata8bits  = pData;
 800fb12:	68bb      	ldr	r3, [r7, #8]
 800fb14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fb16:	2300      	movs	r3, #0
 800fb18:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800fb22:	e02c      	b.n	800fb7e <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fb24:	683b      	ldr	r3, [r7, #0]
 800fb26:	9300      	str	r3, [sp, #0]
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	2180      	movs	r1, #128	; 0x80
 800fb2e:	68f8      	ldr	r0, [r7, #12]
 800fb30:	f000 fad3 	bl	80100da <UART_WaitOnFlagUntilTimeout>
 800fb34:	4603      	mov	r3, r0
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d001      	beq.n	800fb3e <HAL_UART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800fb3a:	2303      	movs	r3, #3
 800fb3c:	e039      	b.n	800fbb2 <HAL_UART_Transmit+0x142>
      }
      if (pdata8bits == NULL)
 800fb3e:	69fb      	ldr	r3, [r7, #28]
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d10b      	bne.n	800fb5c <HAL_UART_Transmit+0xec>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fb44:	69bb      	ldr	r3, [r7, #24]
 800fb46:	881b      	ldrh	r3, [r3, #0]
 800fb48:	461a      	mov	r2, r3
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fb52:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fb54:	69bb      	ldr	r3, [r7, #24]
 800fb56:	3302      	adds	r3, #2
 800fb58:	61bb      	str	r3, [r7, #24]
 800fb5a:	e007      	b.n	800fb6c <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fb5c:	69fb      	ldr	r3, [r7, #28]
 800fb5e:	781a      	ldrb	r2, [r3, #0]
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fb66:	69fb      	ldr	r3, [r7, #28]
 800fb68:	3301      	adds	r3, #1
 800fb6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fb72:	b29b      	uxth	r3, r3
 800fb74:	3b01      	subs	r3, #1
 800fb76:	b29a      	uxth	r2, r3
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fb84:	b29b      	uxth	r3, r3
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d1cc      	bne.n	800fb24 <HAL_UART_Transmit+0xb4>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fb8a:	683b      	ldr	r3, [r7, #0]
 800fb8c:	9300      	str	r3, [sp, #0]
 800fb8e:	697b      	ldr	r3, [r7, #20]
 800fb90:	2200      	movs	r2, #0
 800fb92:	2140      	movs	r1, #64	; 0x40
 800fb94:	68f8      	ldr	r0, [r7, #12]
 800fb96:	f000 faa0 	bl	80100da <UART_WaitOnFlagUntilTimeout>
 800fb9a:	4603      	mov	r3, r0
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d001      	beq.n	800fba4 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 800fba0:	2303      	movs	r3, #3
 800fba2:	e006      	b.n	800fbb2 <HAL_UART_Transmit+0x142>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	2220      	movs	r2, #32
 800fba8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800fbac:	2300      	movs	r3, #0
 800fbae:	e000      	b.n	800fbb2 <HAL_UART_Transmit+0x142>
  }
  else
  {
    return HAL_BUSY;
 800fbb0:	2302      	movs	r3, #2
  }
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3720      	adds	r7, #32
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
	...

0800fbbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fbbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fbc0:	b094      	sub	sp, #80	; 0x50
 800fbc2:	af00      	add	r7, sp, #0
 800fbc4:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800fbcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbce:	681a      	ldr	r2, [r3, #0]
 800fbd0:	4b7e      	ldr	r3, [pc, #504]	; (800fdcc <UART_SetConfig+0x210>)
 800fbd2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fbd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbd6:	689a      	ldr	r2, [r3, #8]
 800fbd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbda:	691b      	ldr	r3, [r3, #16]
 800fbdc:	431a      	orrs	r2, r3
 800fbde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbe0:	695b      	ldr	r3, [r3, #20]
 800fbe2:	431a      	orrs	r2, r3
 800fbe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbe6:	69db      	ldr	r3, [r3, #28]
 800fbe8:	4313      	orrs	r3, r2
 800fbea:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fbec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	4977      	ldr	r1, [pc, #476]	; (800fdd0 <UART_SetConfig+0x214>)
 800fbf4:	4019      	ands	r1, r3
 800fbf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbf8:	681a      	ldr	r2, [r3, #0]
 800fbfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fbfc:	430b      	orrs	r3, r1
 800fbfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fc00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	685b      	ldr	r3, [r3, #4]
 800fc06:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800fc0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc0c:	68d9      	ldr	r1, [r3, #12]
 800fc0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc10:	681a      	ldr	r2, [r3, #0]
 800fc12:	ea40 0301 	orr.w	r3, r0, r1
 800fc16:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fc18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc1a:	699b      	ldr	r3, [r3, #24]
 800fc1c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fc1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc20:	681a      	ldr	r2, [r3, #0]
 800fc22:	4b6a      	ldr	r3, [pc, #424]	; (800fdcc <UART_SetConfig+0x210>)
 800fc24:	429a      	cmp	r2, r3
 800fc26:	d009      	beq.n	800fc3c <UART_SetConfig+0x80>
 800fc28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc2a:	681a      	ldr	r2, [r3, #0]
 800fc2c:	4b69      	ldr	r3, [pc, #420]	; (800fdd4 <UART_SetConfig+0x218>)
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d004      	beq.n	800fc3c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fc32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc34:	6a1a      	ldr	r2, [r3, #32]
 800fc36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fc3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 800fc46:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800fc4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc4c:	681a      	ldr	r2, [r3, #0]
 800fc4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc50:	430b      	orrs	r3, r1
 800fc52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fc54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc5a:	f023 000f 	bic.w	r0, r3, #15
 800fc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc60:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800fc62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc64:	681a      	ldr	r2, [r3, #0]
 800fc66:	ea40 0301 	orr.w	r3, r0, r1
 800fc6a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc6e:	681a      	ldr	r2, [r3, #0]
 800fc70:	4b59      	ldr	r3, [pc, #356]	; (800fdd8 <UART_SetConfig+0x21c>)
 800fc72:	429a      	cmp	r2, r3
 800fc74:	d102      	bne.n	800fc7c <UART_SetConfig+0xc0>
 800fc76:	2301      	movs	r3, #1
 800fc78:	64bb      	str	r3, [r7, #72]	; 0x48
 800fc7a:	e029      	b.n	800fcd0 <UART_SetConfig+0x114>
 800fc7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc7e:	681a      	ldr	r2, [r3, #0]
 800fc80:	4b56      	ldr	r3, [pc, #344]	; (800fddc <UART_SetConfig+0x220>)
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d102      	bne.n	800fc8c <UART_SetConfig+0xd0>
 800fc86:	2302      	movs	r3, #2
 800fc88:	64bb      	str	r3, [r7, #72]	; 0x48
 800fc8a:	e021      	b.n	800fcd0 <UART_SetConfig+0x114>
 800fc8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc8e:	681a      	ldr	r2, [r3, #0]
 800fc90:	4b53      	ldr	r3, [pc, #332]	; (800fde0 <UART_SetConfig+0x224>)
 800fc92:	429a      	cmp	r2, r3
 800fc94:	d102      	bne.n	800fc9c <UART_SetConfig+0xe0>
 800fc96:	2304      	movs	r3, #4
 800fc98:	64bb      	str	r3, [r7, #72]	; 0x48
 800fc9a:	e019      	b.n	800fcd0 <UART_SetConfig+0x114>
 800fc9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc9e:	681a      	ldr	r2, [r3, #0]
 800fca0:	4b50      	ldr	r3, [pc, #320]	; (800fde4 <UART_SetConfig+0x228>)
 800fca2:	429a      	cmp	r2, r3
 800fca4:	d102      	bne.n	800fcac <UART_SetConfig+0xf0>
 800fca6:	2308      	movs	r3, #8
 800fca8:	64bb      	str	r3, [r7, #72]	; 0x48
 800fcaa:	e011      	b.n	800fcd0 <UART_SetConfig+0x114>
 800fcac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcae:	681a      	ldr	r2, [r3, #0]
 800fcb0:	4b4d      	ldr	r3, [pc, #308]	; (800fde8 <UART_SetConfig+0x22c>)
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d102      	bne.n	800fcbc <UART_SetConfig+0x100>
 800fcb6:	2310      	movs	r3, #16
 800fcb8:	64bb      	str	r3, [r7, #72]	; 0x48
 800fcba:	e009      	b.n	800fcd0 <UART_SetConfig+0x114>
 800fcbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcbe:	681a      	ldr	r2, [r3, #0]
 800fcc0:	4b42      	ldr	r3, [pc, #264]	; (800fdcc <UART_SetConfig+0x210>)
 800fcc2:	429a      	cmp	r2, r3
 800fcc4:	d102      	bne.n	800fccc <UART_SetConfig+0x110>
 800fcc6:	2320      	movs	r3, #32
 800fcc8:	64bb      	str	r3, [r7, #72]	; 0x48
 800fcca:	e001      	b.n	800fcd0 <UART_SetConfig+0x114>
 800fccc:	2300      	movs	r3, #0
 800fcce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fcd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcd2:	681a      	ldr	r2, [r3, #0]
 800fcd4:	4b3d      	ldr	r3, [pc, #244]	; (800fdcc <UART_SetConfig+0x210>)
 800fcd6:	429a      	cmp	r2, r3
 800fcd8:	d005      	beq.n	800fce6 <UART_SetConfig+0x12a>
 800fcda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcdc:	681a      	ldr	r2, [r3, #0]
 800fcde:	4b3d      	ldr	r3, [pc, #244]	; (800fdd4 <UART_SetConfig+0x218>)
 800fce0:	429a      	cmp	r2, r3
 800fce2:	f040 8085 	bne.w	800fdf0 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800fce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fce8:	2200      	movs	r2, #0
 800fcea:	623b      	str	r3, [r7, #32]
 800fcec:	627a      	str	r2, [r7, #36]	; 0x24
 800fcee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800fcf2:	f7fd ff73 	bl	800dbdc <HAL_RCCEx_GetPeriphCLKFreq>
 800fcf6:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800fcf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	f000 80e8 	beq.w	800fed0 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fd00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd04:	4a39      	ldr	r2, [pc, #228]	; (800fdec <UART_SetConfig+0x230>)
 800fd06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd0a:	461a      	mov	r2, r3
 800fd0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd0e:	fbb3 f3f2 	udiv	r3, r3, r2
 800fd12:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd16:	685a      	ldr	r2, [r3, #4]
 800fd18:	4613      	mov	r3, r2
 800fd1a:	005b      	lsls	r3, r3, #1
 800fd1c:	4413      	add	r3, r2
 800fd1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fd20:	429a      	cmp	r2, r3
 800fd22:	d305      	bcc.n	800fd30 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fd24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fd2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d903      	bls.n	800fd38 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800fd30:	2301      	movs	r3, #1
 800fd32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800fd36:	e048      	b.n	800fdca <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	61bb      	str	r3, [r7, #24]
 800fd3e:	61fa      	str	r2, [r7, #28]
 800fd40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd44:	4a29      	ldr	r2, [pc, #164]	; (800fdec <UART_SetConfig+0x230>)
 800fd46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd4a:	b29b      	uxth	r3, r3
 800fd4c:	2200      	movs	r2, #0
 800fd4e:	613b      	str	r3, [r7, #16]
 800fd50:	617a      	str	r2, [r7, #20]
 800fd52:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800fd56:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800fd5a:	f7f0 ffc7 	bl	8000cec <__aeabi_uldivmod>
 800fd5e:	4602      	mov	r2, r0
 800fd60:	460b      	mov	r3, r1
 800fd62:	4610      	mov	r0, r2
 800fd64:	4619      	mov	r1, r3
 800fd66:	f04f 0200 	mov.w	r2, #0
 800fd6a:	f04f 0300 	mov.w	r3, #0
 800fd6e:	020b      	lsls	r3, r1, #8
 800fd70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fd74:	0202      	lsls	r2, r0, #8
 800fd76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fd78:	6849      	ldr	r1, [r1, #4]
 800fd7a:	0849      	lsrs	r1, r1, #1
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	460c      	mov	r4, r1
 800fd80:	4605      	mov	r5, r0
 800fd82:	eb12 0804 	adds.w	r8, r2, r4
 800fd86:	eb43 0905 	adc.w	r9, r3, r5
 800fd8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd8c:	685b      	ldr	r3, [r3, #4]
 800fd8e:	2200      	movs	r2, #0
 800fd90:	60bb      	str	r3, [r7, #8]
 800fd92:	60fa      	str	r2, [r7, #12]
 800fd94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800fd98:	4640      	mov	r0, r8
 800fd9a:	4649      	mov	r1, r9
 800fd9c:	f7f0 ffa6 	bl	8000cec <__aeabi_uldivmod>
 800fda0:	4602      	mov	r2, r0
 800fda2:	460b      	mov	r3, r1
 800fda4:	4613      	mov	r3, r2
 800fda6:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fda8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fdaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fdae:	d308      	bcc.n	800fdc2 <UART_SetConfig+0x206>
 800fdb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fdb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fdb6:	d204      	bcs.n	800fdc2 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800fdb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fdbe:	60da      	str	r2, [r3, #12]
 800fdc0:	e003      	b.n	800fdca <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800fdc2:	2301      	movs	r3, #1
 800fdc4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 800fdc8:	e082      	b.n	800fed0 <UART_SetConfig+0x314>
 800fdca:	e081      	b.n	800fed0 <UART_SetConfig+0x314>
 800fdcc:	46002400 	.word	0x46002400
 800fdd0:	cfff69f3 	.word	0xcfff69f3
 800fdd4:	56002400 	.word	0x56002400
 800fdd8:	40013800 	.word	0x40013800
 800fddc:	40004400 	.word	0x40004400
 800fde0:	40004800 	.word	0x40004800
 800fde4:	40004c00 	.word	0x40004c00
 800fde8:	40005000 	.word	0x40005000
 800fdec:	080151bc 	.word	0x080151bc
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fdf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdf2:	69db      	ldr	r3, [r3, #28]
 800fdf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fdf8:	d13c      	bne.n	800fe74 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800fdfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	603b      	str	r3, [r7, #0]
 800fe00:	607a      	str	r2, [r7, #4]
 800fe02:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fe06:	f7fd fee9 	bl	800dbdc <HAL_RCCEx_GetPeriphCLKFreq>
 800fe0a:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fe0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d05e      	beq.n	800fed0 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe16:	4a39      	ldr	r2, [pc, #228]	; (800fefc <UART_SetConfig+0x340>)
 800fe18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe1c:	461a      	mov	r2, r3
 800fe1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fe20:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe24:	005a      	lsls	r2, r3, #1
 800fe26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe28:	685b      	ldr	r3, [r3, #4]
 800fe2a:	085b      	lsrs	r3, r3, #1
 800fe2c:	441a      	add	r2, r3
 800fe2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe30:	685b      	ldr	r3, [r3, #4]
 800fe32:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe36:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fe38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe3a:	2b0f      	cmp	r3, #15
 800fe3c:	d916      	bls.n	800fe6c <UART_SetConfig+0x2b0>
 800fe3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe44:	d212      	bcs.n	800fe6c <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fe46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe48:	b29b      	uxth	r3, r3
 800fe4a:	f023 030f 	bic.w	r3, r3, #15
 800fe4e:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fe50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe52:	085b      	lsrs	r3, r3, #1
 800fe54:	b29b      	uxth	r3, r3
 800fe56:	f003 0307 	and.w	r3, r3, #7
 800fe5a:	b29a      	uxth	r2, r3
 800fe5c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800fe5e:	4313      	orrs	r3, r2
 800fe60:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 800fe62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800fe68:	60da      	str	r2, [r3, #12]
 800fe6a:	e031      	b.n	800fed0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800fe6c:	2301      	movs	r3, #1
 800fe6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800fe72:	e02d      	b.n	800fed0 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800fe74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fe76:	2200      	movs	r2, #0
 800fe78:	469a      	mov	sl, r3
 800fe7a:	4693      	mov	fp, r2
 800fe7c:	4650      	mov	r0, sl
 800fe7e:	4659      	mov	r1, fp
 800fe80:	f7fd feac 	bl	800dbdc <HAL_RCCEx_GetPeriphCLKFreq>
 800fe84:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 800fe86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d021      	beq.n	800fed0 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe90:	4a1a      	ldr	r2, [pc, #104]	; (800fefc <UART_SetConfig+0x340>)
 800fe92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe96:	461a      	mov	r2, r3
 800fe98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fe9a:	fbb3 f2f2 	udiv	r2, r3, r2
 800fe9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fea0:	685b      	ldr	r3, [r3, #4]
 800fea2:	085b      	lsrs	r3, r3, #1
 800fea4:	441a      	add	r2, r3
 800fea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fea8:	685b      	ldr	r3, [r3, #4]
 800feaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800feae:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800feb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feb2:	2b0f      	cmp	r3, #15
 800feb4:	d909      	bls.n	800feca <UART_SetConfig+0x30e>
 800feb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800febc:	d205      	bcs.n	800feca <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800febe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fec0:	b29a      	uxth	r2, r3
 800fec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	60da      	str	r2, [r3, #12]
 800fec8:	e002      	b.n	800fed0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800feca:	2301      	movs	r3, #1
 800fecc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fed2:	2201      	movs	r2, #1
 800fed4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800fed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feda:	2201      	movs	r2, #1
 800fedc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fee2:	2200      	movs	r2, #0
 800fee4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800fee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fee8:	2200      	movs	r2, #0
 800feea:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800feec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	3750      	adds	r7, #80	; 0x50
 800fef4:	46bd      	mov	sp, r7
 800fef6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fefa:	bf00      	nop
 800fefc:	080151bc 	.word	0x080151bc

0800ff00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ff00:	b480      	push	{r7}
 800ff02:	b083      	sub	sp, #12
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff0c:	f003 0301 	and.w	r3, r3, #1
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d00a      	beq.n	800ff2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	685b      	ldr	r3, [r3, #4]
 800ff1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	430a      	orrs	r2, r1
 800ff28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff2e:	f003 0302 	and.w	r3, r3, #2
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d00a      	beq.n	800ff4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	685b      	ldr	r3, [r3, #4]
 800ff3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	430a      	orrs	r2, r1
 800ff4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff50:	f003 0304 	and.w	r3, r3, #4
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d00a      	beq.n	800ff6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	685b      	ldr	r3, [r3, #4]
 800ff5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	430a      	orrs	r2, r1
 800ff6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff72:	f003 0308 	and.w	r3, r3, #8
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00a      	beq.n	800ff90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	685b      	ldr	r3, [r3, #4]
 800ff80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	430a      	orrs	r2, r1
 800ff8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff94:	f003 0310 	and.w	r3, r3, #16
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d00a      	beq.n	800ffb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	689b      	ldr	r3, [r3, #8]
 800ffa2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	430a      	orrs	r2, r1
 800ffb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffb6:	f003 0320 	and.w	r3, r3, #32
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d00a      	beq.n	800ffd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	689b      	ldr	r3, [r3, #8]
 800ffc4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	430a      	orrs	r2, r1
 800ffd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d01a      	beq.n	8010016 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	685b      	ldr	r3, [r3, #4]
 800ffe6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	430a      	orrs	r2, r1
 800fff4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fffa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fffe:	d10a      	bne.n	8010016 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	685b      	ldr	r3, [r3, #4]
 8010006:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	430a      	orrs	r2, r1
 8010014:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801001a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801001e:	2b00      	cmp	r3, #0
 8010020:	d00a      	beq.n	8010038 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	685b      	ldr	r3, [r3, #4]
 8010028:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	430a      	orrs	r2, r1
 8010036:	605a      	str	r2, [r3, #4]
  }
}
 8010038:	bf00      	nop
 801003a:	370c      	adds	r7, #12
 801003c:	46bd      	mov	sp, r7
 801003e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010042:	4770      	bx	lr

08010044 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010044:	b580      	push	{r7, lr}
 8010046:	b086      	sub	sp, #24
 8010048:	af02      	add	r7, sp, #8
 801004a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2200      	movs	r2, #0
 8010050:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010054:	f7f6 fcdc 	bl	8006a10 <HAL_GetTick>
 8010058:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	f003 0308 	and.w	r3, r3, #8
 8010064:	2b08      	cmp	r3, #8
 8010066:	d10e      	bne.n	8010086 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010068:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801006c:	9300      	str	r3, [sp, #0]
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	2200      	movs	r2, #0
 8010072:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f000 f82f 	bl	80100da <UART_WaitOnFlagUntilTimeout>
 801007c:	4603      	mov	r3, r0
 801007e:	2b00      	cmp	r3, #0
 8010080:	d001      	beq.n	8010086 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010082:	2303      	movs	r3, #3
 8010084:	e025      	b.n	80100d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	f003 0304 	and.w	r3, r3, #4
 8010090:	2b04      	cmp	r3, #4
 8010092:	d10e      	bne.n	80100b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010094:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010098:	9300      	str	r3, [sp, #0]
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	2200      	movs	r2, #0
 801009e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80100a2:	6878      	ldr	r0, [r7, #4]
 80100a4:	f000 f819 	bl	80100da <UART_WaitOnFlagUntilTimeout>
 80100a8:	4603      	mov	r3, r0
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d001      	beq.n	80100b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80100ae:	2303      	movs	r3, #3
 80100b0:	e00f      	b.n	80100d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	2220      	movs	r2, #32
 80100b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	2220      	movs	r2, #32
 80100be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	2200      	movs	r2, #0
 80100c6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2200      	movs	r2, #0
 80100cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80100d0:	2300      	movs	r3, #0
}
 80100d2:	4618      	mov	r0, r3
 80100d4:	3710      	adds	r7, #16
 80100d6:	46bd      	mov	sp, r7
 80100d8:	bd80      	pop	{r7, pc}

080100da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80100da:	b580      	push	{r7, lr}
 80100dc:	b09c      	sub	sp, #112	; 0x70
 80100de:	af00      	add	r7, sp, #0
 80100e0:	60f8      	str	r0, [r7, #12]
 80100e2:	60b9      	str	r1, [r7, #8]
 80100e4:	603b      	str	r3, [r7, #0]
 80100e6:	4613      	mov	r3, r2
 80100e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100ea:	e0a9      	b.n	8010240 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80100ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80100ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f2:	f000 80a5 	beq.w	8010240 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80100f6:	f7f6 fc8b 	bl	8006a10 <HAL_GetTick>
 80100fa:	4602      	mov	r2, r0
 80100fc:	683b      	ldr	r3, [r7, #0]
 80100fe:	1ad3      	subs	r3, r2, r3
 8010100:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8010102:	429a      	cmp	r2, r3
 8010104:	d302      	bcc.n	801010c <UART_WaitOnFlagUntilTimeout+0x32>
 8010106:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010108:	2b00      	cmp	r3, #0
 801010a:	d140      	bne.n	801018e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010112:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010114:	e853 3f00 	ldrex	r3, [r3]
 8010118:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801011a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801011c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010120:	667b      	str	r3, [r7, #100]	; 0x64
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	461a      	mov	r2, r3
 8010128:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801012a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801012c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801012e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010130:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010132:	e841 2300 	strex	r3, r2, [r1]
 8010136:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8010138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801013a:	2b00      	cmp	r3, #0
 801013c:	d1e6      	bne.n	801010c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	3308      	adds	r3, #8
 8010144:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010148:	e853 3f00 	ldrex	r3, [r3]
 801014c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801014e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010150:	f023 0301 	bic.w	r3, r3, #1
 8010154:	663b      	str	r3, [r7, #96]	; 0x60
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	3308      	adds	r3, #8
 801015c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801015e:	64ba      	str	r2, [r7, #72]	; 0x48
 8010160:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010162:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010164:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010166:	e841 2300 	strex	r3, r2, [r1]
 801016a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 801016c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801016e:	2b00      	cmp	r3, #0
 8010170:	d1e5      	bne.n	801013e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	2220      	movs	r2, #32
 8010176:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	2220      	movs	r2, #32
 801017e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	2200      	movs	r2, #0
 8010186:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 801018a:	2303      	movs	r3, #3
 801018c:	e069      	b.n	8010262 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	f003 0304 	and.w	r3, r3, #4
 8010198:	2b00      	cmp	r3, #0
 801019a:	d051      	beq.n	8010240 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	69db      	ldr	r3, [r3, #28]
 80101a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80101a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80101aa:	d149      	bne.n	8010240 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80101b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101be:	e853 3f00 	ldrex	r3, [r3]
 80101c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80101c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80101ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	461a      	mov	r2, r3
 80101d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80101d4:	637b      	str	r3, [r7, #52]	; 0x34
 80101d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80101da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80101dc:	e841 2300 	strex	r3, r2, [r1]
 80101e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80101e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d1e6      	bne.n	80101b6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	3308      	adds	r3, #8
 80101ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101f0:	697b      	ldr	r3, [r7, #20]
 80101f2:	e853 3f00 	ldrex	r3, [r3]
 80101f6:	613b      	str	r3, [r7, #16]
   return(result);
 80101f8:	693b      	ldr	r3, [r7, #16]
 80101fa:	f023 0301 	bic.w	r3, r3, #1
 80101fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	3308      	adds	r3, #8
 8010206:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010208:	623a      	str	r2, [r7, #32]
 801020a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801020c:	69f9      	ldr	r1, [r7, #28]
 801020e:	6a3a      	ldr	r2, [r7, #32]
 8010210:	e841 2300 	strex	r3, r2, [r1]
 8010214:	61bb      	str	r3, [r7, #24]
   return(result);
 8010216:	69bb      	ldr	r3, [r7, #24]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d1e5      	bne.n	80101e8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	2220      	movs	r2, #32
 8010220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	2220      	movs	r2, #32
 8010228:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	2220      	movs	r2, #32
 8010230:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	2200      	movs	r2, #0
 8010238:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 801023c:	2303      	movs	r3, #3
 801023e:	e010      	b.n	8010262 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	69da      	ldr	r2, [r3, #28]
 8010246:	68bb      	ldr	r3, [r7, #8]
 8010248:	4013      	ands	r3, r2
 801024a:	68ba      	ldr	r2, [r7, #8]
 801024c:	429a      	cmp	r2, r3
 801024e:	bf0c      	ite	eq
 8010250:	2301      	moveq	r3, #1
 8010252:	2300      	movne	r3, #0
 8010254:	b2db      	uxtb	r3, r3
 8010256:	461a      	mov	r2, r3
 8010258:	79fb      	ldrb	r3, [r7, #7]
 801025a:	429a      	cmp	r2, r3
 801025c:	f43f af46 	beq.w	80100ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010260:	2300      	movs	r3, #0
}
 8010262:	4618      	mov	r0, r3
 8010264:	3770      	adds	r7, #112	; 0x70
 8010266:	46bd      	mov	sp, r7
 8010268:	bd80      	pop	{r7, pc}

0801026a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801026a:	b480      	push	{r7}
 801026c:	b085      	sub	sp, #20
 801026e:	af00      	add	r7, sp, #0
 8010270:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010278:	2b01      	cmp	r3, #1
 801027a:	d101      	bne.n	8010280 <HAL_UARTEx_DisableFifoMode+0x16>
 801027c:	2302      	movs	r3, #2
 801027e:	e027      	b.n	80102d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	2201      	movs	r2, #1
 8010284:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	2224      	movs	r2, #36	; 0x24
 801028c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	681a      	ldr	r2, [r3, #0]
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	f022 0201 	bic.w	r2, r2, #1
 80102a6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80102ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2200      	movs	r2, #0
 80102b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	68fa      	ldr	r2, [r7, #12]
 80102bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2220      	movs	r2, #32
 80102c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2200      	movs	r2, #0
 80102ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80102ce:	2300      	movs	r3, #0
}
 80102d0:	4618      	mov	r0, r3
 80102d2:	3714      	adds	r7, #20
 80102d4:	46bd      	mov	sp, r7
 80102d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102da:	4770      	bx	lr

080102dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b084      	sub	sp, #16
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
 80102e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80102ec:	2b01      	cmp	r3, #1
 80102ee:	d101      	bne.n	80102f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80102f0:	2302      	movs	r3, #2
 80102f2:	e02d      	b.n	8010350 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	2201      	movs	r2, #1
 80102f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	2224      	movs	r2, #36	; 0x24
 8010300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	681a      	ldr	r2, [r3, #0]
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	f022 0201 	bic.w	r2, r2, #1
 801031a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	689b      	ldr	r3, [r3, #8]
 8010322:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	683a      	ldr	r2, [r7, #0]
 801032c:	430a      	orrs	r2, r1
 801032e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010330:	6878      	ldr	r0, [r7, #4]
 8010332:	f000 f84f 	bl	80103d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	68fa      	ldr	r2, [r7, #12]
 801033c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	2220      	movs	r2, #32
 8010342:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2200      	movs	r2, #0
 801034a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801034e:	2300      	movs	r3, #0
}
 8010350:	4618      	mov	r0, r3
 8010352:	3710      	adds	r7, #16
 8010354:	46bd      	mov	sp, r7
 8010356:	bd80      	pop	{r7, pc}

08010358 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010358:	b580      	push	{r7, lr}
 801035a:	b084      	sub	sp, #16
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
 8010360:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010368:	2b01      	cmp	r3, #1
 801036a:	d101      	bne.n	8010370 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801036c:	2302      	movs	r3, #2
 801036e:	e02d      	b.n	80103cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2201      	movs	r2, #1
 8010374:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2224      	movs	r2, #36	; 0x24
 801037c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	681a      	ldr	r2, [r3, #0]
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	f022 0201 	bic.w	r2, r2, #1
 8010396:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	689b      	ldr	r3, [r3, #8]
 801039e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	683a      	ldr	r2, [r7, #0]
 80103a8:	430a      	orrs	r2, r1
 80103aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f000 f811 	bl	80103d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	68fa      	ldr	r2, [r7, #12]
 80103b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	2220      	movs	r2, #32
 80103be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2200      	movs	r2, #0
 80103c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80103ca:	2300      	movs	r3, #0
}
 80103cc:	4618      	mov	r0, r3
 80103ce:	3710      	adds	r7, #16
 80103d0:	46bd      	mov	sp, r7
 80103d2:	bd80      	pop	{r7, pc}

080103d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80103d4:	b480      	push	{r7}
 80103d6:	b085      	sub	sp, #20
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d108      	bne.n	80103f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2201      	movs	r2, #1
 80103e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	2201      	movs	r2, #1
 80103f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80103f4:	e031      	b.n	801045a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80103f6:	2308      	movs	r3, #8
 80103f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80103fa:	2308      	movs	r3, #8
 80103fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	689b      	ldr	r3, [r3, #8]
 8010404:	0e5b      	lsrs	r3, r3, #25
 8010406:	b2db      	uxtb	r3, r3
 8010408:	f003 0307 	and.w	r3, r3, #7
 801040c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	689b      	ldr	r3, [r3, #8]
 8010414:	0f5b      	lsrs	r3, r3, #29
 8010416:	b2db      	uxtb	r3, r3
 8010418:	f003 0307 	and.w	r3, r3, #7
 801041c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801041e:	7bbb      	ldrb	r3, [r7, #14]
 8010420:	7b3a      	ldrb	r2, [r7, #12]
 8010422:	4911      	ldr	r1, [pc, #68]	; (8010468 <UARTEx_SetNbDataToProcess+0x94>)
 8010424:	5c8a      	ldrb	r2, [r1, r2]
 8010426:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801042a:	7b3a      	ldrb	r2, [r7, #12]
 801042c:	490f      	ldr	r1, [pc, #60]	; (801046c <UARTEx_SetNbDataToProcess+0x98>)
 801042e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010430:	fb93 f3f2 	sdiv	r3, r3, r2
 8010434:	b29a      	uxth	r2, r3
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801043c:	7bfb      	ldrb	r3, [r7, #15]
 801043e:	7b7a      	ldrb	r2, [r7, #13]
 8010440:	4909      	ldr	r1, [pc, #36]	; (8010468 <UARTEx_SetNbDataToProcess+0x94>)
 8010442:	5c8a      	ldrb	r2, [r1, r2]
 8010444:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010448:	7b7a      	ldrb	r2, [r7, #13]
 801044a:	4908      	ldr	r1, [pc, #32]	; (801046c <UARTEx_SetNbDataToProcess+0x98>)
 801044c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801044e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010452:	b29a      	uxth	r2, r3
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801045a:	bf00      	nop
 801045c:	3714      	adds	r7, #20
 801045e:	46bd      	mov	sp, r7
 8010460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010464:	4770      	bx	lr
 8010466:	bf00      	nop
 8010468:	080151d4 	.word	0x080151d4
 801046c:	080151dc 	.word	0x080151dc

08010470 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8010470:	b480      	push	{r7}
 8010472:	b083      	sub	sp, #12
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
 8010478:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	f043 0202 	orr.w	r2, r3, #2
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 8010486:	683b      	ldr	r3, [r7, #0]
 8010488:	685a      	ldr	r2, [r3, #4]
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	021b      	lsls	r3, r3, #8
 8010490:	431a      	orrs	r2, r3
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	f023 0202 	bic.w	r2, r3, #2
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	601a      	str	r2, [r3, #0]
}
 80104a2:	bf00      	nop
 80104a4:	370c      	adds	r7, #12
 80104a6:	46bd      	mov	sp, r7
 80104a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ac:	4770      	bx	lr

080104ae <LL_DLYB_GetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is received.
  *          - ERROR: the Delay value is not received.
  */
void LL_DLYB_GetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 80104ae:	b480      	push	{r7}
 80104b0:	b083      	sub	sp, #12
 80104b2:	af00      	add	r7, sp, #0
 80104b4:	6078      	str	r0, [r7, #4]
 80104b6:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Fill the DelayBlock configuration structure with SEL and UNIT value */
  pdlyb_cfg->Units = ((DLYBx->CFGR & DLYB_CFGR_UNIT) >> DLYB_CFGR_UNIT_Pos);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	685b      	ldr	r3, [r3, #4]
 80104bc:	0a1b      	lsrs	r3, r3, #8
 80104be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80104c2:	683b      	ldr	r3, [r7, #0]
 80104c4:	601a      	str	r2, [r3, #0]
  pdlyb_cfg->PhaseSel = (DLYBx->CFGR & DLYB_CFGR_SEL);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	685b      	ldr	r3, [r3, #4]
 80104ca:	f003 020f 	and.w	r2, r3, #15
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	605a      	str	r2, [r3, #4]
}
 80104d2:	bf00      	nop
 80104d4:	370c      	adds	r7, #12
 80104d6:	46bd      	mov	sp, r7
 80104d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104dc:	4770      	bx	lr
	...

080104e0 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b086      	sub	sp, #24
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
 80104e8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 80104ea:	2300      	movs	r3, #0
 80104ec:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	f043 0202 	orr.w	r2, r3, #2
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
 80104fa:	e02a      	b.n	8010552 <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	021b      	lsls	r3, r3, #8
 8010500:	f043 020c 	orr.w	r2, r3, #12
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
 8010508:	f7f6 fa82 	bl	8006a10 <HAL_GetTick>
 801050c:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 801050e:	e00c      	b.n	801052a <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
 8010510:	f7f6 fa7e 	bl	8006a10 <HAL_GetTick>
 8010514:	4602      	mov	r2, r0
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	1ad3      	subs	r3, r2, r3
 801051a:	2bfe      	cmp	r3, #254	; 0xfe
 801051c:	d905      	bls.n	801052a <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	2b00      	cmp	r3, #0
 8010524:	db01      	blt.n	801052a <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
 8010526:	2303      	movs	r3, #3
 8010528:	e042      	b.n	80105b0 <LL_DLYB_GetClockPeriod+0xd0>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	685b      	ldr	r3, [r3, #4]
 801052e:	2b00      	cmp	r3, #0
 8010530:	daee      	bge.n	8010510 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	685a      	ldr	r2, [r3, #4]
 8010536:	4b20      	ldr	r3, [pc, #128]	; (80105b8 <LL_DLYB_GetClockPeriod+0xd8>)
 8010538:	4013      	ands	r3, r2
 801053a:	2b00      	cmp	r3, #0
 801053c:	d006      	beq.n	801054c <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	685b      	ldr	r3, [r3, #4]
 8010542:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8010546:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 801054a:	d106      	bne.n	801055a <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	3301      	adds	r3, #1
 8010550:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	2b7f      	cmp	r3, #127	; 0x7f
 8010556:	d9d1      	bls.n	80104fc <LL_DLYB_GetClockPeriod+0x1c>
 8010558:	e000      	b.n	801055c <LL_DLYB_GetClockPeriod+0x7c>
        break;
 801055a:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	2b80      	cmp	r3, #128	; 0x80
 8010560:	d022      	beq.n	80105a8 <LL_DLYB_GetClockPeriod+0xc8>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	0c1b      	lsrs	r3, r3, #16
 8010568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801056c:	60bb      	str	r3, [r7, #8]
    nb = 10U;
 801056e:	230a      	movs	r3, #10
 8010570:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 8010572:	e002      	b.n	801057a <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
 8010574:	693b      	ldr	r3, [r7, #16]
 8010576:	3b01      	subs	r3, #1
 8010578:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 801057a:	693b      	ldr	r3, [r7, #16]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d005      	beq.n	801058c <LL_DLYB_GetClockPeriod+0xac>
 8010580:	68ba      	ldr	r2, [r7, #8]
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	fa22 f303 	lsr.w	r3, r2, r3
 8010588:	2b00      	cmp	r3, #0
 801058a:	d0f3      	beq.n	8010574 <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
 801058c:	693b      	ldr	r3, [r7, #16]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d00a      	beq.n	80105a8 <LL_DLYB_GetClockPeriod+0xc8>
    {
      pdlyb_cfg->PhaseSel = nb ;
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	693a      	ldr	r2, [r7, #16]
 8010596:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	697a      	ldr	r2, [r7, #20]
 801059c:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      DLYBx->CR = DLYB_CR_SEN;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	2202      	movs	r2, #2
 80105a2:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
 80105a4:	2300      	movs	r3, #0
 80105a6:	e003      	b.n	80105b0 <LL_DLYB_GetClockPeriod+0xd0>
    }
  }

  /* Disable the length sampling */
  DLYBx->CR = DLYB_CR_SEN;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	2202      	movs	r2, #2
 80105ac:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
 80105ae:	2301      	movs	r3, #1

}
 80105b0:	4618      	mov	r0, r3
 80105b2:	3718      	adds	r7, #24
 80105b4:	46bd      	mov	sp, r7
 80105b6:	bd80      	pop	{r7, pc}
 80105b8:	07ff0000 	.word	0x07ff0000

080105bc <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 80105bc:	b580      	push	{r7, lr}
 80105be:	b09c      	sub	sp, #112	; 0x70
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	60f8      	str	r0, [r7, #12]
 80105c4:	60b9      	str	r1, [r7, #8]
 80105c6:	607a      	str	r2, [r7, #4]
 80105c8:	603b      	str	r3, [r7, #0]
TX_THREAD                   *next_thread;
TX_THREAD                   *previous_thread;
UINT                        finished;
#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 80105ca:	2300      	movs	r3, #0
 80105cc:	663b      	str	r3, [r7, #96]	; 0x60
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	3303      	adds	r3, #3
 80105d2:	f023 0303 	bic.w	r3, r3, #3
 80105d6:	607b      	str	r3, [r7, #4]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80105d8:	f3ef 8310 	mrs	r3, PRIMASK
 80105dc:	637b      	str	r3, [r7, #52]	; 0x34
#endif
    return(posture);
 80105de:	6b7b      	ldr	r3, [r7, #52]	; 0x34

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 80105e0:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80105e2:	b672      	cpsid	i
#endif
    return(int_posture);
 80105e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 80105e6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80105e8:	4b7c      	ldr	r3, [pc, #496]	; (80107dc <_tx_byte_allocate+0x220>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	657b      	str	r3, [r7, #84]	; 0x54
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 80105ee:	4b7c      	ldr	r3, [pc, #496]	; (80107e0 <_tx_byte_allocate+0x224>)
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	653b      	str	r3, [r7, #80]	; 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_ALLOCATE, pool_ptr, 0, memory_size, wait_option, TX_TRACE_BYTE_POOL_EVENTS)
 80105f4:	4b7a      	ldr	r3, [pc, #488]	; (80107e0 <_tx_byte_allocate+0x224>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80105fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d06b      	beq.n	80106d8 <_tx_byte_allocate+0x11c>
 8010600:	4b78      	ldr	r3, [pc, #480]	; (80107e4 <_tx_byte_allocate+0x228>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	f003 0304 	and.w	r3, r3, #4
 8010608:	2b00      	cmp	r3, #0
 801060a:	d065      	beq.n	80106d8 <_tx_byte_allocate+0x11c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801060c:	f3ef 8305 	mrs	r3, IPSR
 8010610:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8010612:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010614:	4b74      	ldr	r3, [pc, #464]	; (80107e8 <_tx_byte_allocate+0x22c>)
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	4313      	orrs	r3, r2
 801061a:	64bb      	str	r3, [r7, #72]	; 0x48
 801061c:	4b6f      	ldr	r3, [pc, #444]	; (80107dc <_tx_byte_allocate+0x220>)
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	65bb      	str	r3, [r7, #88]	; 0x58
 8010622:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010624:	2b00      	cmp	r3, #0
 8010626:	d10b      	bne.n	8010640 <_tx_byte_allocate+0x84>
 8010628:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801062a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801062c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801062e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010632:	041a      	lsls	r2, r3, #16
 8010634:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010636:	4313      	orrs	r3, r2
 8010638:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801063c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801063e:	e00e      	b.n	801065e <_tx_byte_allocate+0xa2>
 8010640:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010642:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8010646:	d205      	bcs.n	8010654 <_tx_byte_allocate+0x98>
 8010648:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801064a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801064c:	f04f 33ff 	mov.w	r3, #4294967295
 8010650:	65bb      	str	r3, [r7, #88]	; 0x58
 8010652:	e004      	b.n	801065e <_tx_byte_allocate+0xa2>
 8010654:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8010658:	65bb      	str	r3, [r7, #88]	; 0x58
 801065a:	2300      	movs	r3, #0
 801065c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801065e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010660:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010662:	601a      	str	r2, [r3, #0]
 8010664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010666:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010668:	605a      	str	r2, [r3, #4]
 801066a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801066c:	2214      	movs	r2, #20
 801066e:	609a      	str	r2, [r3, #8]
 8010670:	4b5e      	ldr	r3, [pc, #376]	; (80107ec <_tx_byte_allocate+0x230>)
 8010672:	681a      	ldr	r2, [r3, #0]
 8010674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010676:	60da      	str	r2, [r3, #12]
 8010678:	68fa      	ldr	r2, [r7, #12]
 801067a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801067c:	611a      	str	r2, [r3, #16]
 801067e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010680:	2200      	movs	r2, #0
 8010682:	615a      	str	r2, [r3, #20]
 8010684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010686:	687a      	ldr	r2, [r7, #4]
 8010688:	619a      	str	r2, [r3, #24]
 801068a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801068c:	683a      	ldr	r2, [r7, #0]
 801068e:	61da      	str	r2, [r3, #28]
 8010690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010692:	3320      	adds	r3, #32
 8010694:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010696:	4b56      	ldr	r3, [pc, #344]	; (80107f0 <_tx_byte_allocate+0x234>)
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801069c:	429a      	cmp	r2, r3
 801069e:	d314      	bcc.n	80106ca <_tx_byte_allocate+0x10e>
 80106a0:	4b54      	ldr	r3, [pc, #336]	; (80107f4 <_tx_byte_allocate+0x238>)
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80106a6:	4a4e      	ldr	r2, [pc, #312]	; (80107e0 <_tx_byte_allocate+0x224>)
 80106a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80106aa:	6013      	str	r3, [r2, #0]
 80106ac:	4b52      	ldr	r3, [pc, #328]	; (80107f8 <_tx_byte_allocate+0x23c>)
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80106b2:	621a      	str	r2, [r3, #32]
 80106b4:	4b51      	ldr	r3, [pc, #324]	; (80107fc <_tx_byte_allocate+0x240>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d00d      	beq.n	80106d8 <_tx_byte_allocate+0x11c>
 80106bc:	4b4f      	ldr	r3, [pc, #316]	; (80107fc <_tx_byte_allocate+0x240>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	4a4d      	ldr	r2, [pc, #308]	; (80107f8 <_tx_byte_allocate+0x23c>)
 80106c2:	6812      	ldr	r2, [r2, #0]
 80106c4:	4610      	mov	r0, r2
 80106c6:	4798      	blx	r3
 80106c8:	e006      	b.n	80106d8 <_tx_byte_allocate+0x11c>
 80106ca:	4a45      	ldr	r2, [pc, #276]	; (80107e0 <_tx_byte_allocate+0x224>)
 80106cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80106ce:	6013      	str	r3, [r2, #0]
 80106d0:	4b49      	ldr	r3, [pc, #292]	; (80107f8 <_tx_byte_allocate+0x23c>)
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80106d6:	621a      	str	r2, [r3, #32]

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time the allocate
       call succeeds.  */
    if (entry_ptr != TX_NULL)
 80106d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d002      	beq.n	80106e4 <_tx_byte_allocate+0x128>
    {

        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 80106de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80106e0:	68db      	ldr	r3, [r3, #12]
 80106e2:	663b      	str	r3, [r7, #96]	; 0x60
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 80106e4:	2300      	movs	r3, #0
 80106e6:	667b      	str	r3, [r7, #100]	; 0x64
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80106ec:	621a      	str	r2, [r3, #32]
 80106ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80106f0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80106f2:	6a3b      	ldr	r3, [r7, #32]
 80106f4:	f383 8810 	msr	PRIMASK, r3
}
 80106f8:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 80106fa:	6879      	ldr	r1, [r7, #4]
 80106fc:	68f8      	ldr	r0, [r7, #12]
 80106fe:	f000 fa6d 	bl	8010bdc <_tx_byte_pool_search>
 8010702:	6478      	str	r0, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010704:	f3ef 8310 	mrs	r3, PRIMASK
 8010708:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 801070a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 801070c:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 801070e:	b672      	cpsid	i
    return(int_posture);
 8010710:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8010712:	66fb      	str	r3, [r7, #108]	; 0x6c

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8010714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010716:	2b00      	cmp	r3, #0
 8010718:	d002      	beq.n	8010720 <_tx_byte_allocate+0x164>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 801071a:	2301      	movs	r3, #1
 801071c:	667b      	str	r3, [r7, #100]	; 0x64
 801071e:	e006      	b.n	801072e <_tx_byte_allocate+0x172>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	6a1b      	ldr	r3, [r3, #32]
 8010724:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010726:	429a      	cmp	r2, r3
 8010728:	d101      	bne.n	801072e <_tx_byte_allocate+0x172>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 801072a:	2301      	movs	r3, #1
 801072c:	667b      	str	r3, [r7, #100]	; 0x64
            }
        }

    } while (finished == TX_FALSE);
 801072e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010730:	2b00      	cmp	r3, #0
 8010732:	d0d9      	beq.n	80106e8 <_tx_byte_allocate+0x12c>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8010734:	68bb      	ldr	r3, [r7, #8]
 8010736:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010738:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 801073a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801073c:	2b00      	cmp	r3, #0
 801073e:	d015      	beq.n	801076c <_tx_byte_allocate+0x1b0>
#ifdef TX_ENABLE_EVENT_TRACE

        /* Check that the event time stamp is unchanged.  A different
           timestamp means that a later event wrote over the byte
           allocate event.  In that case, do nothing here.  */
        if (entry_ptr != TX_NULL)
 8010740:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010742:	2b00      	cmp	r3, #0
 8010744:	d009      	beq.n	801075a <_tx_byte_allocate+0x19e>
        {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8010746:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010748:	68db      	ldr	r3, [r3, #12]
 801074a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801074c:	429a      	cmp	r2, r3
 801074e:	d104      	bne.n	801075a <_tx_byte_allocate+0x19e>

                /* Timestamp is the same, update the entry with the address.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
 8010750:	68bb      	ldr	r3, [r7, #8]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	461a      	mov	r2, r3
 8010756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010758:	615a      	str	r2, [r3, #20]
 801075a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801075c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801075e:	69fb      	ldr	r3, [r7, #28]
 8010760:	f383 8810 	msr	PRIMASK, r3
}
 8010764:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8010766:	2300      	movs	r3, #0
 8010768:	66bb      	str	r3, [r7, #104]	; 0x68
 801076a:	e090      	b.n	801088e <_tx_byte_allocate+0x2d2>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	2b00      	cmp	r3, #0
 8010770:	f000 8085 	beq.w	801087e <_tx_byte_allocate+0x2c2>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8010774:	4b22      	ldr	r3, [pc, #136]	; (8010800 <_tx_byte_allocate+0x244>)
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d007      	beq.n	801078c <_tx_byte_allocate+0x1d0>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 801077c:	2310      	movs	r3, #16
 801077e:	66bb      	str	r3, [r7, #104]	; 0x68
 8010780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010782:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010784:	69bb      	ldr	r3, [r7, #24]
 8010786:	f383 8810 	msr	PRIMASK, r3
}
 801078a:	e080      	b.n	801088e <_tx_byte_allocate+0x2d2>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 801078c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801078e:	4a1d      	ldr	r2, [pc, #116]	; (8010804 <_tx_byte_allocate+0x248>)
 8010790:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8010792:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010794:	68fa      	ldr	r2, [r7, #12]
 8010796:	66da      	str	r2, [r3, #108]	; 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8010798:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801079a:	68ba      	ldr	r2, [r7, #8]
 801079c:	67da      	str	r2, [r3, #124]	; 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 801079e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107a0:	687a      	ldr	r2, [r7, #4]
 80107a2:	679a      	str	r2, [r3, #120]	; 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80107a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80107aa:	1c5a      	adds	r2, r3, #1
 80107ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107ae:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107b6:	643b      	str	r3, [r7, #64]	; 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107bc:	1c5a      	adds	r2, r3, #1
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	629a      	str	r2, [r3, #40]	; 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 80107c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d11f      	bne.n	8010808 <_tx_byte_allocate+0x24c>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80107cc:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80107ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80107d2:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80107d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80107d8:	675a      	str	r2, [r3, #116]	; 0x74
 80107da:	e027      	b.n	801082c <_tx_byte_allocate+0x270>
 80107dc:	200021f8 	.word	0x200021f8
 80107e0:	20002814 	.word	0x20002814
 80107e4:	20002818 	.word	0x20002818
 80107e8:	20000010 	.word	0x20000010
 80107ec:	e0001004 	.word	0xe0001004
 80107f0:	20002810 	.word	0x20002810
 80107f4:	2000280c 	.word	0x2000280c
 80107f8:	20002800 	.word	0x20002800
 80107fc:	2000281c 	.word	0x2000281c
 8010800:	20002290 	.word	0x20002290
 8010804:	0801089d 	.word	0x0801089d
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801080c:	63fb      	str	r3, [r7, #60]	; 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 801080e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010810:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010812:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8010814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010818:	63bb      	str	r3, [r7, #56]	; 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 801081a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801081c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801081e:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8010820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010822:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010824:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8010826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010828:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801082a:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 801082c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801082e:	2209      	movs	r2, #9
 8010830:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8010832:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010834:	2201      	movs	r2, #1
 8010836:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8010838:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801083a:	683a      	ldr	r2, [r7, #0]
 801083c:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 801083e:	4b16      	ldr	r3, [pc, #88]	; (8010898 <_tx_byte_allocate+0x2dc>)
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	3301      	adds	r3, #1
 8010844:	4a14      	ldr	r2, [pc, #80]	; (8010898 <_tx_byte_allocate+0x2dc>)
 8010846:	6013      	str	r3, [r2, #0]
 8010848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801084a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801084c:	697b      	ldr	r3, [r7, #20]
 801084e:	f383 8810 	msr	PRIMASK, r3
}
 8010852:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8010854:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8010856:	f002 fa29 	bl	8012cac <_tx_thread_system_suspend>
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the byte
                   allocate event.  In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 801085a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801085c:	2b00      	cmp	r3, #0
 801085e:	d009      	beq.n	8010874 <_tx_byte_allocate+0x2b8>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8010860:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010862:	68db      	ldr	r3, [r3, #12]
 8010864:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010866:	429a      	cmp	r2, r3
 8010868:	d104      	bne.n	8010874 <_tx_byte_allocate+0x2b8>

                        /* Timestamp is the same, update the entry with the address.  */
#ifdef TX_MISRA_ENABLE
                        entry_ptr -> tx_trace_buffer_entry_info_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
#else
                       entry_ptr -> tx_trace_buffer_entry_information_field_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	461a      	mov	r2, r3
 8010870:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010872:	615a      	str	r2, [r3, #20]
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8010874:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010876:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801087a:	66bb      	str	r3, [r7, #104]	; 0x68
 801087c:	e007      	b.n	801088e <_tx_byte_allocate+0x2d2>
 801087e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010880:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010882:	693b      	ldr	r3, [r7, #16]
 8010884:	f383 8810 	msr	PRIMASK, r3
}
 8010888:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 801088a:	2310      	movs	r3, #16
 801088c:	66bb      	str	r3, [r7, #104]	; 0x68
        }
    }

    /* Return completion status.  */
    return(status);
 801088e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 8010890:	4618      	mov	r0, r3
 8010892:	3770      	adds	r7, #112	; 0x70
 8010894:	46bd      	mov	sp, r7
 8010896:	bd80      	pop	{r7, pc}
 8010898:	20002290 	.word	0x20002290

0801089c <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b08e      	sub	sp, #56	; 0x38
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
 80108a4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80108a6:	f3ef 8310 	mrs	r3, PRIMASK
 80108aa:	623b      	str	r3, [r7, #32]
    return(posture);
 80108ac:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80108ae:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80108b0:	b672      	cpsid	i
    return(int_posture);
 80108b2:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 80108b4:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80108ba:	4a33      	ldr	r2, [pc, #204]	; (8010988 <_tx_byte_pool_cleanup+0xec>)
 80108bc:	4293      	cmp	r3, r2
 80108be:	d158      	bne.n	8010972 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80108c6:	683a      	ldr	r2, [r7, #0]
 80108c8:	429a      	cmp	r2, r3
 80108ca:	d152      	bne.n	8010972 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108d0:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 80108d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d04c      	beq.n	8010972 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 80108d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	4a2b      	ldr	r2, [pc, #172]	; (801098c <_tx_byte_pool_cleanup+0xf0>)
 80108de:	4293      	cmp	r3, r2
 80108e0:	d147      	bne.n	8010972 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80108e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d043      	beq.n	8010972 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	2200      	movs	r2, #0
 80108ee:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 80108f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108f4:	1e5a      	subs	r2, r3, #1
 80108f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108f8:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80108fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108fe:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8010900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010902:	2b00      	cmp	r3, #0
 8010904:	d103      	bne.n	801090e <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8010906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010908:	2200      	movs	r2, #0
 801090a:	625a      	str	r2, [r3, #36]	; 0x24
 801090c:	e013      	b.n	8010936 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010912:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010918:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 801091a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801091c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801091e:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8010920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010922:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010924:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8010926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801092a:	687a      	ldr	r2, [r7, #4]
 801092c:	429a      	cmp	r2, r3
 801092e:	d102      	bne.n	8010936 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8010930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010934:	625a      	str	r2, [r3, #36]	; 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801093a:	2b09      	cmp	r3, #9
 801093c:	d119      	bne.n	8010972 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	2210      	movs	r2, #16
 8010942:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010946:	4b12      	ldr	r3, [pc, #72]	; (8010990 <_tx_byte_pool_cleanup+0xf4>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	3301      	adds	r3, #1
 801094c:	4a10      	ldr	r2, [pc, #64]	; (8010990 <_tx_byte_pool_cleanup+0xf4>)
 801094e:	6013      	str	r3, [r2, #0]
 8010950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010952:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010954:	693b      	ldr	r3, [r7, #16]
 8010956:	f383 8810 	msr	PRIMASK, r3
}
 801095a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 801095c:	6878      	ldr	r0, [r7, #4]
 801095e:	f001 ffeb 	bl	8012938 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010962:	f3ef 8310 	mrs	r3, PRIMASK
 8010966:	61bb      	str	r3, [r7, #24]
    return(posture);
 8010968:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 801096a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 801096c:	b672      	cpsid	i
    return(int_posture);
 801096e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010970:	637b      	str	r3, [r7, #52]	; 0x34
 8010972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010974:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f383 8810 	msr	PRIMASK, r3
}
 801097c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 801097e:	bf00      	nop
 8010980:	3738      	adds	r7, #56	; 0x38
 8010982:	46bd      	mov	sp, r7
 8010984:	bd80      	pop	{r7, pc}
 8010986:	bf00      	nop
 8010988:	0801089d 	.word	0x0801089d
 801098c:	42595445 	.word	0x42595445
 8010990:	20002290 	.word	0x20002290

08010994 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b096      	sub	sp, #88	; 0x58
 8010998:	af02      	add	r7, sp, #8
 801099a:	60f8      	str	r0, [r7, #12]
 801099c:	60b9      	str	r1, [r7, #8]
 801099e:	607a      	str	r2, [r7, #4]
 80109a0:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 80109a2:	2234      	movs	r2, #52	; 0x34
 80109a4:	2100      	movs	r1, #0
 80109a6:	68f8      	ldr	r0, [r7, #12]
 80109a8:	f003 fb72 	bl	8014090 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	f023 0303 	bic.w	r3, r3, #3
 80109b2:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	68ba      	ldr	r2, [r7, #8]
 80109b8:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	687a      	ldr	r2, [r7, #4]
 80109be:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	683a      	ldr	r2, [r7, #0]
 80109c4:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	687a      	ldr	r2, [r7, #4]
 80109ca:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	687a      	ldr	r2, [r7, #4]
 80109d0:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	f1a3 0208 	sub.w	r2, r3, #8
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	2202      	movs	r2, #2
 80109e0:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	617b      	str	r3, [r7, #20]
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80109e6:	697a      	ldr	r2, [r7, #20]
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	4413      	add	r3, r2
 80109ec:	617b      	str	r3, [r7, #20]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	3b04      	subs	r3, #4
 80109f2:	617b      	str	r3, [r7, #20]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80109f8:	697b      	ldr	r3, [r7, #20]
 80109fa:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  temp_ptr;
 80109fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010a00:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	3b04      	subs	r3, #4
 8010a06:	617b      	str	r3, [r7, #20]
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8010a08:	697b      	ldr	r3, [r7, #20]
 8010a0a:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010a0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a0e:	687a      	ldr	r2, [r7, #4]
 8010a10:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8010a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a18:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  block_ptr;
 8010a1a:	697a      	ldr	r2, [r7, #20]
 8010a1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a1e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	617b      	str	r3, [r7, #20]
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8010a24:	697b      	ldr	r3, [r7, #20]
 8010a26:	3304      	adds	r3, #4
 8010a28:	617b      	str	r3, [r7, #20]
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8010a2a:	697b      	ldr	r3, [r7, #20]
 8010a2c:	63fb      	str	r3, [r7, #60]	; 0x3c
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8010a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a30:	4a5d      	ldr	r2, [pc, #372]	; (8010ba8 <_tx_byte_pool_create+0x214>)
 8010a32:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	2200      	movs	r2, #0
 8010a38:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8010a3e:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8010a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8010a42:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010a44:	b672      	cpsid	i
    return(int_posture);
 8010a46:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8010a48:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	4a57      	ldr	r2, [pc, #348]	; (8010bac <_tx_byte_pool_create+0x218>)
 8010a4e:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8010a50:	4b57      	ldr	r3, [pc, #348]	; (8010bb0 <_tx_byte_pool_create+0x21c>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d109      	bne.n	8010a6c <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8010a58:	4a56      	ldr	r2, [pc, #344]	; (8010bb4 <_tx_byte_pool_create+0x220>)
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	68fa      	ldr	r2, [r7, #12]
 8010a62:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	68fa      	ldr	r2, [r7, #12]
 8010a68:	631a      	str	r2, [r3, #48]	; 0x30
 8010a6a:	e011      	b.n	8010a90 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8010a6c:	4b51      	ldr	r3, [pc, #324]	; (8010bb4 <_tx_byte_pool_create+0x220>)
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	637b      	str	r3, [r7, #52]	; 0x34
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8010a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a76:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8010a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a7a:	68fa      	ldr	r2, [r7, #12]
 8010a7c:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8010a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a80:	68fa      	ldr	r2, [r7, #12]
 8010a82:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a88:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a8e:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8010a90:	4b47      	ldr	r3, [pc, #284]	; (8010bb0 <_tx_byte_pool_create+0x21c>)
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	3301      	adds	r3, #1
 8010a96:	4a46      	ldr	r2, [pc, #280]	; (8010bb0 <_tx_byte_pool_create+0x21c>)
 8010a98:	6013      	str	r3, [r2, #0]

    /* Optional byte pool create extended processing.  */
    TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BYTE_POOL, pool_ptr, name_ptr, pool_size, 0)
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	9300      	str	r3, [sp, #0]
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	68ba      	ldr	r2, [r7, #8]
 8010aa2:	68f9      	ldr	r1, [r7, #12]
 8010aa4:	2008      	movs	r0, #8
 8010aa6:	f002 fe69 	bl	801377c <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), pool_size, TX_POINTER_TO_ULONG_CONVERT(&block_ptr), TX_TRACE_BYTE_POOL_EVENTS)
 8010aaa:	4b43      	ldr	r3, [pc, #268]	; (8010bb8 <_tx_byte_pool_create+0x224>)
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d06c      	beq.n	8010b90 <_tx_byte_pool_create+0x1fc>
 8010ab6:	4b41      	ldr	r3, [pc, #260]	; (8010bbc <_tx_byte_pool_create+0x228>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	f003 0304 	and.w	r3, r3, #4
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d066      	beq.n	8010b90 <_tx_byte_pool_create+0x1fc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8010ac2:	f3ef 8305 	mrs	r3, IPSR
 8010ac6:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8010ac8:	69fa      	ldr	r2, [r7, #28]
 8010aca:	4b3d      	ldr	r3, [pc, #244]	; (8010bc0 <_tx_byte_pool_create+0x22c>)
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	4313      	orrs	r3, r2
 8010ad0:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ad2:	4b3c      	ldr	r3, [pc, #240]	; (8010bc4 <_tx_byte_pool_create+0x230>)
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	64bb      	str	r3, [r7, #72]	; 0x48
 8010ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d10b      	bne.n	8010af6 <_tx_byte_pool_create+0x162>
 8010ade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010ae4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ae8:	041a      	lsls	r2, r3, #16
 8010aea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010aec:	4313      	orrs	r3, r2
 8010aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010af4:	e00e      	b.n	8010b14 <_tx_byte_pool_create+0x180>
 8010af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010af8:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8010afc:	d205      	bcs.n	8010b0a <_tx_byte_pool_create+0x176>
 8010afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010b02:	f04f 33ff 	mov.w	r3, #4294967295
 8010b06:	64bb      	str	r3, [r7, #72]	; 0x48
 8010b08:	e004      	b.n	8010b14 <_tx_byte_pool_create+0x180>
 8010b0a:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8010b0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8010b10:	2300      	movs	r3, #0
 8010b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010b14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b18:	601a      	str	r2, [r3, #0]
 8010b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010b1e:	605a      	str	r2, [r3, #4]
 8010b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b22:	2215      	movs	r2, #21
 8010b24:	609a      	str	r2, [r3, #8]
 8010b26:	4b28      	ldr	r3, [pc, #160]	; (8010bc8 <_tx_byte_pool_create+0x234>)
 8010b28:	681a      	ldr	r2, [r3, #0]
 8010b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b2c:	60da      	str	r2, [r3, #12]
 8010b2e:	68fa      	ldr	r2, [r7, #12]
 8010b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b32:	611a      	str	r2, [r3, #16]
 8010b34:	687a      	ldr	r2, [r7, #4]
 8010b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b38:	615a      	str	r2, [r3, #20]
 8010b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b3c:	683a      	ldr	r2, [r7, #0]
 8010b3e:	619a      	str	r2, [r3, #24]
 8010b40:	f107 0214 	add.w	r2, r7, #20
 8010b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b46:	61da      	str	r2, [r3, #28]
 8010b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b4a:	3320      	adds	r3, #32
 8010b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010b4e:	4b1f      	ldr	r3, [pc, #124]	; (8010bcc <_tx_byte_pool_create+0x238>)
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010b54:	429a      	cmp	r2, r3
 8010b56:	d314      	bcc.n	8010b82 <_tx_byte_pool_create+0x1ee>
 8010b58:	4b1d      	ldr	r3, [pc, #116]	; (8010bd0 <_tx_byte_pool_create+0x23c>)
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010b5e:	4a16      	ldr	r2, [pc, #88]	; (8010bb8 <_tx_byte_pool_create+0x224>)
 8010b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b62:	6013      	str	r3, [r2, #0]
 8010b64:	4b1b      	ldr	r3, [pc, #108]	; (8010bd4 <_tx_byte_pool_create+0x240>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010b6a:	621a      	str	r2, [r3, #32]
 8010b6c:	4b1a      	ldr	r3, [pc, #104]	; (8010bd8 <_tx_byte_pool_create+0x244>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d00d      	beq.n	8010b90 <_tx_byte_pool_create+0x1fc>
 8010b74:	4b18      	ldr	r3, [pc, #96]	; (8010bd8 <_tx_byte_pool_create+0x244>)
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	4a16      	ldr	r2, [pc, #88]	; (8010bd4 <_tx_byte_pool_create+0x240>)
 8010b7a:	6812      	ldr	r2, [r2, #0]
 8010b7c:	4610      	mov	r0, r2
 8010b7e:	4798      	blx	r3
 8010b80:	e006      	b.n	8010b90 <_tx_byte_pool_create+0x1fc>
 8010b82:	4a0d      	ldr	r2, [pc, #52]	; (8010bb8 <_tx_byte_pool_create+0x224>)
 8010b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b86:	6013      	str	r3, [r2, #0]
 8010b88:	4b12      	ldr	r3, [pc, #72]	; (8010bd4 <_tx_byte_pool_create+0x240>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010b8e:	621a      	str	r2, [r3, #32]
 8010b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b92:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010b94:	69bb      	ldr	r3, [r7, #24]
 8010b96:	f383 8810 	msr	PRIMASK, r3
}
 8010b9a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010b9c:	2300      	movs	r3, #0
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3750      	adds	r7, #80	; 0x50
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bd80      	pop	{r7, pc}
 8010ba6:	bf00      	nop
 8010ba8:	ffffeeee 	.word	0xffffeeee
 8010bac:	42595445 	.word	0x42595445
 8010bb0:	200021ec 	.word	0x200021ec
 8010bb4:	200021e8 	.word	0x200021e8
 8010bb8:	20002814 	.word	0x20002814
 8010bbc:	20002818 	.word	0x20002818
 8010bc0:	20000010 	.word	0x20000010
 8010bc4:	200021f8 	.word	0x200021f8
 8010bc8:	e0001004 	.word	0xe0001004
 8010bcc:	20002810 	.word	0x20002810
 8010bd0:	2000280c 	.word	0x2000280c
 8010bd4:	20002800 	.word	0x20002800
 8010bd8:	2000281c 	.word	0x2000281c

08010bdc <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8010bdc:	b480      	push	{r7}
 8010bde:	b097      	sub	sp, #92	; 0x5c
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	6078      	str	r0, [r7, #4]
 8010be4:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8010be6:	2300      	movs	r3, #0
 8010be8:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010bea:	f3ef 8310 	mrs	r3, PRIMASK
 8010bee:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8010bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8010bf2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010bf4:	b672      	cpsid	i
    return(int_posture);
 8010bf6:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8010bf8:	657b      	str	r3, [r7, #84]	; 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	689a      	ldr	r2, [r3, #8]
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	68db      	ldr	r3, [r3, #12]
 8010c02:	3b02      	subs	r3, #2
 8010c04:	00db      	lsls	r3, r3, #3
 8010c06:	4413      	add	r3, r2
 8010c08:	643b      	str	r3, [r7, #64]	; 0x40
    if (memory_size >= total_theoretical_available)
 8010c0a:	683a      	ldr	r2, [r7, #0]
 8010c0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c0e:	429a      	cmp	r2, r3
 8010c10:	d308      	bcc.n	8010c24 <_tx_byte_pool_search+0x48>
 8010c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c14:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010c16:	69fb      	ldr	r3, [r7, #28]
 8010c18:	f383 8810 	msr	PRIMASK, r3
}
 8010c1c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8010c1e:	2300      	movs	r3, #0
 8010c20:	653b      	str	r3, [r7, #80]	; 0x50
 8010c22:	e0dd      	b.n	8010de0 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8010c24:	4b72      	ldr	r3, [pc, #456]	; (8010df0 <_tx_byte_pool_search+0x214>)
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010c2e:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	695b      	ldr	r3, [r3, #20]
 8010c34:	653b      	str	r3, [r7, #80]	; 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	68db      	ldr	r3, [r3, #12]
 8010c3a:	3301      	adds	r3, #1
 8010c3c:	64bb      	str	r3, [r7, #72]	; 0x48
        available_bytes =  ((ULONG) 0);
 8010c3e:	2300      	movs	r3, #0
 8010c40:	64fb      	str	r3, [r7, #76]	; 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8010c42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c44:	3304      	adds	r3, #4
 8010c46:	63bb      	str	r3, [r7, #56]	; 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8010c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c4a:	637b      	str	r3, [r7, #52]	; 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8010c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	4a68      	ldr	r2, [pc, #416]	; (8010df4 <_tx_byte_pool_search+0x218>)
 8010c52:	4293      	cmp	r3, r2
 8010c54:	d143      	bne.n	8010cde <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8010c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d104      	bne.n	8010c66 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010c60:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8010c62:	2301      	movs	r3, #1
 8010c64:	647b      	str	r3, [r7, #68]	; 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010c66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c68:	633b      	str	r3, [r7, #48]	; 0x30
                next_ptr =             *this_block_link_ptr;
 8010c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8010c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010c72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c74:	1ad3      	subs	r3, r2, r3
 8010c76:	64fb      	str	r3, [r7, #76]	; 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8010c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c7a:	3b08      	subs	r3, #8
 8010c7c:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8010c7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010c80:	683b      	ldr	r3, [r7, #0]
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d257      	bcs.n	8010d36 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8010c86:	2300      	movs	r3, #0
 8010c88:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8010c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c8c:	3304      	adds	r3, #4
 8010c8e:	63bb      	str	r3, [r7, #56]	; 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8010c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c92:	637b      	str	r3, [r7, #52]	; 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8010c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	4a56      	ldr	r2, [pc, #344]	; (8010df4 <_tx_byte_pool_search+0x218>)
 8010c9a:	4293      	cmp	r3, r2
 8010c9c:	d113      	bne.n	8010cc6 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ca0:	62bb      	str	r3, [r7, #40]	; 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8010ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ca4:	681a      	ldr	r2, [r3, #0]
 8010ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ca8:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	68db      	ldr	r3, [r3, #12]
 8010cae:	1e5a      	subs	r2, r3, #1
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	695b      	ldr	r3, [r3, #20]
 8010cb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010cba:	429a      	cmp	r2, r3
 8010cbc:	d114      	bne.n	8010ce8 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010cc2:	615a      	str	r2, [r3, #20]
 8010cc4:	e010      	b.n	8010ce8 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cc8:	62bb      	str	r3, [r7, #40]	; 0x28
                        current_ptr =  *next_block_link_ptr;
 8010cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	653b      	str	r3, [r7, #80]	; 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8010cd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d008      	beq.n	8010ce8 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8010cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010cd8:	3b01      	subs	r3, #1
 8010cda:	64bb      	str	r3, [r7, #72]	; 0x48
 8010cdc:	e004      	b.n	8010ce8 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010cde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ce0:	633b      	str	r3, [r7, #48]	; 0x30
                current_ptr =  *this_block_link_ptr;
 8010ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	653b      	str	r3, [r7, #80]	; 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8010ce8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d002      	beq.n	8010cf4 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 8010cee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010cf0:	3b01      	subs	r3, #1
 8010cf2:	64bb      	str	r3, [r7, #72]	; 0x48
 8010cf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010cf6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010cf8:	693b      	ldr	r3, [r7, #16]
 8010cfa:	f383 8810 	msr	PRIMASK, r3
}
 8010cfe:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010d00:	f3ef 8310 	mrs	r3, PRIMASK
 8010d04:	61bb      	str	r3, [r7, #24]
    return(posture);
 8010d06:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8010d08:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010d0a:	b672      	cpsid	i
    return(int_posture);
 8010d0c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8010d0e:	657b      	str	r3, [r7, #84]	; 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	6a1b      	ldr	r3, [r3, #32]
 8010d14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010d16:	429a      	cmp	r2, r3
 8010d18:	d009      	beq.n	8010d2e <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	695b      	ldr	r3, [r3, #20]
 8010d1e:	653b      	str	r3, [r7, #80]	; 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	68db      	ldr	r3, [r3, #12]
 8010d24:	3301      	adds	r3, #1
 8010d26:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010d2c:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8010d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d186      	bne.n	8010c42 <_tx_byte_pool_search+0x66>
 8010d34:	e000      	b.n	8010d38 <_tx_byte_pool_search+0x15c>
                    break;
 8010d36:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8010d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d048      	beq.n	8010dd0 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8010d3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010d40:	683b      	ldr	r3, [r7, #0]
 8010d42:	1ad3      	subs	r3, r2, r3
 8010d44:	2b13      	cmp	r3, #19
 8010d46:	d91e      	bls.n	8010d86 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	3308      	adds	r3, #8
 8010d4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010d4e:	4413      	add	r3, r2
 8010d50:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d54:	62bb      	str	r3, [r7, #40]	; 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010d56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d58:	633b      	str	r3, [r7, #48]	; 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 8010d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d5c:	681a      	ldr	r2, [r3, #0]
 8010d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d60:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8010d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d64:	3304      	adds	r3, #4
 8010d66:	63bb      	str	r3, [r7, #56]	; 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8010d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d6a:	637b      	str	r3, [r7, #52]	; 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8010d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d6e:	4a21      	ldr	r2, [pc, #132]	; (8010df4 <_tx_byte_pool_search+0x218>)
 8010d70:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	68db      	ldr	r3, [r3, #12]
 8010d76:	1c5a      	adds	r2, r3, #1
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8010d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010d80:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8010d82:	683b      	ldr	r3, [r7, #0]
 8010d84:	64fb      	str	r3, [r7, #76]	; 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8010d86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d88:	3304      	adds	r3, #4
 8010d8a:	63bb      	str	r3, [r7, #56]	; 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8010d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d8e:	633b      	str	r3, [r7, #48]	; 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8010d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d92:	687a      	ldr	r2, [r7, #4]
 8010d94:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	689a      	ldr	r2, [r3, #8]
 8010d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010d9c:	1ad3      	subs	r3, r2, r3
 8010d9e:	f1a3 0208 	sub.w	r2, r3, #8
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	695b      	ldr	r3, [r3, #20]
 8010daa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010dac:	429a      	cmp	r2, r3
 8010dae:	d105      	bne.n	8010dbc <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8010db0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010db2:	633b      	str	r3, [r7, #48]	; 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8010db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010db6:	681a      	ldr	r2, [r3, #0]
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	615a      	str	r2, [r3, #20]
 8010dbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010dbe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010dc0:	68fb      	ldr	r3, [r7, #12]
 8010dc2:	f383 8810 	msr	PRIMASK, r3
}
 8010dc6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8010dc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010dca:	3308      	adds	r3, #8
 8010dcc:	653b      	str	r3, [r7, #80]	; 0x50
 8010dce:	e007      	b.n	8010de0 <_tx_byte_pool_search+0x204>
 8010dd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010dd2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010dd4:	68bb      	ldr	r3, [r7, #8]
 8010dd6:	f383 8810 	msr	PRIMASK, r3
}
 8010dda:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8010de0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8010de2:	4618      	mov	r0, r3
 8010de4:	375c      	adds	r7, #92	; 0x5c
 8010de6:	46bd      	mov	sp, r7
 8010de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dec:	4770      	bx	lr
 8010dee:	bf00      	nop
 8010df0:	200021f8 	.word	0x200021f8
 8010df4:	ffffeeee 	.word	0xffffeeee

08010df8 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	af00      	add	r7, sp, #0

    /* Initialize event tracing, if enabled.  */
    TX_TRACE_INITIALIZE
 8010dfc:	f002 fc98 	bl	8013730 <_tx_trace_initialize>

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8010e00:	f001 f9fe 	bl	8012200 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8010e04:	f002 fa80 	bl	8013308 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8010e08:	4b12      	ldr	r3, [pc, #72]	; (8010e54 <_tx_initialize_high_level+0x5c>)
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	601a      	str	r2, [r3, #0]
 8010e0e:	4b12      	ldr	r3, [pc, #72]	; (8010e58 <_tx_initialize_high_level+0x60>)
 8010e10:	2200      	movs	r2, #0
 8010e12:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8010e14:	4b11      	ldr	r3, [pc, #68]	; (8010e5c <_tx_initialize_high_level+0x64>)
 8010e16:	2200      	movs	r2, #0
 8010e18:	601a      	str	r2, [r3, #0]
 8010e1a:	4b11      	ldr	r3, [pc, #68]	; (8010e60 <_tx_initialize_high_level+0x68>)
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8010e20:	4b10      	ldr	r3, [pc, #64]	; (8010e64 <_tx_initialize_high_level+0x6c>)
 8010e22:	2200      	movs	r2, #0
 8010e24:	601a      	str	r2, [r3, #0]
 8010e26:	4b10      	ldr	r3, [pc, #64]	; (8010e68 <_tx_initialize_high_level+0x70>)
 8010e28:	2200      	movs	r2, #0
 8010e2a:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8010e2c:	4b0f      	ldr	r3, [pc, #60]	; (8010e6c <_tx_initialize_high_level+0x74>)
 8010e2e:	2200      	movs	r2, #0
 8010e30:	601a      	str	r2, [r3, #0]
 8010e32:	4b0f      	ldr	r3, [pc, #60]	; (8010e70 <_tx_initialize_high_level+0x78>)
 8010e34:	2200      	movs	r2, #0
 8010e36:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8010e38:	4b0e      	ldr	r3, [pc, #56]	; (8010e74 <_tx_initialize_high_level+0x7c>)
 8010e3a:	2200      	movs	r2, #0
 8010e3c:	601a      	str	r2, [r3, #0]
 8010e3e:	4b0e      	ldr	r3, [pc, #56]	; (8010e78 <_tx_initialize_high_level+0x80>)
 8010e40:	2200      	movs	r2, #0
 8010e42:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8010e44:	4b0d      	ldr	r3, [pc, #52]	; (8010e7c <_tx_initialize_high_level+0x84>)
 8010e46:	2200      	movs	r2, #0
 8010e48:	601a      	str	r2, [r3, #0]
 8010e4a:	4b0d      	ldr	r3, [pc, #52]	; (8010e80 <_tx_initialize_high_level+0x88>)
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	601a      	str	r2, [r3, #0]
#endif
}
 8010e50:	bf00      	nop
 8010e52:	bd80      	pop	{r7, pc}
 8010e54:	200021c0 	.word	0x200021c0
 8010e58:	200021c4 	.word	0x200021c4
 8010e5c:	200021c8 	.word	0x200021c8
 8010e60:	200021cc 	.word	0x200021cc
 8010e64:	200021d0 	.word	0x200021d0
 8010e68:	200021d4 	.word	0x200021d4
 8010e6c:	200021e0 	.word	0x200021e0
 8010e70:	200021e4 	.word	0x200021e4
 8010e74:	200021e8 	.word	0x200021e8
 8010e78:	200021ec 	.word	0x200021ec
 8010e7c:	200021d8 	.word	0x200021d8
 8010e80:	200021dc 	.word	0x200021dc

08010e84 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8010e88:	4b10      	ldr	r3, [pc, #64]	; (8010ecc <_tx_initialize_kernel_enter+0x48>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8010e90:	d00c      	beq.n	8010eac <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8010e92:	4b0e      	ldr	r3, [pc, #56]	; (8010ecc <_tx_initialize_kernel_enter+0x48>)
 8010e94:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8010e98:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8010e9a:	f7ef f9eb 	bl	8000274 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8010e9e:	f7ff ffab 	bl	8010df8 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8010ea2:	4b0b      	ldr	r3, [pc, #44]	; (8010ed0 <_tx_initialize_kernel_enter+0x4c>)
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	4a09      	ldr	r2, [pc, #36]	; (8010ed0 <_tx_initialize_kernel_enter+0x4c>)
 8010eaa:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8010eac:	4b07      	ldr	r3, [pc, #28]	; (8010ecc <_tx_initialize_kernel_enter+0x48>)
 8010eae:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8010eb2:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8010eb4:	4b07      	ldr	r3, [pc, #28]	; (8010ed4 <_tx_initialize_kernel_enter+0x50>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	4618      	mov	r0, r3
 8010eba:	f7f0 f8a7 	bl	800100c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8010ebe:	4b03      	ldr	r3, [pc, #12]	; (8010ecc <_tx_initialize_kernel_enter+0x48>)
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8010ec4:	f7ef fa12 	bl	80002ec <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8010ec8:	bf00      	nop
 8010eca:	bd80      	pop	{r7, pc}
 8010ecc:	20000010 	.word	0x20000010
 8010ed0:	20002290 	.word	0x20002290
 8010ed4:	200021f0 	.word	0x200021f0

08010ed8 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b08e      	sub	sp, #56	; 0x38
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]
 8010ee0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010ee2:	f3ef 8310 	mrs	r3, PRIMASK
 8010ee6:	623b      	str	r3, [r7, #32]
    return(posture);
 8010ee8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8010eea:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010eec:	b672      	cpsid	i
    return(int_posture);
 8010eee:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8010ef0:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010ef6:	4a33      	ldr	r2, [pc, #204]	; (8010fc4 <_tx_mutex_cleanup+0xec>)
 8010ef8:	4293      	cmp	r3, r2
 8010efa:	d158      	bne.n	8010fae <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8010f02:	683a      	ldr	r2, [r7, #0]
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d152      	bne.n	8010fae <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010f0c:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 8010f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d04c      	beq.n	8010fae <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8010f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	4a2b      	ldr	r2, [pc, #172]	; (8010fc8 <_tx_mutex_cleanup+0xf0>)
 8010f1a:	4293      	cmp	r3, r2
 8010f1c:	d147      	bne.n	8010fae <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8010f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f20:	69db      	ldr	r3, [r3, #28]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d043      	beq.n	8010fae <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	2200      	movs	r2, #0
 8010f2a:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 8010f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f2e:	69db      	ldr	r3, [r3, #28]
 8010f30:	1e5a      	subs	r2, r3, #1
 8010f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f34:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8010f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f38:	69db      	ldr	r3, [r3, #28]
 8010f3a:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8010f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d103      	bne.n	8010f4a <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8010f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f44:	2200      	movs	r2, #0
 8010f46:	619a      	str	r2, [r3, #24]
 8010f48:	e013      	b.n	8010f72 <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f4e:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010f54:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8010f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f5a:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8010f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010f60:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8010f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f64:	699b      	ldr	r3, [r3, #24]
 8010f66:	687a      	ldr	r2, [r7, #4]
 8010f68:	429a      	cmp	r2, r3
 8010f6a:	d102      	bne.n	8010f72 <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8010f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010f70:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f76:	2b0d      	cmp	r3, #13
 8010f78:	d119      	bne.n	8010fae <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	221d      	movs	r2, #29
 8010f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010f82:	4b12      	ldr	r3, [pc, #72]	; (8010fcc <_tx_mutex_cleanup+0xf4>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	3301      	adds	r3, #1
 8010f88:	4a10      	ldr	r2, [pc, #64]	; (8010fcc <_tx_mutex_cleanup+0xf4>)
 8010f8a:	6013      	str	r3, [r2, #0]
 8010f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010f8e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010f90:	693b      	ldr	r3, [r7, #16]
 8010f92:	f383 8810 	msr	PRIMASK, r3
}
 8010f96:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8010f98:	6878      	ldr	r0, [r7, #4]
 8010f9a:	f001 fccd 	bl	8012938 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010f9e:	f3ef 8310 	mrs	r3, PRIMASK
 8010fa2:	61bb      	str	r3, [r7, #24]
    return(posture);
 8010fa4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8010fa6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010fa8:	b672      	cpsid	i
    return(int_posture);
 8010faa:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010fac:	637b      	str	r3, [r7, #52]	; 0x34
 8010fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010fb0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	f383 8810 	msr	PRIMASK, r3
}
 8010fb8:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8010fba:	bf00      	nop
 8010fbc:	3738      	adds	r7, #56	; 0x38
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}
 8010fc2:	bf00      	nop
 8010fc4:	08010ed9 	.word	0x08010ed9
 8010fc8:	4d555445 	.word	0x4d555445
 8010fcc:	20002290 	.word	0x20002290

08010fd0 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b08a      	sub	sp, #40	; 0x28
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010fd8:	f3ef 8310 	mrs	r3, PRIMASK
 8010fdc:	61fb      	str	r3, [r7, #28]
    return(posture);
 8010fde:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8010fe0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010fe2:	b672      	cpsid	i
    return(int_posture);
 8010fe4:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8010fe6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8010fe8:	4b1a      	ldr	r3, [pc, #104]	; (8011054 <_tx_mutex_thread_release+0x84>)
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	3301      	adds	r3, #1
 8010fee:	4a19      	ldr	r2, [pc, #100]	; (8011054 <_tx_mutex_thread_release+0x84>)
 8010ff0:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8010ff8:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8010ffa:	6a3b      	ldr	r3, [r7, #32]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d017      	beq.n	8011030 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8011000:	6a3b      	ldr	r3, [r7, #32]
 8011002:	2201      	movs	r2, #1
 8011004:	609a      	str	r2, [r3, #8]
 8011006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011008:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	f383 8810 	msr	PRIMASK, r3
}
 8011010:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 8011012:	6a38      	ldr	r0, [r7, #32]
 8011014:	f000 fc8e 	bl	8011934 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011018:	f3ef 8310 	mrs	r3, PRIMASK
 801101c:	617b      	str	r3, [r7, #20]
    return(posture);
 801101e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8011020:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011022:	b672      	cpsid	i
    return(int_posture);
 8011024:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 8011026:	627b      	str	r3, [r7, #36]	; 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 801102e:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 8011030:	6a3b      	ldr	r3, [r7, #32]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d1dd      	bne.n	8010ff2 <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 8011036:	4b07      	ldr	r3, [pc, #28]	; (8011054 <_tx_mutex_thread_release+0x84>)
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	3b01      	subs	r3, #1
 801103c:	4a05      	ldr	r2, [pc, #20]	; (8011054 <_tx_mutex_thread_release+0x84>)
 801103e:	6013      	str	r3, [r2, #0]
 8011040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011042:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	f383 8810 	msr	PRIMASK, r3
}
 801104a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 801104c:	bf00      	nop
 801104e:	3728      	adds	r7, #40	; 0x28
 8011050:	46bd      	mov	sp, r7
 8011052:	bd80      	pop	{r7, pc}
 8011054:	20002290 	.word	0x20002290

08011058 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b092      	sub	sp, #72	; 0x48
 801105c:	af02      	add	r7, sp, #8
 801105e:	60f8      	str	r0, [r7, #12]
 8011060:	60b9      	str	r1, [r7, #8]
 8011062:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 8011064:	2234      	movs	r2, #52	; 0x34
 8011066:	2100      	movs	r1, #0
 8011068:	68f8      	ldr	r0, [r7, #12]
 801106a:	f003 f811 	bl	8014090 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	68ba      	ldr	r2, [r7, #8]
 8011072:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	687a      	ldr	r2, [r7, #4]
 8011078:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801107a:	f3ef 8310 	mrs	r3, PRIMASK
 801107e:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8011080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8011082:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011084:	b672      	cpsid	i
    return(int_posture);
 8011086:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8011088:	637b      	str	r3, [r7, #52]	; 0x34

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	4a57      	ldr	r2, [pc, #348]	; (80111ec <_tx_mutex_create+0x194>)
 801108e:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8011090:	4b57      	ldr	r3, [pc, #348]	; (80111f0 <_tx_mutex_create+0x198>)
 8011092:	4a58      	ldr	r2, [pc, #352]	; (80111f4 <_tx_mutex_create+0x19c>)
 8011094:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 8011096:	4b58      	ldr	r3, [pc, #352]	; (80111f8 <_tx_mutex_create+0x1a0>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d109      	bne.n	80110b2 <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 801109e:	4a57      	ldr	r2, [pc, #348]	; (80111fc <_tx_mutex_create+0x1a4>)
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	68fa      	ldr	r2, [r7, #12]
 80110a8:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	68fa      	ldr	r2, [r7, #12]
 80110ae:	625a      	str	r2, [r3, #36]	; 0x24
 80110b0:	e011      	b.n	80110d6 <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 80110b2:	4b52      	ldr	r3, [pc, #328]	; (80111fc <_tx_mutex_create+0x1a4>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	617b      	str	r3, [r7, #20]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 80110b8:	697b      	ldr	r3, [r7, #20]
 80110ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110bc:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 80110be:	697b      	ldr	r3, [r7, #20]
 80110c0:	68fa      	ldr	r2, [r7, #12]
 80110c2:	625a      	str	r2, [r3, #36]	; 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 80110c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110c6:	68fa      	ldr	r2, [r7, #12]
 80110c8:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80110ce:	625a      	str	r2, [r3, #36]	; 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 80110d0:	697a      	ldr	r2, [r7, #20]
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 80110d6:	4b48      	ldr	r3, [pc, #288]	; (80111f8 <_tx_mutex_create+0x1a0>)
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	3301      	adds	r3, #1
 80110dc:	4a46      	ldr	r2, [pc, #280]	; (80111f8 <_tx_mutex_create+0x1a0>)
 80110de:	6013      	str	r3, [r2, #0]

    /* Optional mutex create extended processing.  */
    TX_MUTEX_CREATE_EXTENSION(mutex_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_MUTEX, mutex_ptr, name_ptr, inherit, 0)
 80110e0:	2300      	movs	r3, #0
 80110e2:	9300      	str	r3, [sp, #0]
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	68ba      	ldr	r2, [r7, #8]
 80110e8:	68f9      	ldr	r1, [r7, #12]
 80110ea:	2005      	movs	r0, #5
 80110ec:	f002 fb46 	bl	801377c <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_CREATE, mutex_ptr, inherit, TX_POINTER_TO_ULONG_CONVERT(&next_mutex), 0, TX_TRACE_MUTEX_EVENTS)
 80110f0:	4b43      	ldr	r3, [pc, #268]	; (8011200 <_tx_mutex_create+0x1a8>)
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80110f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d06c      	beq.n	80111d6 <_tx_mutex_create+0x17e>
 80110fc:	4b41      	ldr	r3, [pc, #260]	; (8011204 <_tx_mutex_create+0x1ac>)
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	f003 0320 	and.w	r3, r3, #32
 8011104:	2b00      	cmp	r3, #0
 8011106:	d066      	beq.n	80111d6 <_tx_mutex_create+0x17e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011108:	f3ef 8305 	mrs	r3, IPSR
 801110c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 801110e:	69fa      	ldr	r2, [r7, #28]
 8011110:	4b3d      	ldr	r3, [pc, #244]	; (8011208 <_tx_mutex_create+0x1b0>)
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	4313      	orrs	r3, r2
 8011116:	62bb      	str	r3, [r7, #40]	; 0x28
 8011118:	4b3c      	ldr	r3, [pc, #240]	; (801120c <_tx_mutex_create+0x1b4>)
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	63bb      	str	r3, [r7, #56]	; 0x38
 801111e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011120:	2b00      	cmp	r3, #0
 8011122:	d10b      	bne.n	801113c <_tx_mutex_create+0xe4>
 8011124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011128:	63fb      	str	r3, [r7, #60]	; 0x3c
 801112a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801112c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801112e:	041a      	lsls	r2, r3, #16
 8011130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011132:	4313      	orrs	r3, r2
 8011134:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011138:	63fb      	str	r3, [r7, #60]	; 0x3c
 801113a:	e00e      	b.n	801115a <_tx_mutex_create+0x102>
 801113c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801113e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8011142:	d205      	bcs.n	8011150 <_tx_mutex_create+0xf8>
 8011144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011146:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011148:	f04f 33ff 	mov.w	r3, #4294967295
 801114c:	63bb      	str	r3, [r7, #56]	; 0x38
 801114e:	e004      	b.n	801115a <_tx_mutex_create+0x102>
 8011150:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8011154:	63bb      	str	r3, [r7, #56]	; 0x38
 8011156:	2300      	movs	r3, #0
 8011158:	63fb      	str	r3, [r7, #60]	; 0x3c
 801115a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801115e:	601a      	str	r2, [r3, #0]
 8011160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011162:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011164:	605a      	str	r2, [r3, #4]
 8011166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011168:	2232      	movs	r2, #50	; 0x32
 801116a:	609a      	str	r2, [r3, #8]
 801116c:	4b28      	ldr	r3, [pc, #160]	; (8011210 <_tx_mutex_create+0x1b8>)
 801116e:	681a      	ldr	r2, [r3, #0]
 8011170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011172:	60da      	str	r2, [r3, #12]
 8011174:	68fa      	ldr	r2, [r7, #12]
 8011176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011178:	611a      	str	r2, [r3, #16]
 801117a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801117c:	687a      	ldr	r2, [r7, #4]
 801117e:	615a      	str	r2, [r3, #20]
 8011180:	f107 0214 	add.w	r2, r7, #20
 8011184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011186:	619a      	str	r2, [r3, #24]
 8011188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801118a:	2200      	movs	r2, #0
 801118c:	61da      	str	r2, [r3, #28]
 801118e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011190:	3320      	adds	r3, #32
 8011192:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011194:	4b1f      	ldr	r3, [pc, #124]	; (8011214 <_tx_mutex_create+0x1bc>)
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801119a:	429a      	cmp	r2, r3
 801119c:	d314      	bcc.n	80111c8 <_tx_mutex_create+0x170>
 801119e:	4b1e      	ldr	r3, [pc, #120]	; (8011218 <_tx_mutex_create+0x1c0>)
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80111a4:	4a16      	ldr	r2, [pc, #88]	; (8011200 <_tx_mutex_create+0x1a8>)
 80111a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111a8:	6013      	str	r3, [r2, #0]
 80111aa:	4b1c      	ldr	r3, [pc, #112]	; (801121c <_tx_mutex_create+0x1c4>)
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80111b0:	621a      	str	r2, [r3, #32]
 80111b2:	4b1b      	ldr	r3, [pc, #108]	; (8011220 <_tx_mutex_create+0x1c8>)
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d00d      	beq.n	80111d6 <_tx_mutex_create+0x17e>
 80111ba:	4b19      	ldr	r3, [pc, #100]	; (8011220 <_tx_mutex_create+0x1c8>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	4a17      	ldr	r2, [pc, #92]	; (801121c <_tx_mutex_create+0x1c4>)
 80111c0:	6812      	ldr	r2, [r2, #0]
 80111c2:	4610      	mov	r0, r2
 80111c4:	4798      	blx	r3
 80111c6:	e006      	b.n	80111d6 <_tx_mutex_create+0x17e>
 80111c8:	4a0d      	ldr	r2, [pc, #52]	; (8011200 <_tx_mutex_create+0x1a8>)
 80111ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111cc:	6013      	str	r3, [r2, #0]
 80111ce:	4b13      	ldr	r3, [pc, #76]	; (801121c <_tx_mutex_create+0x1c4>)
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80111d4:	621a      	str	r2, [r3, #32]
 80111d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111d8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80111da:	69bb      	ldr	r3, [r7, #24]
 80111dc:	f383 8810 	msr	PRIMASK, r3
}
 80111e0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80111e2:	2300      	movs	r3, #0
}
 80111e4:	4618      	mov	r0, r3
 80111e6:	3740      	adds	r7, #64	; 0x40
 80111e8:	46bd      	mov	sp, r7
 80111ea:	bd80      	pop	{r7, pc}
 80111ec:	4d555445 	.word	0x4d555445
 80111f0:	20002294 	.word	0x20002294
 80111f4:	08010fd1 	.word	0x08010fd1
 80111f8:	200021dc 	.word	0x200021dc
 80111fc:	200021d8 	.word	0x200021d8
 8011200:	20002814 	.word	0x20002814
 8011204:	20002818 	.word	0x20002818
 8011208:	20000010 	.word	0x20000010
 801120c:	200021f8 	.word	0x200021f8
 8011210:	e0001004 	.word	0xe0001004
 8011214:	20002810 	.word	0x20002810
 8011218:	2000280c 	.word	0x2000280c
 801121c:	20002800 	.word	0x20002800
 8011220:	2000281c 	.word	0x2000281c

08011224 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8011224:	b580      	push	{r7, lr}
 8011226:	b096      	sub	sp, #88	; 0x58
 8011228:	af00      	add	r7, sp, #0
 801122a:	6078      	str	r0, [r7, #4]
 801122c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801122e:	f3ef 8310 	mrs	r3, PRIMASK
 8011232:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8011234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8011236:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011238:	b672      	cpsid	i
    return(int_posture);
 801123a:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 801123c:	64bb      	str	r3, [r7, #72]	; 0x48
    /* Increment the number of attempts to get this mutex.  */
    mutex_ptr -> tx_mutex_performance_get_count++;
#endif

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_GET, mutex_ptr, wait_option, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr -> tx_mutex_owner), mutex_ptr -> tx_mutex_ownership_count, TX_TRACE_MUTEX_EVENTS)
 801123e:	4b81      	ldr	r3, [pc, #516]	; (8011444 <_tx_mutex_get+0x220>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	647b      	str	r3, [r7, #68]	; 0x44
 8011244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011246:	2b00      	cmp	r3, #0
 8011248:	d06e      	beq.n	8011328 <_tx_mutex_get+0x104>
 801124a:	4b7f      	ldr	r3, [pc, #508]	; (8011448 <_tx_mutex_get+0x224>)
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	f003 0320 	and.w	r3, r3, #32
 8011252:	2b00      	cmp	r3, #0
 8011254:	d068      	beq.n	8011328 <_tx_mutex_get+0x104>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011256:	f3ef 8305 	mrs	r3, IPSR
 801125a:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 801125c:	69fa      	ldr	r2, [r7, #28]
 801125e:	4b7b      	ldr	r3, [pc, #492]	; (801144c <_tx_mutex_get+0x228>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	4313      	orrs	r3, r2
 8011264:	643b      	str	r3, [r7, #64]	; 0x40
 8011266:	4b7a      	ldr	r3, [pc, #488]	; (8011450 <_tx_mutex_get+0x22c>)
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801126c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801126e:	2b00      	cmp	r3, #0
 8011270:	d10b      	bne.n	801128a <_tx_mutex_get+0x66>
 8011272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011276:	653b      	str	r3, [r7, #80]	; 0x50
 8011278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801127a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801127c:	041a      	lsls	r2, r3, #16
 801127e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011280:	4313      	orrs	r3, r2
 8011282:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011286:	653b      	str	r3, [r7, #80]	; 0x50
 8011288:	e00e      	b.n	80112a8 <_tx_mutex_get+0x84>
 801128a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801128c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8011290:	d205      	bcs.n	801129e <_tx_mutex_get+0x7a>
 8011292:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011294:	653b      	str	r3, [r7, #80]	; 0x50
 8011296:	f04f 33ff 	mov.w	r3, #4294967295
 801129a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801129c:	e004      	b.n	80112a8 <_tx_mutex_get+0x84>
 801129e:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80112a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80112a4:	2300      	movs	r3, #0
 80112a6:	653b      	str	r3, [r7, #80]	; 0x50
 80112a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80112aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112ac:	601a      	str	r2, [r3, #0]
 80112ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80112b2:	605a      	str	r2, [r3, #4]
 80112b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112b6:	2234      	movs	r2, #52	; 0x34
 80112b8:	609a      	str	r2, [r3, #8]
 80112ba:	4b66      	ldr	r3, [pc, #408]	; (8011454 <_tx_mutex_get+0x230>)
 80112bc:	681a      	ldr	r2, [r3, #0]
 80112be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112c0:	60da      	str	r2, [r3, #12]
 80112c2:	687a      	ldr	r2, [r7, #4]
 80112c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112c6:	611a      	str	r2, [r3, #16]
 80112c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112ca:	683a      	ldr	r2, [r7, #0]
 80112cc:	615a      	str	r2, [r3, #20]
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	68db      	ldr	r3, [r3, #12]
 80112d2:	461a      	mov	r2, r3
 80112d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112d6:	619a      	str	r2, [r3, #24]
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	689a      	ldr	r2, [r3, #8]
 80112dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112de:	61da      	str	r2, [r3, #28]
 80112e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112e2:	3320      	adds	r3, #32
 80112e4:	647b      	str	r3, [r7, #68]	; 0x44
 80112e6:	4b5c      	ldr	r3, [pc, #368]	; (8011458 <_tx_mutex_get+0x234>)
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80112ec:	429a      	cmp	r2, r3
 80112ee:	d314      	bcc.n	801131a <_tx_mutex_get+0xf6>
 80112f0:	4b5a      	ldr	r3, [pc, #360]	; (801145c <_tx_mutex_get+0x238>)
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	647b      	str	r3, [r7, #68]	; 0x44
 80112f6:	4a53      	ldr	r2, [pc, #332]	; (8011444 <_tx_mutex_get+0x220>)
 80112f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112fa:	6013      	str	r3, [r2, #0]
 80112fc:	4b58      	ldr	r3, [pc, #352]	; (8011460 <_tx_mutex_get+0x23c>)
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011302:	621a      	str	r2, [r3, #32]
 8011304:	4b57      	ldr	r3, [pc, #348]	; (8011464 <_tx_mutex_get+0x240>)
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d00d      	beq.n	8011328 <_tx_mutex_get+0x104>
 801130c:	4b55      	ldr	r3, [pc, #340]	; (8011464 <_tx_mutex_get+0x240>)
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	4a53      	ldr	r2, [pc, #332]	; (8011460 <_tx_mutex_get+0x23c>)
 8011312:	6812      	ldr	r2, [r2, #0]
 8011314:	4610      	mov	r0, r2
 8011316:	4798      	blx	r3
 8011318:	e006      	b.n	8011328 <_tx_mutex_get+0x104>
 801131a:	4a4a      	ldr	r2, [pc, #296]	; (8011444 <_tx_mutex_get+0x220>)
 801131c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801131e:	6013      	str	r3, [r2, #0]
 8011320:	4b4f      	ldr	r3, [pc, #316]	; (8011460 <_tx_mutex_get+0x23c>)
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011326:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8011328:	4b49      	ldr	r3, [pc, #292]	; (8011450 <_tx_mutex_get+0x22c>)
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	689b      	ldr	r3, [r3, #8]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d144      	bne.n	80113c0 <_tx_mutex_get+0x19c>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2201      	movs	r2, #1
 801133a:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011340:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8011342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011344:	2b00      	cmp	r3, #0
 8011346:	d032      	beq.n	80113ae <_tx_mutex_get+0x18a>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	691b      	ldr	r3, [r3, #16]
 801134c:	2b01      	cmp	r3, #1
 801134e:	d106      	bne.n	801135e <_tx_mutex_get+0x13a>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8011350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	2220      	movs	r2, #32
 801135c:	629a      	str	r2, [r3, #40]	; 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 801135e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011360:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011364:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 8011366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011368:	2b00      	cmp	r3, #0
 801136a:	d00f      	beq.n	801138c <_tx_mutex_get+0x168>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 801136c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801136e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011370:	62bb      	str	r3, [r7, #40]	; 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8011372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011374:	687a      	ldr	r2, [r7, #4]
 8011376:	631a      	str	r2, [r3, #48]	; 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8011378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801137a:	687a      	ldr	r2, [r7, #4]
 801137c:	62da      	str	r2, [r3, #44]	; 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011382:	631a      	str	r2, [r3, #48]	; 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011388:	62da      	str	r2, [r3, #44]	; 0x2c
 801138a:	e009      	b.n	80113a0 <_tx_mutex_get+0x17c>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 801138c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801138e:	687a      	ldr	r2, [r7, #4]
 8011390:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	687a      	ldr	r2, [r7, #4]
 8011398:	62da      	str	r2, [r3, #44]	; 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	687a      	ldr	r2, [r7, #4]
 801139e:	631a      	str	r2, [r3, #48]	; 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 80113a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80113a6:	1c5a      	adds	r2, r3, #1
 80113a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113aa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80113ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80113b0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80113b2:	69bb      	ldr	r3, [r7, #24]
 80113b4:	f383 8810 	msr	PRIMASK, r3
}
 80113b8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80113ba:	2300      	movs	r3, #0
 80113bc:	657b      	str	r3, [r7, #84]	; 0x54
 80113be:	e0b8      	b.n	8011532 <_tx_mutex_get+0x30e>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	68db      	ldr	r3, [r3, #12]
 80113c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80113c6:	429a      	cmp	r2, r3
 80113c8:	d10d      	bne.n	80113e6 <_tx_mutex_get+0x1c2>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	689b      	ldr	r3, [r3, #8]
 80113ce:	1c5a      	adds	r2, r3, #1
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	609a      	str	r2, [r3, #8]
 80113d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80113d6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80113d8:	697b      	ldr	r3, [r7, #20]
 80113da:	f383 8810 	msr	PRIMASK, r3
}
 80113de:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80113e0:	2300      	movs	r3, #0
 80113e2:	657b      	str	r3, [r7, #84]	; 0x54
 80113e4:	e0a5      	b.n	8011532 <_tx_mutex_get+0x30e>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80113e6:	683b      	ldr	r3, [r7, #0]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	f000 809a 	beq.w	8011522 <_tx_mutex_get+0x2fe>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80113ee:	4b1e      	ldr	r3, [pc, #120]	; (8011468 <_tx_mutex_get+0x244>)
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d008      	beq.n	8011408 <_tx_mutex_get+0x1e4>
 80113f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80113f8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80113fa:	693b      	ldr	r3, [r7, #16]
 80113fc:	f383 8810 	msr	PRIMASK, r3
}
 8011400:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8011402:	231d      	movs	r3, #29
 8011404:	657b      	str	r3, [r7, #84]	; 0x54
 8011406:	e094      	b.n	8011532 <_tx_mutex_get+0x30e>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	68db      	ldr	r3, [r3, #12]
 801140c:	63bb      	str	r3, [r7, #56]	; 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 801140e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011410:	4a16      	ldr	r2, [pc, #88]	; (801146c <_tx_mutex_get+0x248>)
 8011412:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 8011414:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011416:	687a      	ldr	r2, [r7, #4]
 8011418:	66da      	str	r2, [r3, #108]	; 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 801141a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801141c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8011420:	1c5a      	adds	r2, r3, #1
 8011422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011424:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	69db      	ldr	r3, [r3, #28]
 801142c:	2b00      	cmp	r3, #0
 801142e:	d11f      	bne.n	8011470 <_tx_mutex_get+0x24c>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011434:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011438:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801143a:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 801143c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801143e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011440:	675a      	str	r2, [r3, #116]	; 0x74
 8011442:	e027      	b.n	8011494 <_tx_mutex_get+0x270>
 8011444:	20002814 	.word	0x20002814
 8011448:	20002818 	.word	0x20002818
 801144c:	20000010 	.word	0x20000010
 8011450:	200021f8 	.word	0x200021f8
 8011454:	e0001004 	.word	0xe0001004
 8011458:	20002810 	.word	0x20002810
 801145c:	2000280c 	.word	0x2000280c
 8011460:	20002800 	.word	0x20002800
 8011464:	2000281c 	.word	0x2000281c
 8011468:	20002290 	.word	0x20002290
 801146c:	08010ed9 	.word	0x08010ed9
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	699b      	ldr	r3, [r3, #24]
 8011474:	637b      	str	r3, [r7, #52]	; 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011478:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801147a:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 801147c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801147e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011480:	633b      	str	r3, [r7, #48]	; 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011486:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801148a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801148c:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 801148e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011490:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011492:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	69db      	ldr	r3, [r3, #28]
 8011498:	1c5a      	adds	r2, r3, #1
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 801149e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114a0:	220d      	movs	r2, #13
 80114a2:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80114a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114a6:	2201      	movs	r2, #1
 80114a8:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80114aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114ac:	683a      	ldr	r2, [r7, #0]
 80114ae:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80114b0:	4b22      	ldr	r3, [pc, #136]	; (801153c <_tx_mutex_get+0x318>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	3301      	adds	r3, #1
 80114b6:	4a21      	ldr	r2, [pc, #132]	; (801153c <_tx_mutex_get+0x318>)
 80114b8:	6013      	str	r3, [r2, #0]
 80114ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80114bc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	f383 8810 	msr	PRIMASK, r3
}
 80114c4:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	691b      	ldr	r3, [r3, #16]
 80114ca:	2b01      	cmp	r3, #1
 80114cc:	d121      	bne.n	8011512 <_tx_mutex_get+0x2ee>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80114d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d903      	bls.n	80114e2 <_tx_mutex_get+0x2be>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 80114da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	629a      	str	r2, [r3, #40]	; 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 80114e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80114ec:	429a      	cmp	r2, r3
 80114ee:	d204      	bcs.n	80114fa <_tx_mutex_get+0x2d6>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 80114f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114f6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 80114fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011502:	429a      	cmp	r2, r3
 8011504:	d905      	bls.n	8011512 <_tx_mutex_get+0x2ee>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8011506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801150a:	4619      	mov	r1, r3
 801150c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801150e:	f000 f953 	bl	80117b8 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8011512:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011514:	f001 fbca 	bl	8012cac <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8011518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801151a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801151e:	657b      	str	r3, [r7, #84]	; 0x54
 8011520:	e007      	b.n	8011532 <_tx_mutex_get+0x30e>
 8011522:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011524:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011526:	68bb      	ldr	r3, [r7, #8]
 8011528:	f383 8810 	msr	PRIMASK, r3
}
 801152c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 801152e:	231d      	movs	r3, #29
 8011530:	657b      	str	r3, [r7, #84]	; 0x54
        }
    }

    /* Return completion status.  */
    return(status);
 8011532:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 8011534:	4618      	mov	r0, r3
 8011536:	3758      	adds	r7, #88	; 0x58
 8011538:	46bd      	mov	sp, r7
 801153a:	bd80      	pop	{r7, pc}
 801153c:	20002290 	.word	0x20002290

08011540 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b098      	sub	sp, #96	; 0x60
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011548:	f3ef 8310 	mrs	r3, PRIMASK
 801154c:	633b      	str	r3, [r7, #48]	; 0x30
    return(posture);
 801154e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    int_posture = __get_interrupt_posture();
 8011550:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 8011552:	b672      	cpsid	i
    return(int_posture);
 8011554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8011556:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PRIORITIZE, mutex_ptr, mutex_ptr -> tx_mutex_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_MUTEX_EVENTS)
 8011558:	4b69      	ldr	r3, [pc, #420]	; (8011700 <_tx_mutex_prioritize+0x1c0>)
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	643b      	str	r3, [r7, #64]	; 0x40
 801155e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011560:	2b00      	cmp	r3, #0
 8011562:	d06d      	beq.n	8011640 <_tx_mutex_prioritize+0x100>
 8011564:	4b67      	ldr	r3, [pc, #412]	; (8011704 <_tx_mutex_prioritize+0x1c4>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f003 0320 	and.w	r3, r3, #32
 801156c:	2b00      	cmp	r3, #0
 801156e:	d067      	beq.n	8011640 <_tx_mutex_prioritize+0x100>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011570:	f3ef 8305 	mrs	r3, IPSR
 8011574:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8011576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011578:	4b63      	ldr	r3, [pc, #396]	; (8011708 <_tx_mutex_prioritize+0x1c8>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	4313      	orrs	r3, r2
 801157e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011580:	4b62      	ldr	r3, [pc, #392]	; (801170c <_tx_mutex_prioritize+0x1cc>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	647b      	str	r3, [r7, #68]	; 0x44
 8011586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011588:	2b00      	cmp	r3, #0
 801158a:	d10b      	bne.n	80115a4 <_tx_mutex_prioritize+0x64>
 801158c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011590:	64bb      	str	r3, [r7, #72]	; 0x48
 8011592:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011596:	041a      	lsls	r2, r3, #16
 8011598:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801159a:	4313      	orrs	r3, r2
 801159c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80115a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80115a2:	e00e      	b.n	80115c2 <_tx_mutex_prioritize+0x82>
 80115a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80115a6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80115aa:	d205      	bcs.n	80115b8 <_tx_mutex_prioritize+0x78>
 80115ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80115b0:	f04f 33ff 	mov.w	r3, #4294967295
 80115b4:	647b      	str	r3, [r7, #68]	; 0x44
 80115b6:	e004      	b.n	80115c2 <_tx_mutex_prioritize+0x82>
 80115b8:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80115bc:	647b      	str	r3, [r7, #68]	; 0x44
 80115be:	2300      	movs	r3, #0
 80115c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80115c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80115c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115c6:	601a      	str	r2, [r3, #0]
 80115c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80115cc:	605a      	str	r2, [r3, #4]
 80115ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115d0:	2238      	movs	r2, #56	; 0x38
 80115d2:	609a      	str	r2, [r3, #8]
 80115d4:	4b4e      	ldr	r3, [pc, #312]	; (8011710 <_tx_mutex_prioritize+0x1d0>)
 80115d6:	681a      	ldr	r2, [r3, #0]
 80115d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115da:	60da      	str	r2, [r3, #12]
 80115dc:	687a      	ldr	r2, [r7, #4]
 80115de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115e0:	611a      	str	r2, [r3, #16]
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	69da      	ldr	r2, [r3, #28]
 80115e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115e8:	615a      	str	r2, [r3, #20]
 80115ea:	f107 020c 	add.w	r2, r7, #12
 80115ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115f0:	619a      	str	r2, [r3, #24]
 80115f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115f4:	2200      	movs	r2, #0
 80115f6:	61da      	str	r2, [r3, #28]
 80115f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115fa:	3320      	adds	r3, #32
 80115fc:	643b      	str	r3, [r7, #64]	; 0x40
 80115fe:	4b45      	ldr	r3, [pc, #276]	; (8011714 <_tx_mutex_prioritize+0x1d4>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011604:	429a      	cmp	r2, r3
 8011606:	d314      	bcc.n	8011632 <_tx_mutex_prioritize+0xf2>
 8011608:	4b43      	ldr	r3, [pc, #268]	; (8011718 <_tx_mutex_prioritize+0x1d8>)
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	643b      	str	r3, [r7, #64]	; 0x40
 801160e:	4a3c      	ldr	r2, [pc, #240]	; (8011700 <_tx_mutex_prioritize+0x1c0>)
 8011610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011612:	6013      	str	r3, [r2, #0]
 8011614:	4b41      	ldr	r3, [pc, #260]	; (801171c <_tx_mutex_prioritize+0x1dc>)
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801161a:	621a      	str	r2, [r3, #32]
 801161c:	4b40      	ldr	r3, [pc, #256]	; (8011720 <_tx_mutex_prioritize+0x1e0>)
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d00d      	beq.n	8011640 <_tx_mutex_prioritize+0x100>
 8011624:	4b3e      	ldr	r3, [pc, #248]	; (8011720 <_tx_mutex_prioritize+0x1e0>)
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	4a3c      	ldr	r2, [pc, #240]	; (801171c <_tx_mutex_prioritize+0x1dc>)
 801162a:	6812      	ldr	r2, [r2, #0]
 801162c:	4610      	mov	r0, r2
 801162e:	4798      	blx	r3
 8011630:	e006      	b.n	8011640 <_tx_mutex_prioritize+0x100>
 8011632:	4a33      	ldr	r2, [pc, #204]	; (8011700 <_tx_mutex_prioritize+0x1c0>)
 8011634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011636:	6013      	str	r3, [r2, #0]
 8011638:	4b38      	ldr	r3, [pc, #224]	; (801171c <_tx_mutex_prioritize+0x1dc>)
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801163e:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	69db      	ldr	r3, [r3, #28]
 8011644:	60fb      	str	r3, [r7, #12]

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	2b01      	cmp	r3, #1
 801164a:	d805      	bhi.n	8011658 <_tx_mutex_prioritize+0x118>
 801164c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801164e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011652:	f383 8810 	msr	PRIMASK, r3
}
 8011656:	e0a7      	b.n	80117a8 <_tx_mutex_prioritize+0x268>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	2b02      	cmp	r3, #2
 801165c:	d114      	bne.n	8011688 <_tx_mutex_prioritize+0x148>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	699b      	ldr	r3, [r3, #24]
 8011662:	653b      	str	r3, [r7, #80]	; 0x50
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8011664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011668:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 801166a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801166c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801166e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011672:	429a      	cmp	r2, r3
 8011674:	d202      	bcs.n	801167c <_tx_mutex_prioritize+0x13c>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801167a:	619a      	str	r2, [r3, #24]
 801167c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801167e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011680:	6a3b      	ldr	r3, [r7, #32]
 8011682:	f383 8810 	msr	PRIMASK, r3
}
 8011686:	e08f      	b.n	80117a8 <_tx_mutex_prioritize+0x268>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	699b      	ldr	r3, [r3, #24]
 801168c:	653b      	str	r3, [r7, #80]	; 0x50

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 801168e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011690:	657b      	str	r3, [r7, #84]	; 0x54

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011696:	65bb      	str	r3, [r7, #88]	; 0x58

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8011698:	4b22      	ldr	r3, [pc, #136]	; (8011724 <_tx_mutex_prioritize+0x1e4>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	3301      	adds	r3, #1
 801169e:	4a21      	ldr	r2, [pc, #132]	; (8011724 <_tx_mutex_prioritize+0x1e4>)
 80116a0:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 80116a2:	2300      	movs	r3, #0
 80116a4:	64fb      	str	r3, [r7, #76]	; 0x4c
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 80116a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80116a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116ae:	429a      	cmp	r2, r3
 80116b0:	d201      	bcs.n	80116b6 <_tx_mutex_prioritize+0x176>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 80116b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80116b4:	657b      	str	r3, [r7, #84]	; 0x54
 80116b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80116b8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80116ba:	697b      	ldr	r3, [r7, #20]
 80116bc:	f383 8810 	msr	PRIMASK, r3
}
 80116c0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80116c2:	f3ef 8310 	mrs	r3, PRIMASK
 80116c6:	61fb      	str	r3, [r7, #28]
    return(posture);
 80116c8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80116ca:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80116cc:	b672      	cpsid	i
    return(int_posture);
 80116ce:	69bb      	ldr	r3, [r7, #24]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80116d0:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	699b      	ldr	r3, [r3, #24]
 80116d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80116d8:	429a      	cmp	r2, r3
 80116da:	d002      	beq.n	80116e2 <_tx_mutex_prioritize+0x1a2>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 80116dc:	2301      	movs	r3, #1
 80116de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80116e0:	e006      	b.n	80116f0 <_tx_mutex_prioritize+0x1b0>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	69da      	ldr	r2, [r3, #28]
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	429a      	cmp	r2, r3
 80116ea:	d001      	beq.n	80116f0 <_tx_mutex_prioritize+0x1b0>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 80116ec:	2301      	movs	r3, #1
 80116ee:	64fb      	str	r3, [r7, #76]	; 0x4c
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 80116f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d118      	bne.n	8011728 <_tx_mutex_prioritize+0x1e8>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80116f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80116f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80116fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80116fc:	e021      	b.n	8011742 <_tx_mutex_prioritize+0x202>
 80116fe:	bf00      	nop
 8011700:	20002814 	.word	0x20002814
 8011704:	20002818 	.word	0x20002818
 8011708:	20000010 	.word	0x20000010
 801170c:	200021f8 	.word	0x200021f8
 8011710:	e0001004 	.word	0xe0001004
 8011714:	20002810 	.word	0x20002810
 8011718:	2000280c 	.word	0x2000280c
 801171c:	20002800 	.word	0x20002800
 8011720:	2000281c 	.word	0x2000281c
 8011724:	20002290 	.word	0x20002290
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	699b      	ldr	r3, [r3, #24]
 801172c:	653b      	str	r3, [r7, #80]	; 0x50
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	69db      	ldr	r3, [r3, #28]
 8011732:	60fb      	str	r3, [r7, #12]

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8011734:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011736:	657b      	str	r3, [r7, #84]	; 0x54

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011738:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801173a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801173c:	65bb      	str	r3, [r7, #88]	; 0x58

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 801173e:	2300      	movs	r3, #0
 8011740:	64fb      	str	r3, [r7, #76]	; 0x4c
            }

        } while (thread_ptr != head_ptr);
 8011742:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011744:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011746:	429a      	cmp	r2, r3
 8011748:	d1ad      	bne.n	80116a6 <_tx_mutex_prioritize+0x166>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 801174a:	4b1a      	ldr	r3, [pc, #104]	; (80117b4 <_tx_mutex_prioritize+0x274>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	3b01      	subs	r3, #1
 8011750:	4a18      	ldr	r2, [pc, #96]	; (80117b4 <_tx_mutex_prioritize+0x274>)
 8011752:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8011754:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011758:	429a      	cmp	r2, r3
 801175a:	d01d      	beq.n	8011798 <_tx_mutex_prioritize+0x258>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 801175c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801175e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011760:	63bb      	str	r3, [r7, #56]	; 0x38
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8011762:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011764:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011766:	637b      	str	r3, [r7, #52]	; 0x34
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8011768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801176a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801176c:	675a      	str	r2, [r3, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 801176e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011770:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011772:	671a      	str	r2, [r3, #112]	; 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8011774:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011778:	637b      	str	r3, [r7, #52]	; 0x34
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 801177a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801177c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801177e:	671a      	str	r2, [r3, #112]	; 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8011780:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011782:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011784:	675a      	str	r2, [r3, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8011786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011788:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801178a:	671a      	str	r2, [r3, #112]	; 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 801178c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801178e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011790:	675a      	str	r2, [r3, #116]	; 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011796:	619a      	str	r2, [r3, #24]
 8011798:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801179a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801179c:	693b      	ldr	r3, [r7, #16]
 801179e:	f383 8810 	msr	PRIMASK, r3
}
 80117a2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80117a4:	f001 f88e 	bl	80128c4 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 80117a8:	2300      	movs	r3, #0
#endif
}
 80117aa:	4618      	mov	r0, r3
 80117ac:	3760      	adds	r7, #96	; 0x60
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bd80      	pop	{r7, pc}
 80117b2:	bf00      	nop
 80117b4:	20002290 	.word	0x20002290

080117b8 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 80117b8:	b580      	push	{r7, lr}
 80117ba:	b090      	sub	sp, #64	; 0x40
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
 80117c0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80117c2:	f3ef 8310 	mrs	r3, PRIMASK
 80117c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80117c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80117ca:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80117cc:	b672      	cpsid	i
    return(int_posture);
 80117ce:	6abb      	ldr	r3, [r7, #40]	; 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80117d0:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d017      	beq.n	801180a <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	683a      	ldr	r2, [r7, #0]
 80117de:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80117e6:	683a      	ldr	r2, [r7, #0]
 80117e8:	429a      	cmp	r2, r3
 80117ea:	d905      	bls.n	80117f8 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	63da      	str	r2, [r3, #60]	; 0x3c
 80117f6:	e002      	b.n	80117fe <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	683a      	ldr	r2, [r7, #0]
 80117fc:	63da      	str	r2, [r3, #60]	; 0x3c
 80117fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011800:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011804:	f383 8810 	msr	PRIMASK, r3
}
 8011808:	e089      	b.n	801191e <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 801180a:	4b47      	ldr	r3, [pc, #284]	; (8011928 <_tx_mutex_priority_change+0x170>)
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011814:	637b      	str	r3, [r7, #52]	; 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8011816:	4b45      	ldr	r3, [pc, #276]	; (801192c <_tx_mutex_priority_change+0x174>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	3302      	adds	r3, #2
 801181c:	4a43      	ldr	r2, [pc, #268]	; (801192c <_tx_mutex_priority_change+0x174>)
 801181e:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	220e      	movs	r2, #14
 8011824:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	2201      	movs	r2, #1
 801182a:	639a      	str	r2, [r3, #56]	; 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	2200      	movs	r2, #0
 8011830:	64da      	str	r2, [r3, #76]	; 0x4c
 8011832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011834:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011836:	69bb      	ldr	r3, [r7, #24]
 8011838:	f383 8810 	msr	PRIMASK, r3
}
 801183c:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 801183e:	6878      	ldr	r0, [r7, #4]
 8011840:	f001 fa34 	bl	8012cac <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011844:	f3ef 8310 	mrs	r3, PRIMASK
 8011848:	623b      	str	r3, [r7, #32]
    return(posture);
 801184a:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 801184c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 801184e:	b672      	cpsid	i
    return(int_posture);
 8011850:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8011852:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	683a      	ldr	r2, [r7, #0]
 8011858:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011860:	683a      	ldr	r2, [r7, #0]
 8011862:	429a      	cmp	r2, r3
 8011864:	d905      	bls.n	8011872 <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	63da      	str	r2, [r3, #60]	; 0x3c
 8011870:	e002      	b.n	8011878 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	683a      	ldr	r2, [r7, #0]
 8011876:	63da      	str	r2, [r3, #60]	; 0x3c
 8011878:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801187a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	f383 8810 	msr	PRIMASK, r3
}
 8011882:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8011884:	6878      	ldr	r0, [r7, #4]
 8011886:	f001 f857 	bl	8012938 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801188a:	f3ef 8310 	mrs	r3, PRIMASK
 801188e:	617b      	str	r3, [r7, #20]
    return(posture);
 8011890:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8011892:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011894:	b672      	cpsid	i
    return(int_posture);
 8011896:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8011898:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 801189a:	4b23      	ldr	r3, [pc, #140]	; (8011928 <_tx_mutex_priority_change+0x170>)
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	633b      	str	r3, [r7, #48]	; 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 80118a0:	687a      	ldr	r2, [r7, #4]
 80118a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118a4:	429a      	cmp	r2, r3
 80118a6:	d034      	beq.n	8011912 <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d130      	bne.n	8011912 <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118b8:	429a      	cmp	r2, r3
 80118ba:	d811      	bhi.n	80118e0 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 80118bc:	687a      	ldr	r2, [r7, #4]
 80118be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118c0:	429a      	cmp	r2, r3
 80118c2:	d126      	bne.n	8011912 <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 80118c4:	4a18      	ldr	r2, [pc, #96]	; (8011928 <_tx_mutex_priority_change+0x170>)
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 80118ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80118cc:	683b      	ldr	r3, [r7, #0]
 80118ce:	429a      	cmp	r2, r3
 80118d0:	d21f      	bcs.n	8011912 <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118d6:	4916      	ldr	r1, [pc, #88]	; (8011930 <_tx_mutex_priority_change+0x178>)
 80118d8:	687a      	ldr	r2, [r7, #4]
 80118da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80118de:	e018      	b.n	8011912 <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118e8:	429a      	cmp	r2, r3
 80118ea:	d212      	bcs.n	8011912 <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80118f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118f4:	429a      	cmp	r2, r3
 80118f6:	d80c      	bhi.n	8011912 <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80118f8:	4a0b      	ldr	r2, [pc, #44]	; (8011928 <_tx_mutex_priority_change+0x170>)
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 80118fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011900:	683b      	ldr	r3, [r7, #0]
 8011902:	429a      	cmp	r2, r3
 8011904:	d205      	bcs.n	8011912 <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801190a:	4909      	ldr	r1, [pc, #36]	; (8011930 <_tx_mutex_priority_change+0x178>)
 801190c:	687a      	ldr	r2, [r7, #4]
 801190e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011914:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011916:	68bb      	ldr	r3, [r7, #8]
 8011918:	f383 8810 	msr	PRIMASK, r3
}
 801191c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 801191e:	bf00      	nop
 8011920:	3740      	adds	r7, #64	; 0x40
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
 8011926:	bf00      	nop
 8011928:	200021fc 	.word	0x200021fc
 801192c:	20002290 	.word	0x20002290
 8011930:	20002210 	.word	0x20002210

08011934 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8011934:	b580      	push	{r7, lr}
 8011936:	b0aa      	sub	sp, #168	; 0xa8
 8011938:	af00      	add	r7, sp, #0
 801193a:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 801193c:	2320      	movs	r3, #32
 801193e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011942:	f3ef 8310 	mrs	r3, PRIMASK
 8011946:	663b      	str	r3, [r7, #96]	; 0x60
    return(posture);
 8011948:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    int_posture = __get_interrupt_posture();
 801194a:	65fb      	str	r3, [r7, #92]	; 0x5c
    __asm__ volatile ("CPSID i" : : : "memory");
 801194c:	b672      	cpsid	i
    return(int_posture);
 801194e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8011950:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    /* Increment the number of attempts to put this mutex.  */
    mutex_ptr -> tx_mutex_performance_put_count++;
#endif

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PUT, mutex_ptr, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr -> tx_mutex_owner), mutex_ptr -> tx_mutex_ownership_count, TX_POINTER_TO_ULONG_CONVERT(&old_priority), TX_TRACE_MUTEX_EVENTS)
 8011954:	4ba6      	ldr	r3, [pc, #664]	; (8011bf0 <_tx_mutex_put+0x2bc>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801195c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011960:	2b00      	cmp	r3, #0
 8011962:	f000 8091 	beq.w	8011a88 <_tx_mutex_put+0x154>
 8011966:	4ba3      	ldr	r3, [pc, #652]	; (8011bf4 <_tx_mutex_put+0x2c0>)
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	f003 0320 	and.w	r3, r3, #32
 801196e:	2b00      	cmp	r3, #0
 8011970:	f000 808a 	beq.w	8011a88 <_tx_mutex_put+0x154>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011974:	f3ef 8305 	mrs	r3, IPSR
 8011978:	65bb      	str	r3, [r7, #88]	; 0x58
    return(ipsr_value);
 801197a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801197c:	4b9e      	ldr	r3, [pc, #632]	; (8011bf8 <_tx_mutex_put+0x2c4>)
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	4313      	orrs	r3, r2
 8011982:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011986:	4b9d      	ldr	r3, [pc, #628]	; (8011bfc <_tx_mutex_put+0x2c8>)
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801198e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011992:	2b00      	cmp	r3, #0
 8011994:	d110      	bne.n	80119b8 <_tx_mutex_put+0x84>
 8011996:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801199a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801199c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80119a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80119a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80119a6:	041a      	lsls	r2, r3, #16
 80119a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80119ac:	4313      	orrs	r3, r2
 80119ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80119b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80119b6:	e014      	b.n	80119e2 <_tx_mutex_put+0xae>
 80119b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80119bc:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80119c0:	d208      	bcs.n	80119d4 <_tx_mutex_put+0xa0>
 80119c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80119c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80119ca:	f04f 33ff 	mov.w	r3, #4294967295
 80119ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80119d2:	e006      	b.n	80119e2 <_tx_mutex_put+0xae>
 80119d4:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80119d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80119dc:	2300      	movs	r3, #0
 80119de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80119e2:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80119e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80119ea:	601a      	str	r2, [r3, #0]
 80119ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80119f0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80119f4:	605a      	str	r2, [r3, #4]
 80119f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80119fa:	2239      	movs	r2, #57	; 0x39
 80119fc:	609a      	str	r2, [r3, #8]
 80119fe:	4b80      	ldr	r3, [pc, #512]	; (8011c00 <_tx_mutex_put+0x2cc>)
 8011a00:	681a      	ldr	r2, [r3, #0]
 8011a02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a06:	60da      	str	r2, [r3, #12]
 8011a08:	687a      	ldr	r2, [r7, #4]
 8011a0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a0e:	611a      	str	r2, [r3, #16]
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	68db      	ldr	r3, [r3, #12]
 8011a14:	461a      	mov	r2, r3
 8011a16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a1a:	615a      	str	r2, [r3, #20]
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	689a      	ldr	r2, [r3, #8]
 8011a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a24:	619a      	str	r2, [r3, #24]
 8011a26:	f107 0208 	add.w	r2, r7, #8
 8011a2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a2e:	61da      	str	r2, [r3, #28]
 8011a30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a34:	3320      	adds	r3, #32
 8011a36:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8011a3a:	4b72      	ldr	r3, [pc, #456]	; (8011c04 <_tx_mutex_put+0x2d0>)
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8011a42:	429a      	cmp	r2, r3
 8011a44:	d317      	bcc.n	8011a76 <_tx_mutex_put+0x142>
 8011a46:	4b70      	ldr	r3, [pc, #448]	; (8011c08 <_tx_mutex_put+0x2d4>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8011a4e:	4a68      	ldr	r2, [pc, #416]	; (8011bf0 <_tx_mutex_put+0x2bc>)
 8011a50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a54:	6013      	str	r3, [r2, #0]
 8011a56:	4b6d      	ldr	r3, [pc, #436]	; (8011c0c <_tx_mutex_put+0x2d8>)
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8011a5e:	621a      	str	r2, [r3, #32]
 8011a60:	4b6b      	ldr	r3, [pc, #428]	; (8011c10 <_tx_mutex_put+0x2dc>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d00f      	beq.n	8011a88 <_tx_mutex_put+0x154>
 8011a68:	4b69      	ldr	r3, [pc, #420]	; (8011c10 <_tx_mutex_put+0x2dc>)
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	4a67      	ldr	r2, [pc, #412]	; (8011c0c <_tx_mutex_put+0x2d8>)
 8011a6e:	6812      	ldr	r2, [r2, #0]
 8011a70:	4610      	mov	r0, r2
 8011a72:	4798      	blx	r3
 8011a74:	e008      	b.n	8011a88 <_tx_mutex_put+0x154>
 8011a76:	4a5e      	ldr	r2, [pc, #376]	; (8011bf0 <_tx_mutex_put+0x2bc>)
 8011a78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011a7c:	6013      	str	r3, [r2, #0]
 8011a7e:	4b63      	ldr	r3, [pc, #396]	; (8011c0c <_tx_mutex_put+0x2d8>)
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8011a86:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	689b      	ldr	r3, [r3, #8]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	f000 8222 	beq.w	8011ed6 <_tx_mutex_put+0x5a2>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	68db      	ldr	r3, [r3, #12]
 8011a96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8011a9a:	4b58      	ldr	r3, [pc, #352]	; (8011bfc <_tx_mutex_put+0x2c8>)
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	67fb      	str	r3, [r7, #124]	; 0x7c

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	68db      	ldr	r3, [r3, #12]
 8011aa4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8011aa6:	429a      	cmp	r2, r3
 8011aa8:	d00d      	beq.n	8011ac6 <_tx_mutex_put+0x192>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8011aaa:	4b5a      	ldr	r3, [pc, #360]	; (8011c14 <_tx_mutex_put+0x2e0>)
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d109      	bne.n	8011ac6 <_tx_mutex_put+0x192>
 8011ab2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011ab6:	657b      	str	r3, [r7, #84]	; 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011ab8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011aba:	f383 8810 	msr	PRIMASK, r3
}
 8011abe:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8011ac0:	231e      	movs	r3, #30
 8011ac2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8011ac6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011aca:	2b20      	cmp	r3, #32
 8011acc:	f040 820d 	bne.w	8011eea <_tx_mutex_put+0x5b6>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	689b      	ldr	r3, [r3, #8]
 8011ad4:	1e5a      	subs	r2, r3, #1
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	689b      	ldr	r3, [r3, #8]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d00a      	beq.n	8011af8 <_tx_mutex_put+0x1c4>
 8011ae2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011ae6:	653b      	str	r3, [r7, #80]	; 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011ae8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011aea:	f383 8810 	msr	PRIMASK, r3
}
 8011aee:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8011af0:	2300      	movs	r3, #0
 8011af2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011af6:	e1f8      	b.n	8011eea <_tx_mutex_put+0x5b6>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8011af8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d10a      	bne.n	8011b16 <_tx_mutex_put+0x1e2>
 8011b00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011b04:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011b06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b08:	f383 8810 	msr	PRIMASK, r3
}
 8011b0c:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011b14:	e1e9      	b.n	8011eea <_tx_mutex_put+0x5b6>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8011b16:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011b1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011b1e:	1e5a      	subs	r2, r3, #1
 8011b20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011b24:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8011b28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011b2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d105      	bne.n	8011b40 <_tx_mutex_put+0x20c>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8011b34:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011b38:	2200      	movs	r2, #0
 8011b3a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8011b3e:	e01b      	b.n	8011b78 <_tx_mutex_put+0x244>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b4c:	67bb      	str	r3, [r7, #120]	; 0x78
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8011b4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011b52:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011b54:	631a      	str	r2, [r3, #48]	; 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8011b56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011b58:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011b5c:	62da      	str	r2, [r3, #44]	; 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8011b5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011b62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011b66:	687a      	ldr	r2, [r7, #4]
 8011b68:	429a      	cmp	r2, r3
 8011b6a:	d105      	bne.n	8011b78 <_tx_mutex_put+0x244>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8011b6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011b70:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011b74:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	699b      	ldr	r3, [r3, #24]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d110      	bne.n	8011ba2 <_tx_mutex_put+0x26e>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	691b      	ldr	r3, [r3, #16]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d10c      	bne.n	8011ba2 <_tx_mutex_put+0x26e>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	2200      	movs	r2, #0
 8011b8c:	60da      	str	r2, [r3, #12]
 8011b8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011b92:	64bb      	str	r3, [r7, #72]	; 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011b94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011b96:	f383 8810 	msr	PRIMASK, r3
}
 8011b9a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8011b9c:	2300      	movs	r3, #0
 8011b9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8011ba2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011ba6:	2b20      	cmp	r3, #32
 8011ba8:	f040 819f 	bne.w	8011eea <_tx_mutex_put+0x5b6>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8011bac:	2300      	movs	r3, #0
 8011bae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8011bb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011bba:	60bb      	str	r3, [r7, #8]

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	691b      	ldr	r3, [r3, #16]
 8011bc0:	2b01      	cmp	r3, #1
 8011bc2:	d16a      	bne.n	8011c9a <_tx_mutex_put+0x366>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011bc4:	4b13      	ldr	r3, [pc, #76]	; (8011c14 <_tx_mutex_put+0x2e0>)
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	3301      	adds	r3, #1
 8011bca:	4a12      	ldr	r2, [pc, #72]	; (8011c14 <_tx_mutex_put+0x2e0>)
 8011bcc:	6013      	str	r3, [r2, #0]
 8011bce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011bd2:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011bd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011bd6:	f383 8810 	msr	PRIMASK, r3
}
 8011bda:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8011bdc:	2320      	movs	r3, #32
 8011bde:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8011be2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011be6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011bea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                            while (next_mutex != TX_NULL)
 8011bee:	e034      	b.n	8011c5a <_tx_mutex_put+0x326>
 8011bf0:	20002814 	.word	0x20002814
 8011bf4:	20002818 	.word	0x20002818
 8011bf8:	20000010 	.word	0x20000010
 8011bfc:	200021f8 	.word	0x200021f8
 8011c00:	e0001004 	.word	0xe0001004
 8011c04:	20002810 	.word	0x20002810
 8011c08:	2000280c 	.word	0x2000280c
 8011c0c:	20002800 	.word	0x20002800
 8011c10:	2000281c 	.word	0x2000281c
 8011c14:	20002290 	.word	0x20002290
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8011c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c1c:	691b      	ldr	r3, [r3, #16]
 8011c1e:	2b01      	cmp	r3, #1
 8011c20:	d10b      	bne.n	8011c3a <_tx_mutex_put+0x306>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8011c22:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c28:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011c2c:	429a      	cmp	r2, r3
 8011c2e:	d904      	bls.n	8011c3a <_tx_mutex_put+0x306>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8011c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c36:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8011c3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8011c44:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011c48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011c4c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011c50:	429a      	cmp	r2, r3
 8011c52:	d102      	bne.n	8011c5a <_tx_mutex_put+0x326>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8011c54:	2300      	movs	r3, #0
 8011c56:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                            while (next_mutex != TX_NULL)
 8011c5a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d1da      	bne.n	8011c18 <_tx_mutex_put+0x2e4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011c62:	f3ef 8310 	mrs	r3, PRIMASK
 8011c66:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8011c68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8011c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8011c6c:	b672      	cpsid	i
    return(int_posture);
 8011c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8011c70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8011c74:	4ba0      	ldr	r3, [pc, #640]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	3b01      	subs	r3, #1
 8011c7a:	4a9f      	ldr	r2, [pc, #636]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011c7c:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8011c7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011c82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011c86:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8011c8a:	68bb      	ldr	r3, [r7, #8]
 8011c8c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011c90:	429a      	cmp	r2, r3
 8011c92:	d202      	bcs.n	8011c9a <_tx_mutex_put+0x366>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 8011c94:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011c98:	60bb      	str	r3, [r7, #8]
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	69db      	ldr	r3, [r3, #28]
 8011c9e:	2b01      	cmp	r3, #1
 8011ca0:	d920      	bls.n	8011ce4 <_tx_mutex_put+0x3b0>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	691b      	ldr	r3, [r3, #16]
 8011ca6:	2b01      	cmp	r3, #1
 8011ca8:	d11c      	bne.n	8011ce4 <_tx_mutex_put+0x3b0>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8011caa:	4b93      	ldr	r3, [pc, #588]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	3301      	adds	r3, #1
 8011cb0:	4a91      	ldr	r2, [pc, #580]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011cb2:	6013      	str	r3, [r2, #0]
 8011cb4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011cb8:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cbc:	f383 8810 	msr	PRIMASK, r3
}
 8011cc0:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8011cc2:	6878      	ldr	r0, [r7, #4]
 8011cc4:	f7ff fc3c 	bl	8011540 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8011ccc:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8011cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8011cd0:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8011cd2:	b672      	cpsid	i
    return(int_posture);
 8011cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 8011cd6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 8011cda:	4b87      	ldr	r3, [pc, #540]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	3b01      	subs	r3, #1
 8011ce0:	4a85      	ldr	r2, [pc, #532]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011ce2:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	699b      	ldr	r3, [r3, #24]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d139      	bne.n	8011d60 <_tx_mutex_put+0x42c>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011cec:	4b82      	ldr	r3, [pc, #520]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	3301      	adds	r3, #1
 8011cf2:	4a81      	ldr	r2, [pc, #516]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011cf4:	6013      	str	r3, [r2, #0]
 8011cf6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cfe:	f383 8810 	msr	PRIMASK, r3
}
 8011d02:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2220      	movs	r2, #32
 8011d08:	629a      	str	r2, [r3, #40]	; 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	68db      	ldr	r3, [r3, #12]
 8011d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d10:	68bb      	ldr	r3, [r7, #8]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d006      	beq.n	8011d24 <_tx_mutex_put+0x3f0>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	68db      	ldr	r3, [r3, #12]
 8011d1a:	68ba      	ldr	r2, [r7, #8]
 8011d1c:	4611      	mov	r1, r2
 8011d1e:	4618      	mov	r0, r3
 8011d20:	f7ff fd4a 	bl	80117b8 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011d24:	f3ef 8310 	mrs	r3, PRIMASK
 8011d28:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8011d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8011d2c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011d2e:	b672      	cpsid	i
    return(int_posture);
 8011d30:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 8011d32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 8011d36:	4b70      	ldr	r3, [pc, #448]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	3b01      	subs	r3, #1
 8011d3c:	4a6e      	ldr	r2, [pc, #440]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011d3e:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	2200      	movs	r2, #0
 8011d44:	60da      	str	r2, [r3, #12]
 8011d46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d4e:	f383 8810 	msr	PRIMASK, r3
}
 8011d52:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 8011d54:	f000 fdb6 	bl	80128c4 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 8011d58:	2300      	movs	r3, #0
 8011d5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011d5e:	e0c4      	b.n	8011eea <_tx_mutex_put+0x5b6>
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	699b      	ldr	r3, [r3, #24]
 8011d64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	691b      	ldr	r3, [r3, #16]
 8011d6c:	2b01      	cmp	r3, #1
 8011d6e:	d10b      	bne.n	8011d88 <_tx_mutex_put+0x454>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	68db      	ldr	r3, [r3, #12]
 8011d74:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8011d78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	2220      	movs	r2, #32
 8011d86:	629a      	str	r2, [r3, #40]	; 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 8011d88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011d8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011d90:	677b      	str	r3, [r7, #116]	; 0x74

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 8011d92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d10b      	bne.n	8011db0 <_tx_mutex_put+0x47c>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8011d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011d9c:	687a      	ldr	r2, [r7, #4]
 8011d9e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	687a      	ldr	r2, [r7, #4]
 8011da6:	62da      	str	r2, [r3, #44]	; 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	687a      	ldr	r2, [r7, #4]
 8011dac:	631a      	str	r2, [r3, #48]	; 0x30
 8011dae:	e017      	b.n	8011de0 <_tx_mutex_put+0x4ac>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 8011db0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011db4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011db8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8011dbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011dc2:	67bb      	str	r3, [r7, #120]	; 0x78

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8011dc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011dc8:	687a      	ldr	r2, [r7, #4]
 8011dca:	631a      	str	r2, [r3, #48]	; 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8011dcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011dce:	687a      	ldr	r2, [r7, #4]
 8011dd0:	62da      	str	r2, [r3, #44]	; 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011dd6:	631a      	str	r2, [r3, #48]	; 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011dde:	62da      	str	r2, [r3, #44]	; 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8011de0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011de2:	1c5a      	adds	r2, r3, #1
 8011de4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011de8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	2201      	movs	r2, #1
 8011df0:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8011df8:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	69db      	ldr	r3, [r3, #28]
 8011dfe:	1e5a      	subs	r2, r3, #1
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	69db      	ldr	r3, [r3, #28]
 8011e08:	673b      	str	r3, [r7, #112]	; 0x70

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8011e0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d103      	bne.n	8011e18 <_tx_mutex_put+0x4e4>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	2200      	movs	r2, #0
 8011e14:	619a      	str	r2, [r3, #24]
 8011e16:	e010      	b.n	8011e3a <_tx_mutex_put+0x506>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8011e18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e1e:	66fb      	str	r3, [r7, #108]	; 0x6c
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8011e24:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8011e26:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e2c:	66bb      	str	r3, [r7, #104]	; 0x68
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8011e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011e30:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011e32:	675a      	str	r2, [r3, #116]	; 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8011e34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011e36:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8011e38:	671a      	str	r2, [r3, #112]	; 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011e3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011e3e:	2200      	movs	r2, #0
 8011e40:	669a      	str	r2, [r3, #104]	; 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011e42:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011e46:	2200      	movs	r2, #0
 8011e48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011e4c:	4b2a      	ldr	r3, [pc, #168]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	3301      	adds	r3, #1
 8011e52:	4a29      	ldr	r2, [pc, #164]	; (8011ef8 <_tx_mutex_put+0x5c4>)
 8011e54:	6013      	str	r3, [r2, #0]
 8011e56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011e5a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011e5c:	69fb      	ldr	r3, [r7, #28]
 8011e5e:	f383 8810 	msr	PRIMASK, r3
}
 8011e62:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	691b      	ldr	r3, [r3, #16]
 8011e68:	2b01      	cmp	r3, #1
 8011e6a:	d12c      	bne.n	8011ec6 <_tx_mutex_put+0x592>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	69db      	ldr	r3, [r3, #28]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d01c      	beq.n	8011eae <_tx_mutex_put+0x57a>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 8011e74:	6878      	ldr	r0, [r7, #4]
 8011e76:	f7ff fb63 	bl	8011540 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011e7a:	f3ef 8310 	mrs	r3, PRIMASK
 8011e7e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8011e80:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8011e82:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011e84:	b672      	cpsid	i
    return(int_posture);
 8011e86:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8011e88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	699b      	ldr	r3, [r3, #24]
 8011e90:	667b      	str	r3, [r7, #100]	; 0x64
                                    if (suspended_thread != TX_NULL)
 8011e92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d003      	beq.n	8011ea0 <_tx_mutex_put+0x56c>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8011e98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	629a      	str	r2, [r3, #40]	; 0x28
 8011ea0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011ea4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011ea6:	693b      	ldr	r3, [r7, #16]
 8011ea8:	f383 8810 	msr	PRIMASK, r3
}
 8011eac:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8011eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8011eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	429a      	cmp	r2, r3
 8011eb8:	d005      	beq.n	8011ec6 <_tx_mutex_put+0x592>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8011eba:	68bb      	ldr	r3, [r7, #8]
 8011ebc:	4619      	mov	r1, r3
 8011ebe:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8011ec2:	f7ff fc79 	bl	80117b8 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 8011ec6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8011eca:	f000 fd35 	bl	8012938 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8011ece:	2300      	movs	r3, #0
 8011ed0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011ed4:	e009      	b.n	8011eea <_tx_mutex_put+0x5b6>
 8011ed6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011eda:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	f383 8810 	msr	PRIMASK, r3
}
 8011ee2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 8011ee4:	231e      	movs	r3, #30
 8011ee6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    }

    /* Return the completion status.  */
    return(status);
 8011eea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
}
 8011eee:	4618      	mov	r0, r3
 8011ef0:	37a8      	adds	r7, #168	; 0xa8
 8011ef2:	46bd      	mov	sp, r7
 8011ef4:	bd80      	pop	{r7, pc}
 8011ef6:	bf00      	nop
 8011ef8:	20002290 	.word	0x20002290

08011efc <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8011efc:	b580      	push	{r7, lr}
 8011efe:	b09a      	sub	sp, #104	; 0x68
 8011f00:	af02      	add	r7, sp, #8
 8011f02:	60f8      	str	r0, [r7, #12]
 8011f04:	60b9      	str	r1, [r7, #8]
 8011f06:	607a      	str	r2, [r7, #4]
 8011f08:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	65bb      	str	r3, [r7, #88]	; 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8011f0e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8011f10:	21ef      	movs	r1, #239	; 0xef
 8011f12:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8011f14:	f002 f8bc 	bl	8014090 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8011f18:	22b0      	movs	r2, #176	; 0xb0
 8011f1a:	2100      	movs	r1, #0
 8011f1c:	68f8      	ldr	r0, [r7, #12]
 8011f1e:	f002 f8b7 	bl	8014090 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	68ba      	ldr	r2, [r7, #8]
 8011f26:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	687a      	ldr	r2, [r7, #4]
 8011f2c:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	683a      	ldr	r2, [r7, #0]
 8011f32:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011f38:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8011f3e:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011f44:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011f4a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011f52:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011f58:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	2220      	movs	r2, #32
 8011f5e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8011f62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011f64:	64fb      	str	r3, [r7, #76]	; 0x4c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8011f66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011f68:	3b01      	subs	r3, #1
 8011f6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011f6c:	4413      	add	r3, r2
 8011f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011f74:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8011f76:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011f78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d007      	beq.n	8011f8e <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	2200      	movs	r2, #0
 8011f82:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	2200      	movs	r2, #0
 8011f88:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8011f8c:	e006      	b.n	8011f9c <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011f92:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011f98:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	2203      	movs	r2, #3
 8011fa0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	4a86      	ldr	r2, [pc, #536]	; (80121c0 <_tx_thread_create+0x2c4>)
 8011fa6:	655a      	str	r2, [r3, #84]	; 0x54
 8011fa8:	68fa      	ldr	r2, [r7, #12]
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8011fae:	4985      	ldr	r1, [pc, #532]	; (80121c4 <_tx_thread_create+0x2c8>)
 8011fb0:	68f8      	ldr	r0, [r7, #12]
 8011fb2:	f7ee fa01 	bl	80003b8 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011fb6:	f3ef 8310 	mrs	r3, PRIMASK
 8011fba:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 8011fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 8011fbe:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8011fc0:	b672      	cpsid	i
    return(int_posture);
 8011fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8011fc4:	64bb      	str	r3, [r7, #72]	; 0x48

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	4a7f      	ldr	r2, [pc, #508]	; (80121c8 <_tx_thread_create+0x2cc>)
 8011fca:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8011fcc:	4b7f      	ldr	r3, [pc, #508]	; (80121cc <_tx_thread_create+0x2d0>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d10b      	bne.n	8011fec <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8011fd4:	4a7e      	ldr	r2, [pc, #504]	; (80121d0 <_tx_thread_create+0x2d4>)
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	68fa      	ldr	r2, [r7, #12]
 8011fde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	68fa      	ldr	r2, [r7, #12]
 8011fe6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8011fea:	e016      	b.n	801201a <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8011fec:	4b78      	ldr	r3, [pc, #480]	; (80121d0 <_tx_thread_create+0x2d4>)
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	647b      	str	r3, [r7, #68]	; 0x44
        previous_thread =  next_thread -> tx_thread_created_previous;
 8011ff2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011ff8:	643b      	str	r3, [r7, #64]	; 0x40

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8011ffa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011ffc:	68fa      	ldr	r2, [r7, #12]
 8011ffe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8012002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012004:	68fa      	ldr	r2, [r7, #12]
 8012006:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801200e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012016:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 801201a:	4b6c      	ldr	r3, [pc, #432]	; (80121cc <_tx_thread_create+0x2d0>)
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	3301      	adds	r3, #1
 8012020:	4a6a      	ldr	r2, [pc, #424]	; (80121cc <_tx_thread_create+0x2d0>)
 8012022:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, name_ptr, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size)
 8012024:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012028:	9300      	str	r3, [sp, #0]
 801202a:	4613      	mov	r3, r2
 801202c:	68ba      	ldr	r2, [r7, #8]
 801202e:	68f9      	ldr	r1, [r7, #12]
 8012030:	2001      	movs	r0, #1
 8012032:	f001 fba3 	bl	801377c <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_CREATE, thread_ptr, priority, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size, TX_TRACE_THREAD_EVENTS)
 8012036:	4b67      	ldr	r3, [pc, #412]	; (80121d4 <_tx_thread_create+0x2d8>)
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801203c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801203e:	2b00      	cmp	r3, #0
 8012040:	d06b      	beq.n	801211a <_tx_thread_create+0x21e>
 8012042:	4b65      	ldr	r3, [pc, #404]	; (80121d8 <_tx_thread_create+0x2dc>)
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801204a:	2b00      	cmp	r3, #0
 801204c:	d065      	beq.n	801211a <_tx_thread_create+0x21e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801204e:	f3ef 8305 	mrs	r3, IPSR
 8012052:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8012054:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012056:	4b61      	ldr	r3, [pc, #388]	; (80121dc <_tx_thread_create+0x2e0>)
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	4313      	orrs	r3, r2
 801205c:	63bb      	str	r3, [r7, #56]	; 0x38
 801205e:	4b60      	ldr	r3, [pc, #384]	; (80121e0 <_tx_thread_create+0x2e4>)
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	653b      	str	r3, [r7, #80]	; 0x50
 8012064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012066:	2b00      	cmp	r3, #0
 8012068:	d10b      	bne.n	8012082 <_tx_thread_create+0x186>
 801206a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801206e:	657b      	str	r3, [r7, #84]	; 0x54
 8012070:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012074:	041a      	lsls	r2, r3, #16
 8012076:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012078:	4313      	orrs	r3, r2
 801207a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801207e:	657b      	str	r3, [r7, #84]	; 0x54
 8012080:	e00e      	b.n	80120a0 <_tx_thread_create+0x1a4>
 8012082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012084:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012088:	d205      	bcs.n	8012096 <_tx_thread_create+0x19a>
 801208a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801208c:	657b      	str	r3, [r7, #84]	; 0x54
 801208e:	f04f 33ff 	mov.w	r3, #4294967295
 8012092:	653b      	str	r3, [r7, #80]	; 0x50
 8012094:	e004      	b.n	80120a0 <_tx_thread_create+0x1a4>
 8012096:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 801209a:	653b      	str	r3, [r7, #80]	; 0x50
 801209c:	2300      	movs	r3, #0
 801209e:	657b      	str	r3, [r7, #84]	; 0x54
 80120a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80120a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120a4:	601a      	str	r2, [r3, #0]
 80120a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80120aa:	605a      	str	r2, [r3, #4]
 80120ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120ae:	2264      	movs	r2, #100	; 0x64
 80120b0:	609a      	str	r2, [r3, #8]
 80120b2:	4b4c      	ldr	r3, [pc, #304]	; (80121e4 <_tx_thread_create+0x2e8>)
 80120b4:	681a      	ldr	r2, [r3, #0]
 80120b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120b8:	60da      	str	r2, [r3, #12]
 80120ba:	68fa      	ldr	r2, [r7, #12]
 80120bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120be:	611a      	str	r2, [r3, #16]
 80120c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120c2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80120c4:	615a      	str	r2, [r3, #20]
 80120c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80120c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120ca:	619a      	str	r2, [r3, #24]
 80120cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120ce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80120d0:	61da      	str	r2, [r3, #28]
 80120d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120d4:	3320      	adds	r3, #32
 80120d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80120d8:	4b43      	ldr	r3, [pc, #268]	; (80121e8 <_tx_thread_create+0x2ec>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80120de:	429a      	cmp	r2, r3
 80120e0:	d314      	bcc.n	801210c <_tx_thread_create+0x210>
 80120e2:	4b42      	ldr	r3, [pc, #264]	; (80121ec <_tx_thread_create+0x2f0>)
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80120e8:	4a3a      	ldr	r2, [pc, #232]	; (80121d4 <_tx_thread_create+0x2d8>)
 80120ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120ec:	6013      	str	r3, [r2, #0]
 80120ee:	4b40      	ldr	r3, [pc, #256]	; (80121f0 <_tx_thread_create+0x2f4>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80120f4:	621a      	str	r2, [r3, #32]
 80120f6:	4b3f      	ldr	r3, [pc, #252]	; (80121f4 <_tx_thread_create+0x2f8>)
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d00d      	beq.n	801211a <_tx_thread_create+0x21e>
 80120fe:	4b3d      	ldr	r3, [pc, #244]	; (80121f4 <_tx_thread_create+0x2f8>)
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	4a3b      	ldr	r2, [pc, #236]	; (80121f0 <_tx_thread_create+0x2f4>)
 8012104:	6812      	ldr	r2, [r2, #0]
 8012106:	4610      	mov	r0, r2
 8012108:	4798      	blx	r3
 801210a:	e006      	b.n	801211a <_tx_thread_create+0x21e>
 801210c:	4a31      	ldr	r2, [pc, #196]	; (80121d4 <_tx_thread_create+0x2d8>)
 801210e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012110:	6013      	str	r3, [r2, #0]
 8012112:	4b37      	ldr	r3, [pc, #220]	; (80121f0 <_tx_thread_create+0x2f4>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012118:	621a      	str	r2, [r3, #32]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 801211a:	4b37      	ldr	r3, [pc, #220]	; (80121f8 <_tx_thread_create+0x2fc>)
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	3301      	adds	r3, #1
 8012120:	4a35      	ldr	r2, [pc, #212]	; (80121f8 <_tx_thread_create+0x2fc>)
 8012122:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8012124:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8012126:	2b01      	cmp	r3, #1
 8012128:	d129      	bne.n	801217e <_tx_thread_create+0x282>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801212a:	f3ef 8305 	mrs	r3, IPSR
 801212e:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8012130:	6aba      	ldr	r2, [r7, #40]	; 0x28
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8012132:	4b2a      	ldr	r3, [pc, #168]	; (80121dc <_tx_thread_create+0x2e0>)
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	4313      	orrs	r3, r2
 8012138:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 801213c:	d30d      	bcc.n	801215a <_tx_thread_create+0x25e>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 801213e:	4b2f      	ldr	r3, [pc, #188]	; (80121fc <_tx_thread_create+0x300>)
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8012144:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012146:	2b00      	cmp	r3, #0
 8012148:	d009      	beq.n	801215e <_tx_thread_create+0x262>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 801214a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801214c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801214e:	65bb      	str	r3, [r7, #88]	; 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8012150:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012154:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012156:	63da      	str	r2, [r3, #60]	; 0x3c
 8012158:	e001      	b.n	801215e <_tx_thread_create+0x262>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 801215a:	2300      	movs	r3, #0
 801215c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801215e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012160:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012164:	f383 8810 	msr	PRIMASK, r3
}
 8012168:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 801216a:	68f8      	ldr	r0, [r7, #12]
 801216c:	f000 fbe4 	bl	8012938 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8012170:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012172:	2b00      	cmp	r3, #0
 8012174:	d01e      	beq.n	80121b4 <_tx_thread_create+0x2b8>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8012176:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012178:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801217a:	63da      	str	r2, [r3, #60]	; 0x3c
 801217c:	e01a      	b.n	80121b4 <_tx_thread_create+0x2b8>
 801217e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012180:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	f383 8810 	msr	PRIMASK, r3
}
 8012188:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801218a:	f3ef 8310 	mrs	r3, PRIMASK
 801218e:	61fb      	str	r3, [r7, #28]
    return(posture);
 8012190:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8012192:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8012194:	b672      	cpsid	i
    return(int_posture);
 8012196:	69bb      	ldr	r3, [r7, #24]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8012198:	64bb      	str	r3, [r7, #72]	; 0x48

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 801219a:	4b17      	ldr	r3, [pc, #92]	; (80121f8 <_tx_thread_create+0x2fc>)
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	3b01      	subs	r3, #1
 80121a0:	4a15      	ldr	r2, [pc, #84]	; (80121f8 <_tx_thread_create+0x2fc>)
 80121a2:	6013      	str	r3, [r2, #0]
 80121a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80121a6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80121a8:	6a3b      	ldr	r3, [r7, #32]
 80121aa:	f383 8810 	msr	PRIMASK, r3
}
 80121ae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80121b0:	f000 fb88 	bl	80128c4 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 80121b4:	2300      	movs	r3, #0
}
 80121b6:	4618      	mov	r0, r3
 80121b8:	3760      	adds	r7, #96	; 0x60
 80121ba:	46bd      	mov	sp, r7
 80121bc:	bd80      	pop	{r7, pc}
 80121be:	bf00      	nop
 80121c0:	0801324d 	.word	0x0801324d
 80121c4:	08012445 	.word	0x08012445
 80121c8:	54485244 	.word	0x54485244
 80121cc:	20002204 	.word	0x20002204
 80121d0:	20002200 	.word	0x20002200
 80121d4:	20002814 	.word	0x20002814
 80121d8:	20002818 	.word	0x20002818
 80121dc:	20000010 	.word	0x20000010
 80121e0:	200021f8 	.word	0x200021f8
 80121e4:	e0001004 	.word	0xe0001004
 80121e8:	20002810 	.word	0x20002810
 80121ec:	2000280c 	.word	0x2000280c
 80121f0:	20002800 	.word	0x20002800
 80121f4:	2000281c 	.word	0x2000281c
 80121f8:	20002290 	.word	0x20002290
 80121fc:	200021fc 	.word	0x200021fc

08012200 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8012200:	b580      	push	{r7, lr}
 8012202:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8012204:	4b13      	ldr	r3, [pc, #76]	; (8012254 <_tx_thread_initialize+0x54>)
 8012206:	2200      	movs	r2, #0
 8012208:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 801220a:	4b13      	ldr	r3, [pc, #76]	; (8012258 <_tx_thread_initialize+0x58>)
 801220c:	2200      	movs	r2, #0
 801220e:	601a      	str	r2, [r3, #0]
 8012210:	4b12      	ldr	r3, [pc, #72]	; (801225c <_tx_thread_initialize+0x5c>)
 8012212:	2200      	movs	r2, #0
 8012214:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012216:	4b12      	ldr	r3, [pc, #72]	; (8012260 <_tx_thread_initialize+0x60>)
 8012218:	2220      	movs	r2, #32
 801221a:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 801221c:	2280      	movs	r2, #128	; 0x80
 801221e:	2100      	movs	r1, #0
 8012220:	4810      	ldr	r0, [pc, #64]	; (8012264 <_tx_thread_initialize+0x64>)
 8012222:	f001 ff35 	bl	8014090 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8012226:	4b10      	ldr	r3, [pc, #64]	; (8012268 <_tx_thread_initialize+0x68>)
 8012228:	2200      	movs	r2, #0
 801222a:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 801222c:	4b0f      	ldr	r3, [pc, #60]	; (801226c <_tx_thread_initialize+0x6c>)
 801222e:	2200      	movs	r2, #0
 8012230:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8012232:	4b0f      	ldr	r3, [pc, #60]	; (8012270 <_tx_thread_initialize+0x70>)
 8012234:	2200      	movs	r2, #0
 8012236:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8012238:	4b0e      	ldr	r3, [pc, #56]	; (8012274 <_tx_thread_initialize+0x74>)
 801223a:	2200      	movs	r2, #0
 801223c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO
                            | (((ULONG) 1) << 9)
#endif
#ifdef TX_ENABLE_EVENT_TRACE
                            | (((ULONG) 1) << 8)
 801223e:	4b0e      	ldr	r3, [pc, #56]	; (8012278 <_tx_thread_initialize+0x78>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	f043 2301 	orr.w	r3, r3, #16777472	; 0x1000100
 8012246:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
    _tx_build_options =  _tx_build_options 
 801224a:	4a0b      	ldr	r2, [pc, #44]	; (8012278 <_tx_thread_initialize+0x78>)
 801224c:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 801224e:	bf00      	nop
 8012250:	bd80      	pop	{r7, pc}
 8012252:	bf00      	nop
 8012254:	200021f8 	.word	0x200021f8
 8012258:	200021fc 	.word	0x200021fc
 801225c:	20002208 	.word	0x20002208
 8012260:	2000220c 	.word	0x2000220c
 8012264:	20002210 	.word	0x20002210
 8012268:	20002200 	.word	0x20002200
 801226c:	20002204 	.word	0x20002204
 8012270:	20002290 	.word	0x20002290
 8012274:	20002294 	.word	0x20002294
 8012278:	20002298 	.word	0x20002298

0801227c <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 801227c:	b580      	push	{r7, lr}
 801227e:	b090      	sub	sp, #64	; 0x40
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 8012284:	2300      	movs	r3, #0
 8012286:	63bb      	str	r3, [r7, #56]	; 0x38
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012288:	f3ef 8310 	mrs	r3, PRIMASK
 801228c:	623b      	str	r3, [r7, #32]
    return(posture);
 801228e:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8012290:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8012292:	b672      	cpsid	i
    return(int_posture);
 8012294:	69fb      	ldr	r3, [r7, #28]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8012296:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 8012298:	4b5f      	ldr	r3, [pc, #380]	; (8012418 <_tx_thread_resume+0x19c>)
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	62bb      	str	r3, [r7, #40]	; 0x28
 801229e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d06d      	beq.n	8012380 <_tx_thread_resume+0x104>
 80122a4:	4b5d      	ldr	r3, [pc, #372]	; (801241c <_tx_thread_resume+0x1a0>)
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d067      	beq.n	8012380 <_tx_thread_resume+0x104>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80122b0:	f3ef 8305 	mrs	r3, IPSR
 80122b4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80122b6:	69ba      	ldr	r2, [r7, #24]
 80122b8:	4b59      	ldr	r3, [pc, #356]	; (8012420 <_tx_thread_resume+0x1a4>)
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	4313      	orrs	r3, r2
 80122be:	627b      	str	r3, [r7, #36]	; 0x24
 80122c0:	4b58      	ldr	r3, [pc, #352]	; (8012424 <_tx_thread_resume+0x1a8>)
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	633b      	str	r3, [r7, #48]	; 0x30
 80122c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d10b      	bne.n	80122e4 <_tx_thread_resume+0x68>
 80122cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122d0:	637b      	str	r3, [r7, #52]	; 0x34
 80122d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80122d6:	041a      	lsls	r2, r3, #16
 80122d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80122da:	4313      	orrs	r3, r2
 80122dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80122e0:	637b      	str	r3, [r7, #52]	; 0x34
 80122e2:	e00e      	b.n	8012302 <_tx_thread_resume+0x86>
 80122e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122e6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80122ea:	d205      	bcs.n	80122f8 <_tx_thread_resume+0x7c>
 80122ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ee:	637b      	str	r3, [r7, #52]	; 0x34
 80122f0:	f04f 33ff 	mov.w	r3, #4294967295
 80122f4:	633b      	str	r3, [r7, #48]	; 0x30
 80122f6:	e004      	b.n	8012302 <_tx_thread_resume+0x86>
 80122f8:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80122fc:	633b      	str	r3, [r7, #48]	; 0x30
 80122fe:	2300      	movs	r3, #0
 8012300:	637b      	str	r3, [r7, #52]	; 0x34
 8012302:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012306:	601a      	str	r2, [r3, #0]
 8012308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801230a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801230c:	605a      	str	r2, [r3, #4]
 801230e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012310:	226f      	movs	r2, #111	; 0x6f
 8012312:	609a      	str	r2, [r3, #8]
 8012314:	4b44      	ldr	r3, [pc, #272]	; (8012428 <_tx_thread_resume+0x1ac>)
 8012316:	681a      	ldr	r2, [r3, #0]
 8012318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801231a:	60da      	str	r2, [r3, #12]
 801231c:	687a      	ldr	r2, [r7, #4]
 801231e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012320:	611a      	str	r2, [r3, #16]
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012328:	615a      	str	r2, [r3, #20]
 801232a:	f107 0208 	add.w	r2, r7, #8
 801232e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012330:	619a      	str	r2, [r3, #24]
 8012332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012334:	2200      	movs	r2, #0
 8012336:	61da      	str	r2, [r3, #28]
 8012338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801233a:	3320      	adds	r3, #32
 801233c:	62bb      	str	r3, [r7, #40]	; 0x28
 801233e:	4b3b      	ldr	r3, [pc, #236]	; (801242c <_tx_thread_resume+0x1b0>)
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012344:	429a      	cmp	r2, r3
 8012346:	d314      	bcc.n	8012372 <_tx_thread_resume+0xf6>
 8012348:	4b39      	ldr	r3, [pc, #228]	; (8012430 <_tx_thread_resume+0x1b4>)
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	62bb      	str	r3, [r7, #40]	; 0x28
 801234e:	4a32      	ldr	r2, [pc, #200]	; (8012418 <_tx_thread_resume+0x19c>)
 8012350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012352:	6013      	str	r3, [r2, #0]
 8012354:	4b37      	ldr	r3, [pc, #220]	; (8012434 <_tx_thread_resume+0x1b8>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801235a:	621a      	str	r2, [r3, #32]
 801235c:	4b36      	ldr	r3, [pc, #216]	; (8012438 <_tx_thread_resume+0x1bc>)
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d00d      	beq.n	8012380 <_tx_thread_resume+0x104>
 8012364:	4b34      	ldr	r3, [pc, #208]	; (8012438 <_tx_thread_resume+0x1bc>)
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	4a32      	ldr	r2, [pc, #200]	; (8012434 <_tx_thread_resume+0x1b8>)
 801236a:	6812      	ldr	r2, [r2, #0]
 801236c:	4610      	mov	r0, r2
 801236e:	4798      	blx	r3
 8012370:	e006      	b.n	8012380 <_tx_thread_resume+0x104>
 8012372:	4a29      	ldr	r2, [pc, #164]	; (8012418 <_tx_thread_resume+0x19c>)
 8012374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012376:	6013      	str	r3, [r2, #0]
 8012378:	4b2e      	ldr	r3, [pc, #184]	; (8012434 <_tx_thread_resume+0x1b8>)
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801237e:	621a      	str	r2, [r3, #32]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012384:	2b03      	cmp	r3, #3
 8012386:	d12f      	bne.n	80123e8 <_tx_thread_resume+0x16c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012388:	f3ef 8305 	mrs	r3, IPSR
 801238c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801238e:	697a      	ldr	r2, [r7, #20]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8012390:	4b23      	ldr	r3, [pc, #140]	; (8012420 <_tx_thread_resume+0x1a4>)
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	4313      	orrs	r3, r2
 8012396:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 801239a:	d30d      	bcc.n	80123b8 <_tx_thread_resume+0x13c>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 801239c:	4b27      	ldr	r3, [pc, #156]	; (801243c <_tx_thread_resume+0x1c0>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	63fb      	str	r3, [r7, #60]	; 0x3c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80123a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d009      	beq.n	80123bc <_tx_thread_resume+0x140>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80123a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80123ac:	63bb      	str	r3, [r7, #56]	; 0x38

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80123ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80123b6:	e001      	b.n	80123bc <_tx_thread_resume+0x140>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80123b8:	2300      	movs	r3, #0
 80123ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 80123bc:	4b20      	ldr	r3, [pc, #128]	; (8012440 <_tx_thread_resume+0x1c4>)
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	3301      	adds	r3, #1
 80123c2:	4a1f      	ldr	r2, [pc, #124]	; (8012440 <_tx_thread_resume+0x1c4>)
 80123c4:	6013      	str	r3, [r2, #0]
 80123c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123c8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80123ca:	693b      	ldr	r3, [r7, #16]
 80123cc:	f383 8810 	msr	PRIMASK, r3
}
 80123d0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 80123d2:	6878      	ldr	r0, [r7, #4]
 80123d4:	f000 fab0 	bl	8012938 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80123d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d002      	beq.n	80123e4 <_tx_thread_resume+0x168>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80123de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80123e2:	63da      	str	r2, [r3, #60]	; 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 80123e4:	2300      	movs	r3, #0
 80123e6:	e012      	b.n	801240e <_tx_thread_resume+0x192>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123ec:	2b01      	cmp	r3, #1
 80123ee:	d105      	bne.n	80123fc <_tx_thread_resume+0x180>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	2200      	movs	r2, #0
 80123f4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 80123f6:	2319      	movs	r3, #25
 80123f8:	60bb      	str	r3, [r7, #8]
 80123fa:	e001      	b.n	8012400 <_tx_thread_resume+0x184>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 80123fc:	2312      	movs	r3, #18
 80123fe:	60bb      	str	r3, [r7, #8]
 8012400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012402:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	f383 8810 	msr	PRIMASK, r3
}
 801240a:	bf00      	nop
        }
    }
#endif

    /* Return completion status. */
    return(status);
 801240c:	68bb      	ldr	r3, [r7, #8]
}
 801240e:	4618      	mov	r0, r3
 8012410:	3740      	adds	r7, #64	; 0x40
 8012412:	46bd      	mov	sp, r7
 8012414:	bd80      	pop	{r7, pc}
 8012416:	bf00      	nop
 8012418:	20002814 	.word	0x20002814
 801241c:	20002818 	.word	0x20002818
 8012420:	20000010 	.word	0x20000010
 8012424:	200021f8 	.word	0x200021f8
 8012428:	e0001004 	.word	0xe0001004
 801242c:	20002810 	.word	0x20002810
 8012430:	2000280c 	.word	0x2000280c
 8012434:	20002800 	.word	0x20002800
 8012438:	2000281c 	.word	0x2000281c
 801243c:	200021fc 	.word	0x200021fc
 8012440:	20002290 	.word	0x20002290

08012444 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b088      	sub	sp, #32
 8012448:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801244a:	4b21      	ldr	r3, [pc, #132]	; (80124d0 <_tx_thread_shell_entry+0x8c>)
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8012450:	69fb      	ldr	r3, [r7, #28]
 8012452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012454:	69fa      	ldr	r2, [r7, #28]
 8012456:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012458:	4610      	mov	r0, r2
 801245a:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 801245c:	4b1d      	ldr	r3, [pc, #116]	; (80124d4 <_tx_thread_shell_entry+0x90>)
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d003      	beq.n	801246c <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8012464:	4b1b      	ldr	r3, [pc, #108]	; (80124d4 <_tx_thread_shell_entry+0x90>)
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	69f8      	ldr	r0, [r7, #28]
 801246a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801246c:	f3ef 8310 	mrs	r3, PRIMASK
 8012470:	607b      	str	r3, [r7, #4]
    return(posture);
 8012472:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8012474:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8012476:	b672      	cpsid	i
    return(int_posture);
 8012478:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 801247a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 801247c:	69fb      	ldr	r3, [r7, #28]
 801247e:	2201      	movs	r2, #1
 8012480:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012482:	69fb      	ldr	r3, [r7, #28]
 8012484:	2201      	movs	r2, #1
 8012486:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012488:	69fb      	ldr	r3, [r7, #28]
 801248a:	2200      	movs	r2, #0
 801248c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 801248e:	4b12      	ldr	r3, [pc, #72]	; (80124d8 <_tx_thread_shell_entry+0x94>)
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	3301      	adds	r3, #1
 8012494:	4a10      	ldr	r2, [pc, #64]	; (80124d8 <_tx_thread_shell_entry+0x94>)
 8012496:	6013      	str	r3, [r2, #0]
 8012498:	69bb      	ldr	r3, [r7, #24]
 801249a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801249c:	68bb      	ldr	r3, [r7, #8]
 801249e:	f383 8810 	msr	PRIMASK, r3
}
 80124a2:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 80124a4:	f3ef 8314 	mrs	r3, CONTROL
 80124a8:	60fb      	str	r3, [r7, #12]
    return(control_value);
 80124aa:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 80124ac:	617b      	str	r3, [r7, #20]
 80124ae:	697b      	ldr	r3, [r7, #20]
 80124b0:	f023 0304 	bic.w	r3, r3, #4
 80124b4:	617b      	str	r3, [r7, #20]
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 80124ba:	693b      	ldr	r3, [r7, #16]
 80124bc:	f383 8814 	msr	CONTROL, r3
}
 80124c0:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80124c2:	69f8      	ldr	r0, [r7, #28]
 80124c4:	f000 fbf2 	bl	8012cac <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80124c8:	bf00      	nop
 80124ca:	3720      	adds	r7, #32
 80124cc:	46bd      	mov	sp, r7
 80124ce:	bd80      	pop	{r7, pc}
 80124d0:	200021f8 	.word	0x200021f8
 80124d4:	20002294 	.word	0x20002294
 80124d8:	20002290 	.word	0x20002290

080124dc <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b094      	sub	sp, #80	; 0x50
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80124e4:	f3ef 8310 	mrs	r3, PRIMASK
 80124e8:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 80124ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 80124ec:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80124ee:	b672      	cpsid	i
    return(int_posture);
 80124f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80124f2:	647b      	str	r3, [r7, #68]	; 0x44

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80124f4:	4b6f      	ldr	r3, [pc, #444]	; (80126b4 <_tx_thread_sleep+0x1d8>)
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	643b      	str	r3, [r7, #64]	; 0x40

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 80124fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d108      	bne.n	8012512 <_tx_thread_sleep+0x36>
 8012500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012502:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012506:	f383 8810 	msr	PRIMASK, r3
}
 801250a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 801250c:	2313      	movs	r3, #19
 801250e:	60fb      	str	r3, [r7, #12]
 8012510:	e0ca      	b.n	80126a8 <_tx_thread_sleep+0x1cc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012512:	f3ef 8305 	mrs	r3, IPSR
 8012516:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8012518:	6aba      	ldr	r2, [r7, #40]	; 0x28
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801251a:	4b67      	ldr	r3, [pc, #412]	; (80126b8 <_tx_thread_sleep+0x1dc>)
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	4313      	orrs	r3, r2
 8012520:	2b00      	cmp	r3, #0
 8012522:	d008      	beq.n	8012536 <_tx_thread_sleep+0x5a>
 8012524:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012526:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801252a:	f383 8810 	msr	PRIMASK, r3
}
 801252e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8012530:	2313      	movs	r3, #19
 8012532:	60fb      	str	r3, [r7, #12]
 8012534:	e0b8      	b.n	80126a8 <_tx_thread_sleep+0x1cc>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8012536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012538:	4a60      	ldr	r2, [pc, #384]	; (80126bc <_tx_thread_sleep+0x1e0>)
 801253a:	4293      	cmp	r3, r2
 801253c:	d108      	bne.n	8012550 <_tx_thread_sleep+0x74>
 801253e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012540:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012542:	6a3b      	ldr	r3, [r7, #32]
 8012544:	f383 8810 	msr	PRIMASK, r3
}
 8012548:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 801254a:	2313      	movs	r3, #19
 801254c:	60fb      	str	r3, [r7, #12]
 801254e:	e0ab      	b.n	80126a8 <_tx_thread_sleep+0x1cc>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	2b00      	cmp	r3, #0
 8012554:	d108      	bne.n	8012568 <_tx_thread_sleep+0x8c>
 8012556:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012558:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801255a:	69fb      	ldr	r3, [r7, #28]
 801255c:	f383 8810 	msr	PRIMASK, r3
}
 8012560:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8012562:	2300      	movs	r3, #0
 8012564:	60fb      	str	r3, [r7, #12]
 8012566:	e09f      	b.n	80126a8 <_tx_thread_sleep+0x1cc>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8012568:	4b55      	ldr	r3, [pc, #340]	; (80126c0 <_tx_thread_sleep+0x1e4>)
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	2b00      	cmp	r3, #0
 801256e:	d008      	beq.n	8012582 <_tx_thread_sleep+0xa6>
 8012570:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012572:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012574:	69bb      	ldr	r3, [r7, #24]
 8012576:	f383 8810 	msr	PRIMASK, r3
}
 801257a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 801257c:	2313      	movs	r3, #19
 801257e:	60fb      	str	r3, [r7, #12]
 8012580:	e092      	b.n	80126a8 <_tx_thread_sleep+0x1cc>
        }
        else
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SLEEP, TX_ULONG_TO_POINTER_CONVERT(timer_ticks), thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 8012582:	4b50      	ldr	r3, [pc, #320]	; (80126c4 <_tx_thread_sleep+0x1e8>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801258a:	2b00      	cmp	r3, #0
 801258c:	d06d      	beq.n	801266a <_tx_thread_sleep+0x18e>
 801258e:	4b4e      	ldr	r3, [pc, #312]	; (80126c8 <_tx_thread_sleep+0x1ec>)
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012596:	2b00      	cmp	r3, #0
 8012598:	d067      	beq.n	801266a <_tx_thread_sleep+0x18e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801259a:	f3ef 8305 	mrs	r3, IPSR
 801259e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80125a0:	697a      	ldr	r2, [r7, #20]
 80125a2:	4b45      	ldr	r3, [pc, #276]	; (80126b8 <_tx_thread_sleep+0x1dc>)
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	4313      	orrs	r3, r2
 80125a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80125aa:	4b42      	ldr	r3, [pc, #264]	; (80126b4 <_tx_thread_sleep+0x1d8>)
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80125b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d10b      	bne.n	80125ce <_tx_thread_sleep+0xf2>
 80125b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80125b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80125bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80125be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80125c0:	041a      	lsls	r2, r3, #16
 80125c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80125c4:	4313      	orrs	r3, r2
 80125c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80125ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80125cc:	e00e      	b.n	80125ec <_tx_thread_sleep+0x110>
 80125ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125d0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80125d4:	d205      	bcs.n	80125e2 <_tx_thread_sleep+0x106>
 80125d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80125d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80125da:	f04f 33ff 	mov.w	r3, #4294967295
 80125de:	64bb      	str	r3, [r7, #72]	; 0x48
 80125e0:	e004      	b.n	80125ec <_tx_thread_sleep+0x110>
 80125e2:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80125e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80125e8:	2300      	movs	r3, #0
 80125ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80125ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80125ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125f0:	601a      	str	r2, [r3, #0]
 80125f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80125f6:	605a      	str	r2, [r3, #4]
 80125f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125fa:	2270      	movs	r2, #112	; 0x70
 80125fc:	609a      	str	r2, [r3, #8]
 80125fe:	4b33      	ldr	r3, [pc, #204]	; (80126cc <_tx_thread_sleep+0x1f0>)
 8012600:	681a      	ldr	r2, [r3, #0]
 8012602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012604:	60da      	str	r2, [r3, #12]
 8012606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012608:	687a      	ldr	r2, [r7, #4]
 801260a:	611a      	str	r2, [r3, #16]
 801260c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801260e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012612:	615a      	str	r2, [r3, #20]
 8012614:	f107 020c 	add.w	r2, r7, #12
 8012618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801261a:	619a      	str	r2, [r3, #24]
 801261c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801261e:	2200      	movs	r2, #0
 8012620:	61da      	str	r2, [r3, #28]
 8012622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012624:	3320      	adds	r3, #32
 8012626:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012628:	4b29      	ldr	r3, [pc, #164]	; (80126d0 <_tx_thread_sleep+0x1f4>)
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801262e:	429a      	cmp	r2, r3
 8012630:	d314      	bcc.n	801265c <_tx_thread_sleep+0x180>
 8012632:	4b28      	ldr	r3, [pc, #160]	; (80126d4 <_tx_thread_sleep+0x1f8>)
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012638:	4a22      	ldr	r2, [pc, #136]	; (80126c4 <_tx_thread_sleep+0x1e8>)
 801263a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801263c:	6013      	str	r3, [r2, #0]
 801263e:	4b26      	ldr	r3, [pc, #152]	; (80126d8 <_tx_thread_sleep+0x1fc>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012644:	621a      	str	r2, [r3, #32]
 8012646:	4b25      	ldr	r3, [pc, #148]	; (80126dc <_tx_thread_sleep+0x200>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d00d      	beq.n	801266a <_tx_thread_sleep+0x18e>
 801264e:	4b23      	ldr	r3, [pc, #140]	; (80126dc <_tx_thread_sleep+0x200>)
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	4a21      	ldr	r2, [pc, #132]	; (80126d8 <_tx_thread_sleep+0x1fc>)
 8012654:	6812      	ldr	r2, [r2, #0]
 8012656:	4610      	mov	r0, r2
 8012658:	4798      	blx	r3
 801265a:	e006      	b.n	801266a <_tx_thread_sleep+0x18e>
 801265c:	4a19      	ldr	r2, [pc, #100]	; (80126c4 <_tx_thread_sleep+0x1e8>)
 801265e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012660:	6013      	str	r3, [r2, #0]
 8012662:	4b1d      	ldr	r3, [pc, #116]	; (80126d8 <_tx_thread_sleep+0x1fc>)
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012668:	621a      	str	r2, [r3, #32]
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 801266a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801266c:	2204      	movs	r2, #4
 801266e:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012670:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012672:	2201      	movs	r2, #1
 8012674:	639a      	str	r2, [r3, #56]	; 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8012676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012678:	2200      	movs	r2, #0
 801267a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 801267e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012680:	687a      	ldr	r2, [r7, #4]
 8012682:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012684:	4b0e      	ldr	r3, [pc, #56]	; (80126c0 <_tx_thread_sleep+0x1e4>)
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	3301      	adds	r3, #1
 801268a:	4a0d      	ldr	r2, [pc, #52]	; (80126c0 <_tx_thread_sleep+0x1e4>)
 801268c:	6013      	str	r3, [r2, #0]
 801268e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012690:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012692:	693b      	ldr	r3, [r7, #16]
 8012694:	f383 8810 	msr	PRIMASK, r3
}
 8012698:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 801269a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 801269c:	f000 fb06 	bl	8012cac <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80126a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80126a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80126a6:	60fb      	str	r3, [r7, #12]
        }
    }

    /* Return completion status.  */
    return(status);
 80126a8:	68fb      	ldr	r3, [r7, #12]
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3750      	adds	r7, #80	; 0x50
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}
 80126b2:	bf00      	nop
 80126b4:	200021f8 	.word	0x200021f8
 80126b8:	20000010 	.word	0x20000010
 80126bc:	20002340 	.word	0x20002340
 80126c0:	20002290 	.word	0x20002290
 80126c4:	20002814 	.word	0x20002814
 80126c8:	20002818 	.word	0x20002818
 80126cc:	e0001004 	.word	0xe0001004
 80126d0:	20002810 	.word	0x20002810
 80126d4:	2000280c 	.word	0x2000280c
 80126d8:	20002800 	.word	0x20002800
 80126dc:	2000281c 	.word	0x2000281c

080126e0 <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b090      	sub	sp, #64	; 0x40
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80126e8:	f3ef 8310 	mrs	r3, PRIMASK
 80126ec:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 80126ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 80126f0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80126f2:	b672      	cpsid	i
    return(int_posture);
 80126f4:	6a3b      	ldr	r3, [r7, #32]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80126f6:	637b      	str	r3, [r7, #52]	; 0x34

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80126f8:	4b68      	ldr	r3, [pc, #416]	; (801289c <_tx_thread_suspend+0x1bc>)
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	633b      	str	r3, [r7, #48]	; 0x30

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 80126fe:	4b68      	ldr	r3, [pc, #416]	; (80128a0 <_tx_thread_suspend+0x1c0>)
 8012700:	681b      	ldr	r3, [r3, #0]
 8012702:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012706:	2b00      	cmp	r3, #0
 8012708:	d06d      	beq.n	80127e6 <_tx_thread_suspend+0x106>
 801270a:	4b66      	ldr	r3, [pc, #408]	; (80128a4 <_tx_thread_suspend+0x1c4>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012712:	2b00      	cmp	r3, #0
 8012714:	d067      	beq.n	80127e6 <_tx_thread_suspend+0x106>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012716:	f3ef 8305 	mrs	r3, IPSR
 801271a:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 801271c:	69fa      	ldr	r2, [r7, #28]
 801271e:	4b62      	ldr	r3, [pc, #392]	; (80128a8 <_tx_thread_suspend+0x1c8>)
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	4313      	orrs	r3, r2
 8012724:	62bb      	str	r3, [r7, #40]	; 0x28
 8012726:	4b5d      	ldr	r3, [pc, #372]	; (801289c <_tx_thread_suspend+0x1bc>)
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	63bb      	str	r3, [r7, #56]	; 0x38
 801272c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801272e:	2b00      	cmp	r3, #0
 8012730:	d10b      	bne.n	801274a <_tx_thread_suspend+0x6a>
 8012732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012736:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801273a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801273c:	041a      	lsls	r2, r3, #16
 801273e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012740:	4313      	orrs	r3, r2
 8012742:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8012746:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012748:	e00e      	b.n	8012768 <_tx_thread_suspend+0x88>
 801274a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801274c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012750:	d205      	bcs.n	801275e <_tx_thread_suspend+0x7e>
 8012752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012754:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012756:	f04f 33ff 	mov.w	r3, #4294967295
 801275a:	63bb      	str	r3, [r7, #56]	; 0x38
 801275c:	e004      	b.n	8012768 <_tx_thread_suspend+0x88>
 801275e:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8012762:	63bb      	str	r3, [r7, #56]	; 0x38
 8012764:	2300      	movs	r3, #0
 8012766:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012768:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801276a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801276c:	601a      	str	r2, [r3, #0]
 801276e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012770:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012772:	605a      	str	r2, [r3, #4]
 8012774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012776:	2272      	movs	r2, #114	; 0x72
 8012778:	609a      	str	r2, [r3, #8]
 801277a:	4b4c      	ldr	r3, [pc, #304]	; (80128ac <_tx_thread_suspend+0x1cc>)
 801277c:	681a      	ldr	r2, [r3, #0]
 801277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012780:	60da      	str	r2, [r3, #12]
 8012782:	687a      	ldr	r2, [r7, #4]
 8012784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012786:	611a      	str	r2, [r3, #16]
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801278c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801278e:	615a      	str	r2, [r3, #20]
 8012790:	f107 020c 	add.w	r2, r7, #12
 8012794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012796:	619a      	str	r2, [r3, #24]
 8012798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801279a:	2200      	movs	r2, #0
 801279c:	61da      	str	r2, [r3, #28]
 801279e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127a0:	3320      	adds	r3, #32
 80127a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80127a4:	4b42      	ldr	r3, [pc, #264]	; (80128b0 <_tx_thread_suspend+0x1d0>)
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80127aa:	429a      	cmp	r2, r3
 80127ac:	d314      	bcc.n	80127d8 <_tx_thread_suspend+0xf8>
 80127ae:	4b41      	ldr	r3, [pc, #260]	; (80128b4 <_tx_thread_suspend+0x1d4>)
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80127b4:	4a3a      	ldr	r2, [pc, #232]	; (80128a0 <_tx_thread_suspend+0x1c0>)
 80127b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127b8:	6013      	str	r3, [r2, #0]
 80127ba:	4b3f      	ldr	r3, [pc, #252]	; (80128b8 <_tx_thread_suspend+0x1d8>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80127c0:	621a      	str	r2, [r3, #32]
 80127c2:	4b3e      	ldr	r3, [pc, #248]	; (80128bc <_tx_thread_suspend+0x1dc>)
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d00d      	beq.n	80127e6 <_tx_thread_suspend+0x106>
 80127ca:	4b3c      	ldr	r3, [pc, #240]	; (80128bc <_tx_thread_suspend+0x1dc>)
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	4a3a      	ldr	r2, [pc, #232]	; (80128b8 <_tx_thread_suspend+0x1d8>)
 80127d0:	6812      	ldr	r2, [r2, #0]
 80127d2:	4610      	mov	r0, r2
 80127d4:	4798      	blx	r3
 80127d6:	e006      	b.n	80127e6 <_tx_thread_suspend+0x106>
 80127d8:	4a31      	ldr	r2, [pc, #196]	; (80128a0 <_tx_thread_suspend+0x1c0>)
 80127da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127dc:	6013      	str	r3, [r2, #0]
 80127de:	4b36      	ldr	r3, [pc, #216]	; (80128b8 <_tx_thread_suspend+0x1d8>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80127e4:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d130      	bne.n	8012850 <_tx_thread_suspend+0x170>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 80127ee:	2300      	movs	r3, #0
 80127f0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80127f2:	f3ef 8305 	mrs	r3, IPSR
 80127f6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80127f8:	69ba      	ldr	r2, [r7, #24]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 80127fa:	4b2b      	ldr	r3, [pc, #172]	; (80128a8 <_tx_thread_suspend+0x1c8>)
 80127fc:	681b      	ldr	r3, [r3, #0]
 80127fe:	4313      	orrs	r3, r2
 8012800:	2b00      	cmp	r3, #0
 8012802:	d109      	bne.n	8012818 <_tx_thread_suspend+0x138>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8012804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	429a      	cmp	r2, r3
 801280a:	d105      	bne.n	8012818 <_tx_thread_suspend+0x138>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 801280c:	4b2c      	ldr	r3, [pc, #176]	; (80128c0 <_tx_thread_suspend+0x1e0>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d001      	beq.n	8012818 <_tx_thread_suspend+0x138>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8012814:	2314      	movs	r3, #20
 8012816:	60fb      	str	r3, [r7, #12]
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	2b00      	cmp	r3, #0
 801281c:	d132      	bne.n	8012884 <_tx_thread_suspend+0x1a4>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	2203      	movs	r2, #3
 8012822:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	2201      	movs	r2, #1
 8012828:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	2200      	movs	r2, #0
 801282e:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012830:	4b23      	ldr	r3, [pc, #140]	; (80128c0 <_tx_thread_suspend+0x1e0>)
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	3301      	adds	r3, #1
 8012836:	4a22      	ldr	r2, [pc, #136]	; (80128c0 <_tx_thread_suspend+0x1e0>)
 8012838:	6013      	str	r3, [r2, #0]
 801283a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801283c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801283e:	697b      	ldr	r3, [r7, #20]
 8012840:	f383 8810 	msr	PRIMASK, r3
}
 8012844:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f000 fa30 	bl	8012cac <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 801284c:	2300      	movs	r3, #0
 801284e:	e020      	b.n	8012892 <_tx_thread_suspend+0x1b2>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012854:	2b02      	cmp	r3, #2
 8012856:	d102      	bne.n	801285e <_tx_thread_suspend+0x17e>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 8012858:	2314      	movs	r3, #20
 801285a:	60fb      	str	r3, [r7, #12]
 801285c:	e012      	b.n	8012884 <_tx_thread_suspend+0x1a4>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012862:	2b01      	cmp	r3, #1
 8012864:	d102      	bne.n	801286c <_tx_thread_suspend+0x18c>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8012866:	2314      	movs	r3, #20
 8012868:	60fb      	str	r3, [r7, #12]
 801286a:	e00b      	b.n	8012884 <_tx_thread_suspend+0x1a4>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012870:	2b03      	cmp	r3, #3
 8012872:	d102      	bne.n	801287a <_tx_thread_suspend+0x19a>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8012874:	2300      	movs	r3, #0
 8012876:	60fb      	str	r3, [r7, #12]
 8012878:	e004      	b.n	8012884 <_tx_thread_suspend+0x1a4>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	2201      	movs	r2, #1
 801287e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8012880:	2300      	movs	r3, #0
 8012882:	60fb      	str	r3, [r7, #12]
 8012884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012886:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012888:	693b      	ldr	r3, [r7, #16]
 801288a:	f383 8810 	msr	PRIMASK, r3
}
 801288e:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8012890:	68fb      	ldr	r3, [r7, #12]
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8012892:	4618      	mov	r0, r3
 8012894:	3740      	adds	r7, #64	; 0x40
 8012896:	46bd      	mov	sp, r7
 8012898:	bd80      	pop	{r7, pc}
 801289a:	bf00      	nop
 801289c:	200021f8 	.word	0x200021f8
 80128a0:	20002814 	.word	0x20002814
 80128a4:	20002818 	.word	0x20002818
 80128a8:	20000010 	.word	0x20000010
 80128ac:	e0001004 	.word	0xe0001004
 80128b0:	20002810 	.word	0x20002810
 80128b4:	2000280c 	.word	0x2000280c
 80128b8:	20002800 	.word	0x20002800
 80128bc:	2000281c 	.word	0x2000281c
 80128c0:	20002290 	.word	0x20002290

080128c4 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80128c4:	b480      	push	{r7}
 80128c6:	b089      	sub	sp, #36	; 0x24
 80128c8:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80128ca:	4b17      	ldr	r3, [pc, #92]	; (8012928 <_tx_thread_system_preempt_check+0x64>)
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 80128d0:	69fb      	ldr	r3, [r7, #28]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d121      	bne.n	801291a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 80128d6:	4b15      	ldr	r3, [pc, #84]	; (801292c <_tx_thread_system_preempt_check+0x68>)
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 80128dc:	4b14      	ldr	r3, [pc, #80]	; (8012930 <_tx_thread_system_preempt_check+0x6c>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 80128e2:	69ba      	ldr	r2, [r7, #24]
 80128e4:	697b      	ldr	r3, [r7, #20]
 80128e6:	429a      	cmp	r2, r3
 80128e8:	d017      	beq.n	801291a <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80128ea:	4b12      	ldr	r3, [pc, #72]	; (8012934 <_tx_thread_system_preempt_check+0x70>)
 80128ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128f0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80128f2:	f3ef 8305 	mrs	r3, IPSR
 80128f6:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80128f8:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d10c      	bne.n	8012918 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80128fe:	f3ef 8310 	mrs	r3, PRIMASK
 8012902:	60fb      	str	r3, [r7, #12]
    return(posture);
 8012904:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8012906:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012908:	b662      	cpsie	i
}
 801290a:	bf00      	nop
 801290c:	68bb      	ldr	r3, [r7, #8]
 801290e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	f383 8810 	msr	PRIMASK, r3
}
 8012916:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8012918:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 801291a:	bf00      	nop
 801291c:	3724      	adds	r7, #36	; 0x24
 801291e:	46bd      	mov	sp, r7
 8012920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012924:	4770      	bx	lr
 8012926:	bf00      	nop
 8012928:	20002290 	.word	0x20002290
 801292c:	200021f8 	.word	0x200021f8
 8012930:	200021fc 	.word	0x200021fc
 8012934:	e000ed04 	.word	0xe000ed04

08012938 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012938:	b580      	push	{r7, lr}
 801293a:	b09e      	sub	sp, #120	; 0x78
 801293c:	af00      	add	r7, sp, #0
 801293e:	6078      	str	r0, [r7, #4]
TX_THREAD       *current_thread;
ULONG           combined_flags;

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8012940:	2300      	movs	r3, #0
 8012942:	677b      	str	r3, [r7, #116]	; 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012944:	f3ef 8310 	mrs	r3, PRIMASK
 8012948:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 801294a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 801294c:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 801294e:	b672      	cpsid	i
    return(int_posture);
 8012950:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8012952:	66bb      	str	r3, [r7, #104]	; 0x68

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012958:	2b00      	cmp	r3, #0
 801295a:	d005      	beq.n	8012968 <_tx_thread_system_resume+0x30>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	334c      	adds	r3, #76	; 0x4c
 8012960:	4618      	mov	r0, r3
 8012962:	f000 fdaf 	bl	80134c4 <_tx_timer_system_deactivate>
 8012966:	e002      	b.n	801296e <_tx_thread_system_resume+0x36>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	2200      	movs	r2, #0
 801296c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 801296e:	4b8b      	ldr	r3, [pc, #556]	; (8012b9c <_tx_thread_system_resume+0x264>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	667b      	str	r3, [r7, #100]	; 0x64
#endif

    /* Log the thread status change.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 8012974:	4b89      	ldr	r3, [pc, #548]	; (8012b9c <_tx_thread_system_resume+0x264>)
 8012976:	681b      	ldr	r3, [r3, #0]
 8012978:	663b      	str	r3, [r7, #96]	; 0x60
 801297a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801297c:	2b00      	cmp	r3, #0
 801297e:	d06f      	beq.n	8012a60 <_tx_thread_system_resume+0x128>
 8012980:	4b87      	ldr	r3, [pc, #540]	; (8012ba0 <_tx_thread_system_resume+0x268>)
 8012982:	681b      	ldr	r3, [r3, #0]
 8012984:	f003 0301 	and.w	r3, r3, #1
 8012988:	2b00      	cmp	r3, #0
 801298a:	d069      	beq.n	8012a60 <_tx_thread_system_resume+0x128>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801298c:	f3ef 8305 	mrs	r3, IPSR
 8012990:	63bb      	str	r3, [r7, #56]	; 0x38
    return(ipsr_value);
 8012992:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012994:	4b83      	ldr	r3, [pc, #524]	; (8012ba4 <_tx_thread_system_resume+0x26c>)
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	4313      	orrs	r3, r2
 801299a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801299c:	4b82      	ldr	r3, [pc, #520]	; (8012ba8 <_tx_thread_system_resume+0x270>)
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80129a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d10b      	bne.n	80129c0 <_tx_thread_system_resume+0x88>
 80129a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80129aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129ac:	673b      	str	r3, [r7, #112]	; 0x70
 80129ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80129b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80129b2:	041a      	lsls	r2, r3, #16
 80129b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80129b6:	4313      	orrs	r3, r2
 80129b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80129bc:	673b      	str	r3, [r7, #112]	; 0x70
 80129be:	e00e      	b.n	80129de <_tx_thread_system_resume+0xa6>
 80129c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80129c2:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80129c6:	d205      	bcs.n	80129d4 <_tx_thread_system_resume+0x9c>
 80129c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80129ca:	673b      	str	r3, [r7, #112]	; 0x70
 80129cc:	f04f 33ff 	mov.w	r3, #4294967295
 80129d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80129d2:	e004      	b.n	80129de <_tx_thread_system_resume+0xa6>
 80129d4:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80129d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80129da:	2300      	movs	r3, #0
 80129dc:	673b      	str	r3, [r7, #112]	; 0x70
 80129de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80129e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80129e2:	601a      	str	r2, [r3, #0]
 80129e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80129e6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80129e8:	605a      	str	r2, [r3, #4]
 80129ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80129ec:	2201      	movs	r2, #1
 80129ee:	609a      	str	r2, [r3, #8]
 80129f0:	4b6e      	ldr	r3, [pc, #440]	; (8012bac <_tx_thread_system_resume+0x274>)
 80129f2:	681a      	ldr	r2, [r3, #0]
 80129f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80129f6:	60da      	str	r2, [r3, #12]
 80129f8:	687a      	ldr	r2, [r7, #4]
 80129fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80129fc:	611a      	str	r2, [r3, #16]
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012a02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012a04:	615a      	str	r2, [r3, #20]
 8012a06:	f107 020c 	add.w	r2, r7, #12
 8012a0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012a0c:	619a      	str	r2, [r3, #24]
 8012a0e:	4b68      	ldr	r3, [pc, #416]	; (8012bb0 <_tx_thread_system_resume+0x278>)
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	461a      	mov	r2, r3
 8012a14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012a16:	61da      	str	r2, [r3, #28]
 8012a18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012a1a:	3320      	adds	r3, #32
 8012a1c:	663b      	str	r3, [r7, #96]	; 0x60
 8012a1e:	4b65      	ldr	r3, [pc, #404]	; (8012bb4 <_tx_thread_system_resume+0x27c>)
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012a24:	429a      	cmp	r2, r3
 8012a26:	d314      	bcc.n	8012a52 <_tx_thread_system_resume+0x11a>
 8012a28:	4b63      	ldr	r3, [pc, #396]	; (8012bb8 <_tx_thread_system_resume+0x280>)
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	663b      	str	r3, [r7, #96]	; 0x60
 8012a2e:	4a5b      	ldr	r2, [pc, #364]	; (8012b9c <_tx_thread_system_resume+0x264>)
 8012a30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012a32:	6013      	str	r3, [r2, #0]
 8012a34:	4b61      	ldr	r3, [pc, #388]	; (8012bbc <_tx_thread_system_resume+0x284>)
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012a3a:	621a      	str	r2, [r3, #32]
 8012a3c:	4b60      	ldr	r3, [pc, #384]	; (8012bc0 <_tx_thread_system_resume+0x288>)
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d00d      	beq.n	8012a60 <_tx_thread_system_resume+0x128>
 8012a44:	4b5e      	ldr	r3, [pc, #376]	; (8012bc0 <_tx_thread_system_resume+0x288>)
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	4a5c      	ldr	r2, [pc, #368]	; (8012bbc <_tx_thread_system_resume+0x284>)
 8012a4a:	6812      	ldr	r2, [r2, #0]
 8012a4c:	4610      	mov	r0, r2
 8012a4e:	4798      	blx	r3
 8012a50:	e006      	b.n	8012a60 <_tx_thread_system_resume+0x128>
 8012a52:	4a52      	ldr	r2, [pc, #328]	; (8012b9c <_tx_thread_system_resume+0x264>)
 8012a54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012a56:	6013      	str	r3, [r2, #0]
 8012a58:	4b58      	ldr	r3, [pc, #352]	; (8012bbc <_tx_thread_system_resume+0x284>)
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012a5e:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time we have
       computed the next thread to execute.  */
    if (entry_ptr != TX_NULL)
 8012a60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d002      	beq.n	8012a6c <_tx_thread_system_resume+0x134>
    {

        /* Save time stamp.  */
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8012a66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012a68:	68db      	ldr	r3, [r3, #12]
 8012a6a:	677b      	str	r3, [r7, #116]	; 0x74
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8012a6c:	4b55      	ldr	r3, [pc, #340]	; (8012bc4 <_tx_thread_system_resume+0x28c>)
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	3b01      	subs	r3, #1
 8012a72:	4a54      	ldr	r2, [pc, #336]	; (8012bc4 <_tx_thread_system_resume+0x28c>)
 8012a74:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	f040 80b3 	bne.w	8012be6 <_tx_thread_system_resume+0x2ae>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	f000 80c7 	beq.w	8012c18 <_tx_thread_system_resume+0x2e0>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	f040 80a2 	bne.w	8012bd8 <_tx_thread_system_resume+0x2a0>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	2200      	movs	r2, #0
 8012a98:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a9e:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8012aa0:	4a49      	ldr	r2, [pc, #292]	; (8012bc8 <_tx_thread_system_resume+0x290>)
 8012aa2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012aa8:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 8012aaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d164      	bne.n	8012b7a <_tx_thread_system_resume+0x242>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8012ab0:	4945      	ldr	r1, [pc, #276]	; (8012bc8 <_tx_thread_system_resume+0x290>)
 8012ab2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012ab4:	687a      	ldr	r2, [r7, #4]
 8012ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	687a      	ldr	r2, [r7, #4]
 8012abe:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	687a      	ldr	r2, [r7, #4]
 8012ac4:	625a      	str	r2, [r3, #36]	; 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8012ac6:	2201      	movs	r2, #1
 8012ac8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012aca:	fa02 f303 	lsl.w	r3, r2, r3
 8012ace:	64fb      	str	r3, [r7, #76]	; 0x4c
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8012ad0:	4b3e      	ldr	r3, [pc, #248]	; (8012bcc <_tx_thread_system_resume+0x294>)
 8012ad2:	681a      	ldr	r2, [r3, #0]
 8012ad4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ad6:	4313      	orrs	r3, r2
 8012ad8:	4a3c      	ldr	r2, [pc, #240]	; (8012bcc <_tx_thread_system_resume+0x294>)
 8012ada:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8012adc:	4b3c      	ldr	r3, [pc, #240]	; (8012bd0 <_tx_thread_system_resume+0x298>)
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012ae2:	429a      	cmp	r2, r3
 8012ae4:	f080 8098 	bcs.w	8012c18 <_tx_thread_system_resume+0x2e0>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8012ae8:	4a39      	ldr	r2, [pc, #228]	; (8012bd0 <_tx_thread_system_resume+0x298>)
 8012aea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012aec:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8012aee:	4b30      	ldr	r3, [pc, #192]	; (8012bb0 <_tx_thread_system_resume+0x278>)
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	60fb      	str	r3, [r7, #12]

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d103      	bne.n	8012b02 <_tx_thread_system_resume+0x1ca>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8012afa:	4a2d      	ldr	r2, [pc, #180]	; (8012bb0 <_tx_thread_system_resume+0x278>)
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	6013      	str	r3, [r2, #0]
 8012b00:	e08a      	b.n	8012c18 <_tx_thread_system_resume+0x2e0>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012b06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	f080 8085 	bcs.w	8012c18 <_tx_thread_system_resume+0x2e0>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8012b0e:	4a28      	ldr	r2, [pc, #160]	; (8012bb0 <_tx_thread_system_resume+0x278>)
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                                /* Check that the event time stamp is unchanged.  A different
                                   timestamp means that a later event wrote over the thread
                                   resume event. In that case, do nothing here.  */
                                if (entry_ptr != TX_NULL)
 8012b14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d009      	beq.n	8012b2e <_tx_thread_system_resume+0x1f6>
                                {

                                    /* Is the timestamp the same?  */
                                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012b1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012b1c:	68db      	ldr	r3, [r3, #12]
 8012b1e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8012b20:	429a      	cmp	r2, r3
 8012b22:	d104      	bne.n	8012b2e <_tx_thread_system_resume+0x1f6>
                                    {

                                        /* Timestamp is the same, set the "next thread pointer" to NULL. This can
                                           be used by the trace analysis tool to show idle system conditions.  */
                                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8012b24:	4b22      	ldr	r3, [pc, #136]	; (8012bb0 <_tx_thread_system_resume+0x278>)
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	461a      	mov	r2, r3
 8012b2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012b2c:	61da      	str	r2, [r3, #28]
 8012b2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8012b30:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012b34:	f383 8810 	msr	PRIMASK, r3
}
 8012b38:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012b3a:	4b22      	ldr	r3, [pc, #136]	; (8012bc4 <_tx_thread_system_resume+0x28c>)
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	64bb      	str	r3, [r7, #72]	; 0x48
                                if (combined_flags == ((ULONG) 0))
 8012b40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	f040 80a1 	bne.w	8012c8a <_tx_thread_system_resume+0x352>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012b48:	4b22      	ldr	r3, [pc, #136]	; (8012bd4 <_tx_thread_system_resume+0x29c>)
 8012b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b4e:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012b50:	f3ef 8305 	mrs	r3, IPSR
 8012b54:	633b      	str	r3, [r7, #48]	; 0x30
    return(ipsr_value);
 8012b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    if (_tx_ipsr_get() == 0)
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	f040 8098 	bne.w	8012c8e <_tx_thread_system_resume+0x356>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012b5e:	f3ef 8310 	mrs	r3, PRIMASK
 8012b62:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8012b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
        interrupt_save = __get_interrupt_posture();
 8012b66:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012b68:	b662      	cpsie	i
}
 8012b6a:	bf00      	nop
 8012b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b6e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b72:	f383 8810 	msr	PRIMASK, r3
}
 8012b76:	bf00      	nop
}
 8012b78:	e089      	b.n	8012c8e <_tx_thread_system_resume+0x356>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8012b7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b7e:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8012b80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012b82:	687a      	ldr	r2, [r7, #4]
 8012b84:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8012b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012b88:	687a      	ldr	r2, [r7, #4]
 8012b8a:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012b90:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012b96:	621a      	str	r2, [r3, #32]
 8012b98:	e03e      	b.n	8012c18 <_tx_thread_system_resume+0x2e0>
 8012b9a:	bf00      	nop
 8012b9c:	20002814 	.word	0x20002814
 8012ba0:	20002818 	.word	0x20002818
 8012ba4:	20000010 	.word	0x20000010
 8012ba8:	200021f8 	.word	0x200021f8
 8012bac:	e0001004 	.word	0xe0001004
 8012bb0:	200021fc 	.word	0x200021fc
 8012bb4:	20002810 	.word	0x20002810
 8012bb8:	2000280c 	.word	0x2000280c
 8012bbc:	20002800 	.word	0x20002800
 8012bc0:	2000281c 	.word	0x2000281c
 8012bc4:	20002290 	.word	0x20002290
 8012bc8:	20002210 	.word	0x20002210
 8012bcc:	20002208 	.word	0x20002208
 8012bd0:	2000220c 	.word	0x2000220c
 8012bd4:	e000ed04 	.word	0xe000ed04
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	2200      	movs	r2, #0
 8012bdc:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	2203      	movs	r2, #3
 8012be2:	631a      	str	r2, [r3, #48]	; 0x30
 8012be4:	e018      	b.n	8012c18 <_tx_thread_system_resume+0x2e0>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012bea:	2b01      	cmp	r3, #1
 8012bec:	d014      	beq.n	8012c18 <_tx_thread_system_resume+0x2e0>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012bf2:	2b02      	cmp	r3, #2
 8012bf4:	d010      	beq.n	8012c18 <_tx_thread_system_resume+0x2e0>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d106      	bne.n	8012c0c <_tx_thread_system_resume+0x2d4>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	2200      	movs	r2, #0
 8012c02:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	2200      	movs	r2, #0
 8012c08:	631a      	str	r2, [r3, #48]	; 0x30
 8012c0a:	e005      	b.n	8012c18 <_tx_thread_system_resume+0x2e0>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	2200      	movs	r2, #0
 8012c10:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	2203      	movs	r2, #3
 8012c16:	631a      	str	r2, [r3, #48]	; 0x30
#ifdef TX_ENABLE_EVENT_TRACE

    /* Check that the event time stamp is unchanged.  A different
       timestamp means that a later event wrote over the thread
       resume event. In that case, do nothing here.  */
    if (entry_ptr != TX_NULL)
 8012c18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d009      	beq.n	8012c32 <_tx_thread_system_resume+0x2fa>
    {

        /* Is the timestamp the same?  */
        if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012c1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012c20:	68db      	ldr	r3, [r3, #12]
 8012c22:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8012c24:	429a      	cmp	r2, r3
 8012c26:	d104      	bne.n	8012c32 <_tx_thread_system_resume+0x2fa>
            /* Timestamp is the same, set the "next thread pointer" to NULL. This can
               be used by the trace analysis tool to show idle system conditions.  */
#ifdef TX_MISRA_ENABLE
            entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
            entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8012c28:	4b1c      	ldr	r3, [pc, #112]	; (8012c9c <_tx_thread_system_resume+0x364>)
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	461a      	mov	r2, r3
 8012c2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012c30:	61da      	str	r2, [r3, #28]
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012c32:	4b1b      	ldr	r3, [pc, #108]	; (8012ca0 <_tx_thread_system_resume+0x368>)
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	647b      	str	r3, [r7, #68]	; 0x44
 8012c38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8012c3a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012c3c:	6a3b      	ldr	r3, [r7, #32]
 8012c3e:	f383 8810 	msr	PRIMASK, r3
}
 8012c42:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8012c44:	4b15      	ldr	r3, [pc, #84]	; (8012c9c <_tx_thread_system_resume+0x364>)
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012c4a:	429a      	cmp	r2, r3
 8012c4c:	d022      	beq.n	8012c94 <_tx_thread_system_resume+0x35c>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012c4e:	4b15      	ldr	r3, [pc, #84]	; (8012ca4 <_tx_thread_system_resume+0x36c>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	64bb      	str	r3, [r7, #72]	; 0x48
        if (combined_flags == ((ULONG) 0))
 8012c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d11c      	bne.n	8012c94 <_tx_thread_system_resume+0x35c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012c5a:	4b13      	ldr	r3, [pc, #76]	; (8012ca8 <_tx_thread_system_resume+0x370>)
 8012c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c60:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012c62:	f3ef 8305 	mrs	r3, IPSR
 8012c66:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8012c68:	69fb      	ldr	r3, [r7, #28]
    if (_tx_ipsr_get() == 0)
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d111      	bne.n	8012c92 <_tx_thread_system_resume+0x35a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012c6e:	f3ef 8310 	mrs	r3, PRIMASK
 8012c72:	61bb      	str	r3, [r7, #24]
    return(posture);
 8012c74:	69bb      	ldr	r3, [r7, #24]
        interrupt_save = __get_interrupt_posture();
 8012c76:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012c78:	b662      	cpsie	i
}
 8012c7a:	bf00      	nop
 8012c7c:	697b      	ldr	r3, [r7, #20]
 8012c7e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012c80:	693b      	ldr	r3, [r7, #16]
 8012c82:	f383 8810 	msr	PRIMASK, r3
}
 8012c86:	bf00      	nop
}
 8012c88:	e003      	b.n	8012c92 <_tx_thread_system_resume+0x35a>
                                return;
 8012c8a:	bf00      	nop
 8012c8c:	e002      	b.n	8012c94 <_tx_thread_system_resume+0x35c>
 8012c8e:	bf00      	nop
 8012c90:	e000      	b.n	8012c94 <_tx_thread_system_resume+0x35c>
 8012c92:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8012c94:	3778      	adds	r7, #120	; 0x78
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bd80      	pop	{r7, pc}
 8012c9a:	bf00      	nop
 8012c9c:	200021fc 	.word	0x200021fc
 8012ca0:	200021f8 	.word	0x200021f8
 8012ca4:	20002290 	.word	0x20002290
 8012ca8:	e000ed04 	.word	0xe000ed04

08012cac <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b0a4      	sub	sp, #144	; 0x90
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	6078      	str	r0, [r7, #4]
ULONG           timeout;
#endif

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012cba:	4b98      	ldr	r3, [pc, #608]	; (8012f1c <_tx_thread_system_suspend+0x270>)
 8012cbc:	681b      	ldr	r3, [r3, #0]
 8012cbe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012cc2:	f3ef 8310 	mrs	r3, PRIMASK
 8012cc6:	653b      	str	r3, [r7, #80]	; 0x50
    return(posture);
 8012cc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    int_posture = __get_interrupt_posture();
 8012cca:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("CPSID i" : : : "memory");
 8012ccc:	b672      	cpsid	i
    return(int_posture);
 8012cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8012cd0:	67fb      	str	r3, [r7, #124]	; 0x7c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8012cd2:	687a      	ldr	r2, [r7, #4]
 8012cd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012cd8:	429a      	cmp	r2, r3
 8012cda:	d112      	bne.n	8012d02 <_tx_thread_system_suspend+0x56>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012ce0:	67bb      	str	r3, [r7, #120]	; 0x78

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8012ce2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d008      	beq.n	8012cfa <_tx_thread_system_suspend+0x4e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8012ce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012cee:	d004      	beq.n	8012cfa <_tx_thread_system_suspend+0x4e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	334c      	adds	r3, #76	; 0x4c
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	f000 fb83 	bl	8013400 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	69db      	ldr	r3, [r3, #28]
 8012cfe:	4a88      	ldr	r2, [pc, #544]	; (8012f20 <_tx_thread_system_suspend+0x274>)
 8012d00:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8012d02:	4b88      	ldr	r3, [pc, #544]	; (8012f24 <_tx_thread_system_suspend+0x278>)
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	3b01      	subs	r3, #1
 8012d08:	4a86      	ldr	r2, [pc, #536]	; (8012f24 <_tx_thread_system_suspend+0x278>)
 8012d0a:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d10:	2b01      	cmp	r3, #1
 8012d12:	f040 817d 	bne.w	8013010 <_tx_thread_system_suspend+0x364>
        TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state)

#ifdef TX_ENABLE_EVENT_TRACE

        /* If trace is enabled, save the current event pointer.  */
        entry_ptr =  _tx_trace_buffer_current_ptr;
 8012d16:	4b84      	ldr	r3, [pc, #528]	; (8012f28 <_tx_thread_system_suspend+0x27c>)
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	677b      	str	r3, [r7, #116]	; 0x74
#endif

        /* Log the thread status change.  */
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 8012d1c:	4b82      	ldr	r3, [pc, #520]	; (8012f28 <_tx_thread_system_suspend+0x27c>)
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	673b      	str	r3, [r7, #112]	; 0x70
 8012d22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d07c      	beq.n	8012e22 <_tx_thread_system_suspend+0x176>
 8012d28:	4b80      	ldr	r3, [pc, #512]	; (8012f2c <_tx_thread_system_suspend+0x280>)
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	f003 0301 	and.w	r3, r3, #1
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d076      	beq.n	8012e22 <_tx_thread_system_suspend+0x176>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012d34:	f3ef 8305 	mrs	r3, IPSR
 8012d38:	64bb      	str	r3, [r7, #72]	; 0x48
    return(ipsr_value);
 8012d3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012d3c:	4b7c      	ldr	r3, [pc, #496]	; (8012f30 <_tx_thread_system_suspend+0x284>)
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	4313      	orrs	r3, r2
 8012d42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012d44:	4b75      	ldr	r3, [pc, #468]	; (8012f1c <_tx_thread_system_suspend+0x270>)
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d110      	bne.n	8012d74 <_tx_thread_system_suspend+0xc8>
 8012d52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8012d5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012d62:	041a      	lsls	r2, r3, #16
 8012d64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8012d68:	4313      	orrs	r3, r2
 8012d6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8012d6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8012d72:	e013      	b.n	8012d9c <_tx_thread_system_suspend+0xf0>
 8012d74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012d76:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012d7a:	d208      	bcs.n	8012d8e <_tx_thread_system_suspend+0xe2>
 8012d7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012d80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8012d84:	f04f 33ff 	mov.w	r3, #4294967295
 8012d88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012d8c:	e006      	b.n	8012d9c <_tx_thread_system_suspend+0xf0>
 8012d8e:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8012d92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012d96:	2300      	movs	r3, #0
 8012d98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8012d9c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8012da0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012da2:	601a      	str	r2, [r3, #0]
 8012da4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012da6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8012daa:	605a      	str	r2, [r3, #4]
 8012dac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012dae:	2202      	movs	r2, #2
 8012db0:	609a      	str	r2, [r3, #8]
 8012db2:	4b60      	ldr	r3, [pc, #384]	; (8012f34 <_tx_thread_system_suspend+0x288>)
 8012db4:	681a      	ldr	r2, [r3, #0]
 8012db6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012db8:	60da      	str	r2, [r3, #12]
 8012dba:	687a      	ldr	r2, [r7, #4]
 8012dbc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012dbe:	611a      	str	r2, [r3, #16]
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012dc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012dc6:	615a      	str	r2, [r3, #20]
 8012dc8:	f107 0208 	add.w	r2, r7, #8
 8012dcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012dce:	619a      	str	r2, [r3, #24]
 8012dd0:	4b59      	ldr	r3, [pc, #356]	; (8012f38 <_tx_thread_system_suspend+0x28c>)
 8012dd2:	681b      	ldr	r3, [r3, #0]
 8012dd4:	461a      	mov	r2, r3
 8012dd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012dd8:	61da      	str	r2, [r3, #28]
 8012dda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012ddc:	3320      	adds	r3, #32
 8012dde:	673b      	str	r3, [r7, #112]	; 0x70
 8012de0:	4b56      	ldr	r3, [pc, #344]	; (8012f3c <_tx_thread_system_suspend+0x290>)
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012de6:	429a      	cmp	r2, r3
 8012de8:	d314      	bcc.n	8012e14 <_tx_thread_system_suspend+0x168>
 8012dea:	4b55      	ldr	r3, [pc, #340]	; (8012f40 <_tx_thread_system_suspend+0x294>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	673b      	str	r3, [r7, #112]	; 0x70
 8012df0:	4a4d      	ldr	r2, [pc, #308]	; (8012f28 <_tx_thread_system_suspend+0x27c>)
 8012df2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012df4:	6013      	str	r3, [r2, #0]
 8012df6:	4b53      	ldr	r3, [pc, #332]	; (8012f44 <_tx_thread_system_suspend+0x298>)
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012dfc:	621a      	str	r2, [r3, #32]
 8012dfe:	4b52      	ldr	r3, [pc, #328]	; (8012f48 <_tx_thread_system_suspend+0x29c>)
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d00d      	beq.n	8012e22 <_tx_thread_system_suspend+0x176>
 8012e06:	4b50      	ldr	r3, [pc, #320]	; (8012f48 <_tx_thread_system_suspend+0x29c>)
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	4a4e      	ldr	r2, [pc, #312]	; (8012f44 <_tx_thread_system_suspend+0x298>)
 8012e0c:	6812      	ldr	r2, [r2, #0]
 8012e0e:	4610      	mov	r0, r2
 8012e10:	4798      	blx	r3
 8012e12:	e006      	b.n	8012e22 <_tx_thread_system_suspend+0x176>
 8012e14:	4a44      	ldr	r2, [pc, #272]	; (8012f28 <_tx_thread_system_suspend+0x27c>)
 8012e16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012e18:	6013      	str	r3, [r2, #0]
 8012e1a:	4b4a      	ldr	r3, [pc, #296]	; (8012f44 <_tx_thread_system_suspend+0x298>)
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012e20:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

        /* Save the time stamp for later comparison to verify that
           the event hasn't been overwritten by the time we have
           computed the next thread to execute.  */
        if (entry_ptr != TX_NULL)
 8012e22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d003      	beq.n	8012e30 <_tx_thread_system_suspend+0x184>
        {

            /* Save time stamp.  */
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8012e28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012e2a:	68db      	ldr	r3, [r3, #12]
 8012e2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	2200      	movs	r2, #0
 8012e34:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e3a:	60bb      	str	r3, [r7, #8]

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	6a1b      	ldr	r3, [r3, #32]
 8012e40:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8012e42:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	429a      	cmp	r2, r3
 8012e48:	d016      	beq.n	8012e78 <_tx_thread_system_suspend+0x1cc>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e4e:	657b      	str	r3, [r7, #84]	; 0x54

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8012e50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8012e52:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012e54:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8012e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012e58:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012e5a:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8012e5c:	68bb      	ldr	r3, [r7, #8]
 8012e5e:	4a3b      	ldr	r2, [pc, #236]	; (8012f4c <_tx_thread_system_suspend+0x2a0>)
 8012e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012e64:	687a      	ldr	r2, [r7, #4]
 8012e66:	429a      	cmp	r2, r3
 8012e68:	f040 8085 	bne.w	8012f76 <_tx_thread_system_suspend+0x2ca>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8012e6c:	68bb      	ldr	r3, [r7, #8]
 8012e6e:	4937      	ldr	r1, [pc, #220]	; (8012f4c <_tx_thread_system_suspend+0x2a0>)
 8012e70:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8012e76:	e07e      	b.n	8012f76 <_tx_thread_system_suspend+0x2ca>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8012e78:	68bb      	ldr	r3, [r7, #8]
 8012e7a:	4a34      	ldr	r2, [pc, #208]	; (8012f4c <_tx_thread_system_suspend+0x2a0>)
 8012e7c:	2100      	movs	r1, #0
 8012e7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8012e82:	68bb      	ldr	r3, [r7, #8]
 8012e84:	2201      	movs	r2, #1
 8012e86:	fa02 f303 	lsl.w	r3, r2, r3
 8012e8a:	667b      	str	r3, [r7, #100]	; 0x64
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8012e8c:	4b30      	ldr	r3, [pc, #192]	; (8012f50 <_tx_thread_system_suspend+0x2a4>)
 8012e8e:	681a      	ldr	r2, [r3, #0]
 8012e90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012e92:	43db      	mvns	r3, r3
 8012e94:	4013      	ands	r3, r2
 8012e96:	4a2e      	ldr	r2, [pc, #184]	; (8012f50 <_tx_thread_system_suspend+0x2a4>)
 8012e98:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	663b      	str	r3, [r7, #96]	; 0x60
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8012e9e:	4b2c      	ldr	r3, [pc, #176]	; (8012f50 <_tx_thread_system_suspend+0x2a4>)
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8012ea4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d158      	bne.n	8012f5c <_tx_thread_system_suspend+0x2b0>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012eaa:	4b2a      	ldr	r3, [pc, #168]	; (8012f54 <_tx_thread_system_suspend+0x2a8>)
 8012eac:	2220      	movs	r2, #32
 8012eae:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8012eb0:	4b21      	ldr	r3, [pc, #132]	; (8012f38 <_tx_thread_system_suspend+0x28c>)
 8012eb2:	2200      	movs	r2, #0
 8012eb4:	601a      	str	r2, [r3, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the thread
                   suspend event. In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 8012eb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d008      	beq.n	8012ece <_tx_thread_system_suspend+0x222>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012ebc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012ebe:	68db      	ldr	r3, [r3, #12]
 8012ec0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8012ec4:	429a      	cmp	r2, r3
 8012ec6:	d102      	bne.n	8012ece <_tx_thread_system_suspend+0x222>
                    {

                        /* Timestamp is the same, set the "next thread pointer" to the new value of the
                           next thread to execute. This can be used by the trace analysis tool to keep
                           track of next thread execution.  */
                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  0;
 8012ec8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012eca:	2200      	movs	r2, #0
 8012ecc:	61da      	str	r2, [r3, #28]
 8012ece:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8012ed0:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012ed2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012ed4:	f383 8810 	msr	PRIMASK, r3
}
 8012ed8:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012eda:	4b12      	ldr	r3, [pc, #72]	; (8012f24 <_tx_thread_system_suspend+0x278>)
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	65bb      	str	r3, [r7, #88]	; 0x58
                if (combined_flags == ((ULONG) 0))
 8012ee0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	f040 80bf 	bne.w	8013066 <_tx_thread_system_suspend+0x3ba>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012ee8:	4b1b      	ldr	r3, [pc, #108]	; (8012f58 <_tx_thread_system_suspend+0x2ac>)
 8012eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012eee:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012ef0:	f3ef 8305 	mrs	r3, IPSR
 8012ef4:	643b      	str	r3, [r7, #64]	; 0x40
    return(ipsr_value);
 8012ef6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    if (_tx_ipsr_get() == 0)
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d10c      	bne.n	8012f16 <_tx_thread_system_suspend+0x26a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012efc:	f3ef 8310 	mrs	r3, PRIMASK
 8012f00:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(posture);
 8012f02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        interrupt_save = __get_interrupt_posture();
 8012f04:	63bb      	str	r3, [r7, #56]	; 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012f06:	b662      	cpsie	i
}
 8012f08:	bf00      	nop
 8012f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f0c:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012f10:	f383 8810 	msr	PRIMASK, r3
}
 8012f14:	bf00      	nop
}
 8012f16:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8012f18:	e0a5      	b.n	8013066 <_tx_thread_system_suspend+0x3ba>
 8012f1a:	bf00      	nop
 8012f1c:	200021f8 	.word	0x200021f8
 8012f20:	200027fc 	.word	0x200027fc
 8012f24:	20002290 	.word	0x20002290
 8012f28:	20002814 	.word	0x20002814
 8012f2c:	20002818 	.word	0x20002818
 8012f30:	20000010 	.word	0x20000010
 8012f34:	e0001004 	.word	0xe0001004
 8012f38:	200021fc 	.word	0x200021fc
 8012f3c:	20002810 	.word	0x20002810
 8012f40:	2000280c 	.word	0x2000280c
 8012f44:	20002800 	.word	0x20002800
 8012f48:	2000281c 	.word	0x2000281c
 8012f4c:	20002210 	.word	0x20002210
 8012f50:	20002208 	.word	0x20002208
 8012f54:	2000220c 	.word	0x2000220c
 8012f58:	e000ed04 	.word	0xe000ed04
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8012f5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012f5e:	fa93 f3a3 	rbit	r3, r3
 8012f62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012f64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012f66:	fab3 f383 	clz	r3, r3
 8012f6a:	667b      	str	r3, [r7, #100]	; 0x64

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8012f6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012f6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012f70:	4413      	add	r3, r2
 8012f72:	4a41      	ldr	r2, [pc, #260]	; (8013078 <_tx_thread_system_suspend+0x3cc>)
 8012f74:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8012f76:	4b41      	ldr	r3, [pc, #260]	; (801307c <_tx_thread_system_suspend+0x3d0>)
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	687a      	ldr	r2, [r7, #4]
 8012f7c:	429a      	cmp	r2, r3
 8012f7e:	d139      	bne.n	8012ff4 <_tx_thread_system_suspend+0x348>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8012f80:	4b3d      	ldr	r3, [pc, #244]	; (8013078 <_tx_thread_system_suspend+0x3cc>)
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	4a3e      	ldr	r2, [pc, #248]	; (8013080 <_tx_thread_system_suspend+0x3d4>)
 8012f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012f8a:	4a3c      	ldr	r2, [pc, #240]	; (801307c <_tx_thread_system_suspend+0x3d0>)
 8012f8c:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

            /* Check that the event time stamp is unchanged.  A different
               timestamp means that a later event wrote over the thread
               suspend event. In that case, do nothing here.  */
            if (entry_ptr != TX_NULL)
 8012f8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d00a      	beq.n	8012faa <_tx_thread_system_suspend+0x2fe>
            {

                /* Is the timestamp the same?  */
                if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012f94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012f96:	68db      	ldr	r3, [r3, #12]
 8012f98:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8012f9c:	429a      	cmp	r2, r3
 8012f9e:	d104      	bne.n	8012faa <_tx_thread_system_suspend+0x2fe>
                {

                    /* Timestamp is the same, set the "next thread pointer" to the new value of the
                       next thread to execute. This can be used by the trace analysis tool to keep
                       track of next thread execution.  */
                    entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8012fa0:	4b36      	ldr	r3, [pc, #216]	; (801307c <_tx_thread_system_suspend+0x3d0>)
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	461a      	mov	r2, r3
 8012fa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012fa8:	61da      	str	r2, [r3, #28]
 8012faa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8012fac:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fb0:	f383 8810 	msr	PRIMASK, r3
}
 8012fb4:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012fb6:	4b33      	ldr	r3, [pc, #204]	; (8013084 <_tx_thread_system_suspend+0x3d8>)
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	65bb      	str	r3, [r7, #88]	; 0x58
            if (combined_flags == ((ULONG) 0))
 8012fbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d153      	bne.n	801306a <_tx_thread_system_suspend+0x3be>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012fc2:	4b31      	ldr	r3, [pc, #196]	; (8013088 <_tx_thread_system_suspend+0x3dc>)
 8012fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012fc8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012fca:	f3ef 8305 	mrs	r3, IPSR
 8012fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8012fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (_tx_ipsr_get() == 0)
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d10c      	bne.n	8012ff0 <_tx_thread_system_suspend+0x344>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8012fda:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8012fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 8012fde:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012fe0:	b662      	cpsie	i
}
 8012fe2:	bf00      	nop
 8012fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fe6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012fe8:	6a3b      	ldr	r3, [r7, #32]
 8012fea:	f383 8810 	msr	PRIMASK, r3
}
 8012fee:	bf00      	nop
}
 8012ff0:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8012ff2:	e03a      	b.n	801306a <_tx_thread_system_suspend+0x3be>
#ifdef TX_ENABLE_EVENT_TRACE

         /* Check that the event time stamp is unchanged.  A different
            timestamp means that a later event wrote over the thread
            suspend event. In that case, do nothing here.  */
         if (entry_ptr != TX_NULL)
 8012ff4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d00a      	beq.n	8013010 <_tx_thread_system_suspend+0x364>
         {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012ffa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012ffc:	68db      	ldr	r3, [r3, #12]
 8012ffe:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8013002:	429a      	cmp	r2, r3
 8013004:	d104      	bne.n	8013010 <_tx_thread_system_suspend+0x364>
                   next thread to execute. This can be used by the trace analysis tool to keep
                   track of next thread execution.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8013006:	4b1d      	ldr	r3, [pc, #116]	; (801307c <_tx_thread_system_suspend+0x3d0>)
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	461a      	mov	r2, r3
 801300c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801300e:	61da      	str	r2, [r3, #28]
 8013010:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013012:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013014:	69fb      	ldr	r3, [r7, #28]
 8013016:	f383 8810 	msr	PRIMASK, r3
}
 801301a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 801301c:	4b17      	ldr	r3, [pc, #92]	; (801307c <_tx_thread_system_suspend+0x3d0>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8013024:	429a      	cmp	r2, r3
 8013026:	d022      	beq.n	801306e <_tx_thread_system_suspend+0x3c2>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013028:	4b16      	ldr	r3, [pc, #88]	; (8013084 <_tx_thread_system_suspend+0x3d8>)
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	65bb      	str	r3, [r7, #88]	; 0x58
        if (combined_flags == ((ULONG) 0))
 801302e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013030:	2b00      	cmp	r3, #0
 8013032:	d11c      	bne.n	801306e <_tx_thread_system_suspend+0x3c2>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013034:	4b14      	ldr	r3, [pc, #80]	; (8013088 <_tx_thread_system_suspend+0x3dc>)
 8013036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801303a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801303c:	f3ef 8305 	mrs	r3, IPSR
 8013040:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013042:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 8013044:	2b00      	cmp	r3, #0
 8013046:	d10c      	bne.n	8013062 <_tx_thread_system_suspend+0x3b6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013048:	f3ef 8310 	mrs	r3, PRIMASK
 801304c:	617b      	str	r3, [r7, #20]
    return(posture);
 801304e:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8013050:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8013052:	b662      	cpsie	i
}
 8013054:	bf00      	nop
 8013056:	693b      	ldr	r3, [r7, #16]
 8013058:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	f383 8810 	msr	PRIMASK, r3
}
 8013060:	bf00      	nop
}
 8013062:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8013064:	e003      	b.n	801306e <_tx_thread_system_suspend+0x3c2>
                return;
 8013066:	bf00      	nop
 8013068:	e002      	b.n	8013070 <_tx_thread_system_suspend+0x3c4>
            return;
 801306a:	bf00      	nop
 801306c:	e000      	b.n	8013070 <_tx_thread_system_suspend+0x3c4>
    return;
 801306e:	bf00      	nop
}
 8013070:	3790      	adds	r7, #144	; 0x90
 8013072:	46bd      	mov	sp, r7
 8013074:	bd80      	pop	{r7, pc}
 8013076:	bf00      	nop
 8013078:	2000220c 	.word	0x2000220c
 801307c:	200021fc 	.word	0x200021fc
 8013080:	20002210 	.word	0x20002210
 8013084:	20002290 	.word	0x20002290
 8013088:	e000ed04 	.word	0xe000ed04

0801308c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 801308c:	b580      	push	{r7, lr}
 801308e:	b08e      	sub	sp, #56	; 0x38
 8013090:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8013092:	4b5f      	ldr	r3, [pc, #380]	; (8013210 <_tx_thread_time_slice+0x184>)
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013098:	f3ef 8310 	mrs	r3, PRIMASK
 801309c:	61bb      	str	r3, [r7, #24]
    return(posture);
 801309e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80130a0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80130a2:	b672      	cpsid	i
    return(int_posture);
 80130a4:	697b      	ldr	r3, [r7, #20]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 80130a6:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80130a8:	4b5a      	ldr	r3, [pc, #360]	; (8013214 <_tx_thread_time_slice+0x188>)
 80130aa:	2200      	movs	r2, #0
 80130ac:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d024      	beq.n	80130fe <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d120      	bne.n	80130fe <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80130bc:	687a      	ldr	r2, [r7, #4]
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	69d2      	ldr	r2, [r2, #28]
 80130c2:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	699b      	ldr	r3, [r3, #24]
 80130c8:	4a53      	ldr	r2, [pc, #332]	; (8013218 <_tx_thread_time_slice+0x18c>)
 80130ca:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	6a1a      	ldr	r2, [r3, #32]
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	429a      	cmp	r2, r3
 80130d4:	d013      	beq.n	80130fe <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80130de:	429a      	cmp	r2, r3
 80130e0:	d10d      	bne.n	80130fe <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80130e2:	687a      	ldr	r2, [r7, #4]
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130e8:	6a12      	ldr	r2, [r2, #32]
 80130ea:	494c      	ldr	r1, [pc, #304]	; (801321c <_tx_thread_time_slice+0x190>)
 80130ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80130f0:	4b4b      	ldr	r3, [pc, #300]	; (8013220 <_tx_thread_time_slice+0x194>)
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	4a49      	ldr	r2, [pc, #292]	; (801321c <_tx_thread_time_slice+0x190>)
 80130f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80130fa:	4a4a      	ldr	r2, [pc, #296]	; (8013224 <_tx_thread_time_slice+0x198>)
 80130fc:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80130fe:	f3ef 8305 	mrs	r3, IPSR
 8013102:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013104:	693a      	ldr	r2, [r7, #16]
    }

#ifdef TX_ENABLE_EVENT_TRACE

    /* Pickup the volatile information.  */
    system_state =  TX_THREAD_GET_SYSTEM_STATE();
 8013106:	4b48      	ldr	r3, [pc, #288]	; (8013228 <_tx_thread_time_slice+0x19c>)
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	4313      	orrs	r3, r2
 801310c:	62bb      	str	r3, [r7, #40]	; 0x28
    preempt_disable =  _tx_thread_preempt_disable;
 801310e:	4b47      	ldr	r3, [pc, #284]	; (801322c <_tx_thread_time_slice+0x1a0>)
 8013110:	681b      	ldr	r3, [r3, #0]
 8013112:	627b      	str	r3, [r7, #36]	; 0x24

    /* Insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SLICE, _tx_thread_execute_ptr, system_state, preempt_disable, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_INTERNAL_EVENTS)
 8013114:	4b46      	ldr	r3, [pc, #280]	; (8013230 <_tx_thread_time_slice+0x1a4>)
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	623b      	str	r3, [r7, #32]
 801311a:	6a3b      	ldr	r3, [r7, #32]
 801311c:	2b00      	cmp	r3, #0
 801311e:	d06d      	beq.n	80131fc <_tx_thread_time_slice+0x170>
 8013120:	4b44      	ldr	r3, [pc, #272]	; (8013234 <_tx_thread_time_slice+0x1a8>)
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	f003 0301 	and.w	r3, r3, #1
 8013128:	2b00      	cmp	r3, #0
 801312a:	d067      	beq.n	80131fc <_tx_thread_time_slice+0x170>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801312c:	f3ef 8305 	mrs	r3, IPSR
 8013130:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013132:	68fa      	ldr	r2, [r7, #12]
 8013134:	4b3c      	ldr	r3, [pc, #240]	; (8013228 <_tx_thread_time_slice+0x19c>)
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	4313      	orrs	r3, r2
 801313a:	61fb      	str	r3, [r7, #28]
 801313c:	4b34      	ldr	r3, [pc, #208]	; (8013210 <_tx_thread_time_slice+0x184>)
 801313e:	681b      	ldr	r3, [r3, #0]
 8013140:	633b      	str	r3, [r7, #48]	; 0x30
 8013142:	69fb      	ldr	r3, [r7, #28]
 8013144:	2b00      	cmp	r3, #0
 8013146:	d10b      	bne.n	8013160 <_tx_thread_time_slice+0xd4>
 8013148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801314c:	637b      	str	r3, [r7, #52]	; 0x34
 801314e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013152:	041a      	lsls	r2, r3, #16
 8013154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013156:	4313      	orrs	r3, r2
 8013158:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801315c:	637b      	str	r3, [r7, #52]	; 0x34
 801315e:	e00e      	b.n	801317e <_tx_thread_time_slice+0xf2>
 8013160:	69fb      	ldr	r3, [r7, #28]
 8013162:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013166:	d205      	bcs.n	8013174 <_tx_thread_time_slice+0xe8>
 8013168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801316a:	637b      	str	r3, [r7, #52]	; 0x34
 801316c:	f04f 33ff 	mov.w	r3, #4294967295
 8013170:	633b      	str	r3, [r7, #48]	; 0x30
 8013172:	e004      	b.n	801317e <_tx_thread_time_slice+0xf2>
 8013174:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8013178:	633b      	str	r3, [r7, #48]	; 0x30
 801317a:	2300      	movs	r3, #0
 801317c:	637b      	str	r3, [r7, #52]	; 0x34
 801317e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013180:	6a3b      	ldr	r3, [r7, #32]
 8013182:	601a      	str	r2, [r3, #0]
 8013184:	6a3b      	ldr	r3, [r7, #32]
 8013186:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013188:	605a      	str	r2, [r3, #4]
 801318a:	6a3b      	ldr	r3, [r7, #32]
 801318c:	2205      	movs	r2, #5
 801318e:	609a      	str	r2, [r3, #8]
 8013190:	4b29      	ldr	r3, [pc, #164]	; (8013238 <_tx_thread_time_slice+0x1ac>)
 8013192:	681a      	ldr	r2, [r3, #0]
 8013194:	6a3b      	ldr	r3, [r7, #32]
 8013196:	60da      	str	r2, [r3, #12]
 8013198:	4b22      	ldr	r3, [pc, #136]	; (8013224 <_tx_thread_time_slice+0x198>)
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	461a      	mov	r2, r3
 801319e:	6a3b      	ldr	r3, [r7, #32]
 80131a0:	611a      	str	r2, [r3, #16]
 80131a2:	6a3b      	ldr	r3, [r7, #32]
 80131a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80131a6:	615a      	str	r2, [r3, #20]
 80131a8:	6a3b      	ldr	r3, [r7, #32]
 80131aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80131ac:	619a      	str	r2, [r3, #24]
 80131ae:	1d3a      	adds	r2, r7, #4
 80131b0:	6a3b      	ldr	r3, [r7, #32]
 80131b2:	61da      	str	r2, [r3, #28]
 80131b4:	6a3b      	ldr	r3, [r7, #32]
 80131b6:	3320      	adds	r3, #32
 80131b8:	623b      	str	r3, [r7, #32]
 80131ba:	4b20      	ldr	r3, [pc, #128]	; (801323c <_tx_thread_time_slice+0x1b0>)
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	6a3a      	ldr	r2, [r7, #32]
 80131c0:	429a      	cmp	r2, r3
 80131c2:	d314      	bcc.n	80131ee <_tx_thread_time_slice+0x162>
 80131c4:	4b1e      	ldr	r3, [pc, #120]	; (8013240 <_tx_thread_time_slice+0x1b4>)
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	623b      	str	r3, [r7, #32]
 80131ca:	4a19      	ldr	r2, [pc, #100]	; (8013230 <_tx_thread_time_slice+0x1a4>)
 80131cc:	6a3b      	ldr	r3, [r7, #32]
 80131ce:	6013      	str	r3, [r2, #0]
 80131d0:	4b1c      	ldr	r3, [pc, #112]	; (8013244 <_tx_thread_time_slice+0x1b8>)
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	6a3a      	ldr	r2, [r7, #32]
 80131d6:	621a      	str	r2, [r3, #32]
 80131d8:	4b1b      	ldr	r3, [pc, #108]	; (8013248 <_tx_thread_time_slice+0x1bc>)
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d00d      	beq.n	80131fc <_tx_thread_time_slice+0x170>
 80131e0:	4b19      	ldr	r3, [pc, #100]	; (8013248 <_tx_thread_time_slice+0x1bc>)
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	4a17      	ldr	r2, [pc, #92]	; (8013244 <_tx_thread_time_slice+0x1b8>)
 80131e6:	6812      	ldr	r2, [r2, #0]
 80131e8:	4610      	mov	r0, r2
 80131ea:	4798      	blx	r3
 80131ec:	e006      	b.n	80131fc <_tx_thread_time_slice+0x170>
 80131ee:	4a10      	ldr	r2, [pc, #64]	; (8013230 <_tx_thread_time_slice+0x1a4>)
 80131f0:	6a3b      	ldr	r3, [r7, #32]
 80131f2:	6013      	str	r3, [r2, #0]
 80131f4:	4b13      	ldr	r3, [pc, #76]	; (8013244 <_tx_thread_time_slice+0x1b8>)
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	6a3a      	ldr	r2, [r7, #32]
 80131fa:	621a      	str	r2, [r3, #32]
 80131fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131fe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013200:	68bb      	ldr	r3, [r7, #8]
 8013202:	f383 8810 	msr	PRIMASK, r3
}
 8013206:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8013208:	bf00      	nop
 801320a:	3738      	adds	r7, #56	; 0x38
 801320c:	46bd      	mov	sp, r7
 801320e:	bd80      	pop	{r7, pc}
 8013210:	200021f8 	.word	0x200021f8
 8013214:	200022a0 	.word	0x200022a0
 8013218:	200027fc 	.word	0x200027fc
 801321c:	20002210 	.word	0x20002210
 8013220:	2000220c 	.word	0x2000220c
 8013224:	200021fc 	.word	0x200021fc
 8013228:	20000010 	.word	0x20000010
 801322c:	20002290 	.word	0x20002290
 8013230:	20002814 	.word	0x20002814
 8013234:	20002818 	.word	0x20002818
 8013238:	e0001004 	.word	0xe0001004
 801323c:	20002810 	.word	0x20002810
 8013240:	2000280c 	.word	0x2000280c
 8013244:	20002800 	.word	0x20002800
 8013248:	2000281c 	.word	0x2000281c

0801324c <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 801324c:	b580      	push	{r7, lr}
 801324e:	b08a      	sub	sp, #40	; 0x28
 8013250:	af00      	add	r7, sp, #0
 8013252:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013258:	f3ef 8310 	mrs	r3, PRIMASK
 801325c:	617b      	str	r3, [r7, #20]
    return(posture);
 801325e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8013260:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013262:	b672      	cpsid	i
    return(int_posture);
 8013264:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8013266:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8013268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801326c:	2b04      	cmp	r3, #4
 801326e:	d10e      	bne.n	801328e <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8013270:	4b13      	ldr	r3, [pc, #76]	; (80132c0 <_tx_thread_timeout+0x74>)
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	3301      	adds	r3, #1
 8013276:	4a12      	ldr	r2, [pc, #72]	; (80132c0 <_tx_thread_timeout+0x74>)
 8013278:	6013      	str	r3, [r2, #0]
 801327a:	6a3b      	ldr	r3, [r7, #32]
 801327c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	f383 8810 	msr	PRIMASK, r3
}
 8013284:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8013286:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013288:	f7ff fb56 	bl	8012938 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 801328c:	e013      	b.n	80132b6 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 801328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013290:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013292:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8013294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013296:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 801329a:	61bb      	str	r3, [r7, #24]
 801329c:	6a3b      	ldr	r3, [r7, #32]
 801329e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80132a0:	68bb      	ldr	r3, [r7, #8]
 80132a2:	f383 8810 	msr	PRIMASK, r3
}
 80132a6:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 80132a8:	69fb      	ldr	r3, [r7, #28]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d003      	beq.n	80132b6 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 80132ae:	69fb      	ldr	r3, [r7, #28]
 80132b0:	69b9      	ldr	r1, [r7, #24]
 80132b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80132b4:	4798      	blx	r3
}
 80132b6:	bf00      	nop
 80132b8:	3728      	adds	r7, #40	; 0x28
 80132ba:	46bd      	mov	sp, r7
 80132bc:	bd80      	pop	{r7, pc}
 80132be:	bf00      	nop
 80132c0:	20002290 	.word	0x20002290

080132c4 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b084      	sub	sp, #16
 80132c8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80132ca:	f3ef 8310 	mrs	r3, PRIMASK
 80132ce:	607b      	str	r3, [r7, #4]
    return(posture);
 80132d0:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80132d2:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80132d4:	b672      	cpsid	i
    return(int_posture);
 80132d6:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80132d8:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80132da:	4b09      	ldr	r3, [pc, #36]	; (8013300 <_tx_timer_expiration_process+0x3c>)
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	3301      	adds	r3, #1
 80132e0:	4a07      	ldr	r2, [pc, #28]	; (8013300 <_tx_timer_expiration_process+0x3c>)
 80132e2:	6013      	str	r3, [r2, #0]
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80132e8:	68bb      	ldr	r3, [r7, #8]
 80132ea:	f383 8810 	msr	PRIMASK, r3
}
 80132ee:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80132f0:	4804      	ldr	r0, [pc, #16]	; (8013304 <_tx_timer_expiration_process+0x40>)
 80132f2:	f7ff fb21 	bl	8012938 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80132f6:	bf00      	nop
 80132f8:	3710      	adds	r7, #16
 80132fa:	46bd      	mov	sp, r7
 80132fc:	bd80      	pop	{r7, pc}
 80132fe:	bf00      	nop
 8013300:	20002290 	.word	0x20002290
 8013304:	20002340 	.word	0x20002340

08013308 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8013308:	b590      	push	{r4, r7, lr}
 801330a:	b089      	sub	sp, #36	; 0x24
 801330c:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 801330e:	4b28      	ldr	r3, [pc, #160]	; (80133b0 <_tx_timer_initialize+0xa8>)
 8013310:	2200      	movs	r2, #0
 8013312:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8013314:	4b27      	ldr	r3, [pc, #156]	; (80133b4 <_tx_timer_initialize+0xac>)
 8013316:	2200      	movs	r2, #0
 8013318:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 801331a:	4b27      	ldr	r3, [pc, #156]	; (80133b8 <_tx_timer_initialize+0xb0>)
 801331c:	2200      	movs	r2, #0
 801331e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8013320:	4b26      	ldr	r3, [pc, #152]	; (80133bc <_tx_timer_initialize+0xb4>)
 8013322:	2200      	movs	r2, #0
 8013324:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8013326:	4b26      	ldr	r3, [pc, #152]	; (80133c0 <_tx_timer_initialize+0xb8>)
 8013328:	2200      	movs	r2, #0
 801332a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 801332c:	2280      	movs	r2, #128	; 0x80
 801332e:	2100      	movs	r1, #0
 8013330:	4824      	ldr	r0, [pc, #144]	; (80133c4 <_tx_timer_initialize+0xbc>)
 8013332:	f000 fead 	bl	8014090 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8013336:	4b24      	ldr	r3, [pc, #144]	; (80133c8 <_tx_timer_initialize+0xc0>)
 8013338:	4a22      	ldr	r2, [pc, #136]	; (80133c4 <_tx_timer_initialize+0xbc>)
 801333a:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 801333c:	4b23      	ldr	r3, [pc, #140]	; (80133cc <_tx_timer_initialize+0xc4>)
 801333e:	4a21      	ldr	r2, [pc, #132]	; (80133c4 <_tx_timer_initialize+0xbc>)
 8013340:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8013342:	4b23      	ldr	r3, [pc, #140]	; (80133d0 <_tx_timer_initialize+0xc8>)
 8013344:	4a23      	ldr	r2, [pc, #140]	; (80133d4 <_tx_timer_initialize+0xcc>)
 8013346:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8013348:	4b21      	ldr	r3, [pc, #132]	; (80133d0 <_tx_timer_initialize+0xc8>)
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	3304      	adds	r3, #4
 801334e:	4a20      	ldr	r2, [pc, #128]	; (80133d0 <_tx_timer_initialize+0xc8>)
 8013350:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8013352:	4b21      	ldr	r3, [pc, #132]	; (80133d8 <_tx_timer_initialize+0xd0>)
 8013354:	4a21      	ldr	r2, [pc, #132]	; (80133dc <_tx_timer_initialize+0xd4>)
 8013356:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8013358:	4b21      	ldr	r3, [pc, #132]	; (80133e0 <_tx_timer_initialize+0xd8>)
 801335a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801335e:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8013360:	4b20      	ldr	r3, [pc, #128]	; (80133e4 <_tx_timer_initialize+0xdc>)
 8013362:	2200      	movs	r2, #0
 8013364:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8013366:	4b1c      	ldr	r3, [pc, #112]	; (80133d8 <_tx_timer_initialize+0xd0>)
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	4a1d      	ldr	r2, [pc, #116]	; (80133e0 <_tx_timer_initialize+0xd8>)
 801336c:	6812      	ldr	r2, [r2, #0]
 801336e:	491d      	ldr	r1, [pc, #116]	; (80133e4 <_tx_timer_initialize+0xdc>)
 8013370:	6809      	ldr	r1, [r1, #0]
 8013372:	481c      	ldr	r0, [pc, #112]	; (80133e4 <_tx_timer_initialize+0xdc>)
 8013374:	6800      	ldr	r0, [r0, #0]
 8013376:	2400      	movs	r4, #0
 8013378:	9405      	str	r4, [sp, #20]
 801337a:	2400      	movs	r4, #0
 801337c:	9404      	str	r4, [sp, #16]
 801337e:	9003      	str	r0, [sp, #12]
 8013380:	9102      	str	r1, [sp, #8]
 8013382:	9201      	str	r2, [sp, #4]
 8013384:	9300      	str	r3, [sp, #0]
 8013386:	4b18      	ldr	r3, [pc, #96]	; (80133e8 <_tx_timer_initialize+0xe0>)
 8013388:	4a18      	ldr	r2, [pc, #96]	; (80133ec <_tx_timer_initialize+0xe4>)
 801338a:	4919      	ldr	r1, [pc, #100]	; (80133f0 <_tx_timer_initialize+0xe8>)
 801338c:	4819      	ldr	r0, [pc, #100]	; (80133f4 <_tx_timer_initialize+0xec>)
 801338e:	f7fe fdb5 	bl	8011efc <_tx_thread_create>
 8013392:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	2b00      	cmp	r3, #0
 8013398:	d1e5      	bne.n	8013366 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 801339a:	4b17      	ldr	r3, [pc, #92]	; (80133f8 <_tx_timer_initialize+0xf0>)
 801339c:	2200      	movs	r2, #0
 801339e:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 80133a0:	4b16      	ldr	r3, [pc, #88]	; (80133fc <_tx_timer_initialize+0xf4>)
 80133a2:	2200      	movs	r2, #0
 80133a4:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 80133a6:	bf00      	nop
 80133a8:	370c      	adds	r7, #12
 80133aa:	46bd      	mov	sp, r7
 80133ac:	bd90      	pop	{r4, r7, pc}
 80133ae:	bf00      	nop
 80133b0:	2000229c 	.word	0x2000229c
 80133b4:	200027fc 	.word	0x200027fc
 80133b8:	200022a0 	.word	0x200022a0
 80133bc:	20002330 	.word	0x20002330
 80133c0:	2000233c 	.word	0x2000233c
 80133c4:	200022a4 	.word	0x200022a4
 80133c8:	20002324 	.word	0x20002324
 80133cc:	2000232c 	.word	0x2000232c
 80133d0:	20002328 	.word	0x20002328
 80133d4:	20002320 	.word	0x20002320
 80133d8:	200023f0 	.word	0x200023f0
 80133dc:	200023fc 	.word	0x200023fc
 80133e0:	200023f4 	.word	0x200023f4
 80133e4:	200023f8 	.word	0x200023f8
 80133e8:	4154494d 	.word	0x4154494d
 80133ec:	08013535 	.word	0x08013535
 80133f0:	08014c00 	.word	0x08014c00
 80133f4:	20002340 	.word	0x20002340
 80133f8:	20002334 	.word	0x20002334
 80133fc:	20002338 	.word	0x20002338

08013400 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8013400:	b480      	push	{r7}
 8013402:	b089      	sub	sp, #36	; 0x24
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 801340e:	697b      	ldr	r3, [r7, #20]
 8013410:	2b00      	cmp	r3, #0
 8013412:	d04a      	beq.n	80134aa <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8013414:	697b      	ldr	r3, [r7, #20]
 8013416:	f1b3 3fff 	cmp.w	r3, #4294967295
 801341a:	d046      	beq.n	80134aa <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	699b      	ldr	r3, [r3, #24]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d142      	bne.n	80134aa <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8013424:	697b      	ldr	r3, [r7, #20]
 8013426:	2b20      	cmp	r3, #32
 8013428:	d902      	bls.n	8013430 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 801342a:	231f      	movs	r3, #31
 801342c:	61bb      	str	r3, [r7, #24]
 801342e:	e002      	b.n	8013436 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8013430:	697b      	ldr	r3, [r7, #20]
 8013432:	3b01      	subs	r3, #1
 8013434:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8013436:	4b20      	ldr	r3, [pc, #128]	; (80134b8 <_tx_timer_system_activate+0xb8>)
 8013438:	681a      	ldr	r2, [r3, #0]
 801343a:	69bb      	ldr	r3, [r7, #24]
 801343c:	009b      	lsls	r3, r3, #2
 801343e:	4413      	add	r3, r2
 8013440:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8013442:	4b1e      	ldr	r3, [pc, #120]	; (80134bc <_tx_timer_system_activate+0xbc>)
 8013444:	681b      	ldr	r3, [r3, #0]
 8013446:	69fa      	ldr	r2, [r7, #28]
 8013448:	429a      	cmp	r2, r3
 801344a:	d30b      	bcc.n	8013464 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 801344c:	4b1b      	ldr	r3, [pc, #108]	; (80134bc <_tx_timer_system_activate+0xbc>)
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	69fa      	ldr	r2, [r7, #28]
 8013452:	1ad3      	subs	r3, r2, r3
 8013454:	109b      	asrs	r3, r3, #2
 8013456:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8013458:	4b19      	ldr	r3, [pc, #100]	; (80134c0 <_tx_timer_system_activate+0xc0>)
 801345a:	681a      	ldr	r2, [r3, #0]
 801345c:	693b      	ldr	r3, [r7, #16]
 801345e:	009b      	lsls	r3, r3, #2
 8013460:	4413      	add	r3, r2
 8013462:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8013464:	69fb      	ldr	r3, [r7, #28]
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	2b00      	cmp	r3, #0
 801346a:	d109      	bne.n	8013480 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	687a      	ldr	r2, [r7, #4]
 8013470:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	687a      	ldr	r2, [r7, #4]
 8013476:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8013478:	69fb      	ldr	r3, [r7, #28]
 801347a:	687a      	ldr	r2, [r7, #4]
 801347c:	601a      	str	r2, [r3, #0]
 801347e:	e011      	b.n	80134a4 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8013480:	69fb      	ldr	r3, [r7, #28]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	695b      	ldr	r3, [r3, #20]
 801348a:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 801348c:	68bb      	ldr	r3, [r7, #8]
 801348e:	687a      	ldr	r2, [r7, #4]
 8013490:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8013492:	68fb      	ldr	r3, [r7, #12]
 8013494:	687a      	ldr	r2, [r7, #4]
 8013496:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	68fa      	ldr	r2, [r7, #12]
 801349c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	68ba      	ldr	r2, [r7, #8]
 80134a2:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	69fa      	ldr	r2, [r7, #28]
 80134a8:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 80134aa:	bf00      	nop
 80134ac:	3724      	adds	r7, #36	; 0x24
 80134ae:	46bd      	mov	sp, r7
 80134b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134b4:	4770      	bx	lr
 80134b6:	bf00      	nop
 80134b8:	2000232c 	.word	0x2000232c
 80134bc:	20002328 	.word	0x20002328
 80134c0:	20002324 	.word	0x20002324

080134c4 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 80134c4:	b480      	push	{r7}
 80134c6:	b087      	sub	sp, #28
 80134c8:	af00      	add	r7, sp, #0
 80134ca:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	699b      	ldr	r3, [r3, #24]
 80134d0:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80134d2:	697b      	ldr	r3, [r7, #20]
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d026      	beq.n	8013526 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	691b      	ldr	r3, [r3, #16]
 80134dc:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80134de:	687a      	ldr	r2, [r7, #4]
 80134e0:	693b      	ldr	r3, [r7, #16]
 80134e2:	429a      	cmp	r2, r3
 80134e4:	d108      	bne.n	80134f8 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	687a      	ldr	r2, [r7, #4]
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d117      	bne.n	8013520 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80134f0:	697b      	ldr	r3, [r7, #20]
 80134f2:	2200      	movs	r2, #0
 80134f4:	601a      	str	r2, [r3, #0]
 80134f6:	e013      	b.n	8013520 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	695b      	ldr	r3, [r3, #20]
 80134fc:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80134fe:	693b      	ldr	r3, [r7, #16]
 8013500:	68fa      	ldr	r2, [r7, #12]
 8013502:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	693a      	ldr	r2, [r7, #16]
 8013508:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 801350a:	697b      	ldr	r3, [r7, #20]
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	687a      	ldr	r2, [r7, #4]
 8013510:	429a      	cmp	r2, r3
 8013512:	d105      	bne.n	8013520 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8013514:	693b      	ldr	r3, [r7, #16]
 8013516:	697a      	ldr	r2, [r7, #20]
 8013518:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 801351a:	697b      	ldr	r3, [r7, #20]
 801351c:	693a      	ldr	r2, [r7, #16]
 801351e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	2200      	movs	r2, #0
 8013524:	619a      	str	r2, [r3, #24]
    }
}
 8013526:	bf00      	nop
 8013528:	371c      	adds	r7, #28
 801352a:	46bd      	mov	sp, r7
 801352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013530:	4770      	bx	lr
	...

08013534 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8013534:	b580      	push	{r7, lr}
 8013536:	b098      	sub	sp, #96	; 0x60
 8013538:	af00      	add	r7, sp, #0
 801353a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 801353c:	2300      	movs	r3, #0
 801353e:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	4a73      	ldr	r2, [pc, #460]	; (8013710 <_tx_timer_thread_entry+0x1dc>)
 8013544:	4293      	cmp	r3, r2
 8013546:	f040 80de 	bne.w	8013706 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801354a:	f3ef 8310 	mrs	r3, PRIMASK
 801354e:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8013550:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8013552:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8013554:	b672      	cpsid	i
    return(int_posture);
 8013556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8013558:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 801355a:	4b6e      	ldr	r3, [pc, #440]	; (8013714 <_tx_timer_thread_entry+0x1e0>)
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d003      	beq.n	8013570 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	f107 020c 	add.w	r2, r7, #12
 801356e:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8013570:	4b68      	ldr	r3, [pc, #416]	; (8013714 <_tx_timer_thread_entry+0x1e0>)
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	2200      	movs	r2, #0
 8013576:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8013578:	4b66      	ldr	r3, [pc, #408]	; (8013714 <_tx_timer_thread_entry+0x1e0>)
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	3304      	adds	r3, #4
 801357e:	4a65      	ldr	r2, [pc, #404]	; (8013714 <_tx_timer_thread_entry+0x1e0>)
 8013580:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8013582:	4b64      	ldr	r3, [pc, #400]	; (8013714 <_tx_timer_thread_entry+0x1e0>)
 8013584:	681a      	ldr	r2, [r3, #0]
 8013586:	4b64      	ldr	r3, [pc, #400]	; (8013718 <_tx_timer_thread_entry+0x1e4>)
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	429a      	cmp	r2, r3
 801358c:	d103      	bne.n	8013596 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 801358e:	4b63      	ldr	r3, [pc, #396]	; (801371c <_tx_timer_thread_entry+0x1e8>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	4a60      	ldr	r2, [pc, #384]	; (8013714 <_tx_timer_thread_entry+0x1e0>)
 8013594:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8013596:	4b62      	ldr	r3, [pc, #392]	; (8013720 <_tx_timer_thread_entry+0x1ec>)
 8013598:	2200      	movs	r2, #0
 801359a:	601a      	str	r2, [r3, #0]
 801359c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801359e:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80135a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135a2:	f383 8810 	msr	PRIMASK, r3
}
 80135a6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80135a8:	f3ef 8310 	mrs	r3, PRIMASK
 80135ac:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 80135ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 80135b0:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 80135b2:	b672      	cpsid	i
    return(int_posture);
 80135b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80135b6:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 80135b8:	e07f      	b.n	80136ba <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	691b      	ldr	r3, [r3, #16]
 80135c2:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 80135c4:	2300      	movs	r3, #0
 80135c6:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 80135c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80135ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135cc:	429a      	cmp	r2, r3
 80135ce:	d102      	bne.n	80135d6 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80135d0:	2300      	movs	r3, #0
 80135d2:	60fb      	str	r3, [r7, #12]
 80135d4:	e00e      	b.n	80135f4 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80135d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80135d8:	695b      	ldr	r3, [r3, #20]
 80135da:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80135dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80135e0:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80135e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80135e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80135e6:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80135e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135ea:	f107 020c 	add.w	r2, r7, #12
 80135ee:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80135f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135f2:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80135f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	2b20      	cmp	r3, #32
 80135fa:	d911      	bls.n	8013620 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80135fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80135fe:	681b      	ldr	r3, [r3, #0]
 8013600:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8013604:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013606:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8013608:	2300      	movs	r3, #0
 801360a:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 801360c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801360e:	f107 0208 	add.w	r2, r7, #8
 8013612:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8013614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013616:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013618:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 801361a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801361c:	60bb      	str	r3, [r7, #8]
 801361e:	e01a      	b.n	8013656 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8013620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013622:	689b      	ldr	r3, [r3, #8]
 8013624:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8013626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013628:	68db      	ldr	r3, [r3, #12]
 801362a:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 801362c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801362e:	685a      	ldr	r2, [r3, #4]
 8013630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013632:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8013634:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	2b00      	cmp	r3, #0
 801363a:	d009      	beq.n	8013650 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 801363c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801363e:	f107 0208 	add.w	r2, r7, #8
 8013642:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8013644:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013646:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013648:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 801364a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801364c:	60bb      	str	r3, [r7, #8]
 801364e:	e002      	b.n	8013656 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8013650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013652:	2200      	movs	r2, #0
 8013654:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8013656:	4a33      	ldr	r2, [pc, #204]	; (8013724 <_tx_timer_thread_entry+0x1f0>)
 8013658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801365a:	6013      	str	r3, [r2, #0]
 801365c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801365e:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013662:	f383 8810 	msr	PRIMASK, r3
}
 8013666:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8013668:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801366a:	2b00      	cmp	r3, #0
 801366c:	d002      	beq.n	8013674 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 801366e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013670:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8013672:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013674:	f3ef 8310 	mrs	r3, PRIMASK
 8013678:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 801367a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 801367c:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 801367e:	b672      	cpsid	i
    return(int_posture);
 8013680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013682:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8013684:	4b27      	ldr	r3, [pc, #156]	; (8013724 <_tx_timer_thread_entry+0x1f0>)
 8013686:	2200      	movs	r2, #0
 8013688:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 801368a:	68bb      	ldr	r3, [r7, #8]
 801368c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801368e:	429a      	cmp	r2, r3
 8013690:	d105      	bne.n	801369e <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8013692:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013694:	2200      	movs	r2, #0
 8013696:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8013698:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 801369a:	f7ff feb1 	bl	8013400 <_tx_timer_system_activate>
 801369e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80136a0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80136a2:	69bb      	ldr	r3, [r7, #24]
 80136a4:	f383 8810 	msr	PRIMASK, r3
}
 80136a8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80136aa:	f3ef 8310 	mrs	r3, PRIMASK
 80136ae:	623b      	str	r3, [r7, #32]
    return(posture);
 80136b0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80136b2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80136b4:	b672      	cpsid	i
    return(int_posture);
 80136b6:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 80136b8:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 80136ba:	68fb      	ldr	r3, [r7, #12]
 80136bc:	2b00      	cmp	r3, #0
 80136be:	f47f af7c 	bne.w	80135ba <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 80136c2:	4b17      	ldr	r3, [pc, #92]	; (8013720 <_tx_timer_thread_entry+0x1ec>)
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d116      	bne.n	80136f8 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 80136ca:	4b17      	ldr	r3, [pc, #92]	; (8013728 <_tx_timer_thread_entry+0x1f4>)
 80136cc:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80136ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80136d0:	2203      	movs	r2, #3
 80136d2:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80136d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80136d6:	2201      	movs	r2, #1
 80136d8:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 80136da:	4b14      	ldr	r3, [pc, #80]	; (801372c <_tx_timer_thread_entry+0x1f8>)
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	3301      	adds	r3, #1
 80136e0:	4a12      	ldr	r2, [pc, #72]	; (801372c <_tx_timer_thread_entry+0x1f8>)
 80136e2:	6013      	str	r3, [r2, #0]
 80136e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80136e6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	f383 8810 	msr	PRIMASK, r3
}
 80136ee:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80136f0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80136f2:	f7ff fadb 	bl	8012cac <_tx_thread_system_suspend>
 80136f6:	e728      	b.n	801354a <_tx_timer_thread_entry+0x16>
 80136f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80136fa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80136fc:	693b      	ldr	r3, [r7, #16]
 80136fe:	f383 8810 	msr	PRIMASK, r3
}
 8013702:	bf00      	nop
            TX_DISABLE
 8013704:	e721      	b.n	801354a <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8013706:	bf00      	nop
 8013708:	3760      	adds	r7, #96	; 0x60
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}
 801370e:	bf00      	nop
 8013710:	4154494d 	.word	0x4154494d
 8013714:	2000232c 	.word	0x2000232c
 8013718:	20002328 	.word	0x20002328
 801371c:	20002324 	.word	0x20002324
 8013720:	20002330 	.word	0x20002330
 8013724:	2000233c 	.word	0x2000233c
 8013728:	20002340 	.word	0x20002340
 801372c:	20002290 	.word	0x20002290

08013730 <_tx_trace_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_initialize(VOID)
{
 8013730:	b480      	push	{r7}
 8013732:	af00      	add	r7, sp, #0

#ifdef TX_ENABLE_EVENT_TRACE
#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize all the pointers to the trace buffer to NULL.  */
    _tx_trace_header_ptr =          TX_NULL;
 8013734:	4b0b      	ldr	r3, [pc, #44]	; (8013764 <_tx_trace_initialize+0x34>)
 8013736:	2200      	movs	r2, #0
 8013738:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_start_ptr =  TX_NULL;
 801373a:	4b0b      	ldr	r3, [pc, #44]	; (8013768 <_tx_trace_initialize+0x38>)
 801373c:	2200      	movs	r2, #0
 801373e:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_end_ptr =    TX_NULL;
 8013740:	4b0a      	ldr	r3, [pc, #40]	; (801376c <_tx_trace_initialize+0x3c>)
 8013742:	2200      	movs	r2, #0
 8013744:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_start_ptr =    TX_NULL;
 8013746:	4b0a      	ldr	r3, [pc, #40]	; (8013770 <_tx_trace_initialize+0x40>)
 8013748:	2200      	movs	r2, #0
 801374a:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_end_ptr =      TX_NULL;
 801374c:	4b09      	ldr	r3, [pc, #36]	; (8013774 <_tx_trace_initialize+0x44>)
 801374e:	2200      	movs	r2, #0
 8013750:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_current_ptr =  TX_NULL;
 8013752:	4b09      	ldr	r3, [pc, #36]	; (8013778 <_tx_trace_initialize+0x48>)
 8013754:	2200      	movs	r2, #0
 8013756:	601a      	str	r2, [r3, #0]
#endif
#endif
}
 8013758:	bf00      	nop
 801375a:	46bd      	mov	sp, r7
 801375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013760:	4770      	bx	lr
 8013762:	bf00      	nop
 8013764:	20002800 	.word	0x20002800
 8013768:	20002804 	.word	0x20002804
 801376c:	20002808 	.word	0x20002808
 8013770:	2000280c 	.word	0x2000280c
 8013774:	20002810 	.word	0x20002810
 8013778:	20002814 	.word	0x20002814

0801377c <_tx_trace_object_register>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2)
{
 801377c:	b480      	push	{r7}
 801377e:	b08d      	sub	sp, #52	; 0x34
 8013780:	af00      	add	r7, sp, #0
 8013782:	60b9      	str	r1, [r7, #8]
 8013784:	607a      	str	r2, [r7, #4]
 8013786:	603b      	str	r3, [r7, #0]
 8013788:	4603      	mov	r3, r0
 801378a:	73fb      	strb	r3, [r7, #15]
UCHAR                           *work_ptr;
TX_TRACE_OBJECT_ENTRY           *entry_ptr;


    /* Determine if the registry area is setup.  */
    if (_tx_trace_registry_start_ptr != TX_NULL)
 801378c:	4b6d      	ldr	r3, [pc, #436]	; (8013944 <_tx_trace_object_register+0x1c8>)
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	2b00      	cmp	r3, #0
 8013792:	f000 80d0 	beq.w	8013936 <_tx_trace_object_register+0x1ba>
    {

        /* Trace buffer is enabled, proceed.  */

        /* Pickup the total entries.  */
        entries =  _tx_trace_total_registry_entries;
 8013796:	4b6c      	ldr	r3, [pc, #432]	; (8013948 <_tx_trace_object_register+0x1cc>)
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	623b      	str	r3, [r7, #32]

        /* Determine if there are available entries in the registry.  */
        if (_tx_trace_available_registry_entries != ((ULONG) 0))
 801379c:	4b6b      	ldr	r3, [pc, #428]	; (801394c <_tx_trace_object_register+0x1d0>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	f000 80c8 	beq.w	8013936 <_tx_trace_object_register+0x1ba>
        {

            /* There are more available entries, proceed.  */

            /* Initialize found to the max entries... indicating no space was found.  */
            found =       entries;
 80137a6:	6a3b      	ldr	r3, [r7, #32]
 80137a8:	62bb      	str	r3, [r7, #40]	; 0x28
            loop_break =  TX_FALSE;
 80137aa:	2300      	movs	r3, #0
 80137ac:	627b      	str	r3, [r7, #36]	; 0x24

            /* Loop to find available entry.  */
            i =  _tx_trace_registry_search_start;
 80137ae:	4b68      	ldr	r3, [pc, #416]	; (8013950 <_tx_trace_object_register+0x1d4>)
 80137b0:	681b      	ldr	r3, [r3, #0]
 80137b2:	62fb      	str	r3, [r7, #44]	; 0x2c
            do
            {

                /* Setup the registry entry pointer.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 80137b4:	4b63      	ldr	r3, [pc, #396]	; (8013944 <_tx_trace_object_register+0x1c8>)
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i));
 80137ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80137bc:	4613      	mov	r3, r2
 80137be:	005b      	lsls	r3, r3, #1
 80137c0:	4413      	add	r3, r2
 80137c2:	011b      	lsls	r3, r3, #4
 80137c4:	461a      	mov	r2, r3
 80137c6:	69fb      	ldr	r3, [r7, #28]
 80137c8:	4413      	add	r3, r2
 80137ca:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 80137cc:	69fb      	ldr	r3, [r7, #28]
 80137ce:	61bb      	str	r3, [r7, #24]

                /* Determine if this is the first pass building the registry. A NULL object value indicates this part
                   of the registry has never been used.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == (ULONG) 0)
 80137d0:	69bb      	ldr	r3, [r7, #24]
 80137d2:	685b      	ldr	r3, [r3, #4]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d103      	bne.n	80137e0 <_tx_trace_object_register+0x64>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 80137d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137da:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 80137dc:	2301      	movs	r3, #1
 80137de:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if this entry matches the object pointer... we must reuse old entries left in the
                   registry.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr))
 80137e0:	69bb      	ldr	r3, [r7, #24]
 80137e2:	685a      	ldr	r2, [r3, #4]
 80137e4:	68bb      	ldr	r3, [r7, #8]
 80137e6:	429a      	cmp	r2, r3
 80137e8:	d103      	bne.n	80137f2 <_tx_trace_object_register+0x76>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 80137ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137ec:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 80137ee:	2301      	movs	r3, #1
 80137f0:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if we should break out of the loop.  */
                if (loop_break == TX_TRUE)
 80137f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137f4:	2b01      	cmp	r3, #1
 80137f6:	d02d      	beq.n	8013854 <_tx_trace_object_register+0xd8>
                    /* Yes, break out of the loop.  */
                    break;
                }

                /* Is this entry available?  */
                if (entry_ptr -> tx_trace_object_entry_available == TX_TRUE)
 80137f8:	69bb      	ldr	r3, [r7, #24]
 80137fa:	781b      	ldrb	r3, [r3, #0]
 80137fc:	2b01      	cmp	r3, #1
 80137fe:	d11a      	bne.n	8013836 <_tx_trace_object_register+0xba>
                {

                    /* Yes, determine if we have not already found an empty slot.  */
                    if (found == entries)
 8013800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013802:	6a3b      	ldr	r3, [r7, #32]
 8013804:	429a      	cmp	r2, r3
 8013806:	d102      	bne.n	801380e <_tx_trace_object_register+0x92>
                    {
                        found =  i;
 8013808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801380a:	62bb      	str	r3, [r7, #40]	; 0x28
 801380c:	e013      	b.n	8013836 <_tx_trace_object_register+0xba>
                    }
                    else
                    {

                        /* Setup a pointer to the found entry.  */
                        work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 801380e:	4b4d      	ldr	r3, [pc, #308]	; (8013944 <_tx_trace_object_register+0x1c8>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	61fb      	str	r3, [r7, #28]
                        work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8013814:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013816:	4613      	mov	r3, r2
 8013818:	005b      	lsls	r3, r3, #1
 801381a:	4413      	add	r3, r2
 801381c:	011b      	lsls	r3, r3, #4
 801381e:	461a      	mov	r2, r3
 8013820:	69fb      	ldr	r3, [r7, #28]
 8013822:	4413      	add	r3, r2
 8013824:	61fb      	str	r3, [r7, #28]
                        entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8013826:	69fb      	ldr	r3, [r7, #28]
 8013828:	61bb      	str	r3, [r7, #24]

                         if (entry_ptr -> tx_trace_object_entry_type != ((UCHAR) 0))
 801382a:	69bb      	ldr	r3, [r7, #24]
 801382c:	785b      	ldrb	r3, [r3, #1]
 801382e:	2b00      	cmp	r3, #0
 8013830:	d001      	beq.n	8013836 <_tx_trace_object_register+0xba>
                         {
                            found =  i;
 8013832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013834:	62bb      	str	r3, [r7, #40]	; 0x28
                         }
                    }
                }

                /* Move to the next entry.  */
                i++;
 8013836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013838:	3301      	adds	r3, #1
 801383a:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Determine if we have wrapped the list.  */
                if (i >= entries)
 801383c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801383e:	6a3b      	ldr	r3, [r7, #32]
 8013840:	429a      	cmp	r2, r3
 8013842:	d301      	bcc.n	8013848 <_tx_trace_object_register+0xcc>
                {

                    /* Yes, wrap to the beginning of the list.  */
                    i =  ((ULONG) 0);
 8013844:	2300      	movs	r3, #0
 8013846:	62fb      	str	r3, [r7, #44]	; 0x2c
                }

            } while (i != _tx_trace_registry_search_start);
 8013848:	4b41      	ldr	r3, [pc, #260]	; (8013950 <_tx_trace_object_register+0x1d4>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801384e:	429a      	cmp	r2, r3
 8013850:	d1b0      	bne.n	80137b4 <_tx_trace_object_register+0x38>
 8013852:	e000      	b.n	8013856 <_tx_trace_object_register+0xda>
                    break;
 8013854:	bf00      	nop

            /* Now determine if an empty or reuse entry has been found.  */
            if (found < entries)
 8013856:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013858:	6a3b      	ldr	r3, [r7, #32]
 801385a:	429a      	cmp	r2, r3
 801385c:	d26b      	bcs.n	8013936 <_tx_trace_object_register+0x1ba>
            {

                /* Decrement the number of available entries.  */
                _tx_trace_available_registry_entries--;
 801385e:	4b3b      	ldr	r3, [pc, #236]	; (801394c <_tx_trace_object_register+0x1d0>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	3b01      	subs	r3, #1
 8013864:	4a39      	ldr	r2, [pc, #228]	; (801394c <_tx_trace_object_register+0x1d0>)
 8013866:	6013      	str	r3, [r2, #0]

                /* Adjust the search index to the next entry.  */
                if ((found + ((ULONG) 1)) < entries)
 8013868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801386a:	3301      	adds	r3, #1
 801386c:	6a3a      	ldr	r2, [r7, #32]
 801386e:	429a      	cmp	r2, r3
 8013870:	d904      	bls.n	801387c <_tx_trace_object_register+0x100>
                {

                    /* Start searching from the next index.  */
                    _tx_trace_registry_search_start =  found + ((ULONG) 1);
 8013872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013874:	3301      	adds	r3, #1
 8013876:	4a36      	ldr	r2, [pc, #216]	; (8013950 <_tx_trace_object_register+0x1d4>)
 8013878:	6013      	str	r3, [r2, #0]
 801387a:	e002      	b.n	8013882 <_tx_trace_object_register+0x106>
                }
                else
                {

                    /* Reset the search to the beginning of the list. */
                    _tx_trace_registry_search_start =  ((ULONG) 0);
 801387c:	4b34      	ldr	r3, [pc, #208]	; (8013950 <_tx_trace_object_register+0x1d4>)
 801387e:	2200      	movs	r2, #0
 8013880:	601a      	str	r2, [r3, #0]
                }

                /* Yes, an entry has been found...  */

                /* Build a pointer to the found entry.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8013882:	4b30      	ldr	r3, [pc, #192]	; (8013944 <_tx_trace_object_register+0x1c8>)
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8013888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801388a:	4613      	mov	r3, r2
 801388c:	005b      	lsls	r3, r3, #1
 801388e:	4413      	add	r3, r2
 8013890:	011b      	lsls	r3, r3, #4
 8013892:	461a      	mov	r2, r3
 8013894:	69fb      	ldr	r3, [r7, #28]
 8013896:	4413      	add	r3, r2
 8013898:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 801389a:	69fb      	ldr	r3, [r7, #28]
 801389c:	61bb      	str	r3, [r7, #24]

                /* Populate the found entry!  */
                entry_ptr -> tx_trace_object_entry_available =       ((UCHAR) TX_FALSE);
 801389e:	69bb      	ldr	r3, [r7, #24]
 80138a0:	2200      	movs	r2, #0
 80138a2:	701a      	strb	r2, [r3, #0]
                entry_ptr -> tx_trace_object_entry_type =            object_type;
 80138a4:	69bb      	ldr	r3, [r7, #24]
 80138a6:	7bfa      	ldrb	r2, [r7, #15]
 80138a8:	705a      	strb	r2, [r3, #1]
                entry_ptr -> tx_trace_object_entry_thread_pointer =  TX_POINTER_TO_ULONG_CONVERT(object_ptr);
 80138aa:	68ba      	ldr	r2, [r7, #8]
 80138ac:	69bb      	ldr	r3, [r7, #24]
 80138ae:	605a      	str	r2, [r3, #4]
                entry_ptr -> tx_trace_object_entry_param_1 =         parameter_1;
 80138b0:	69bb      	ldr	r3, [r7, #24]
 80138b2:	683a      	ldr	r2, [r7, #0]
 80138b4:	609a      	str	r2, [r3, #8]
                entry_ptr -> tx_trace_object_entry_param_2 =         parameter_2;
 80138b6:	69bb      	ldr	r3, [r7, #24]
 80138b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80138ba:	60da      	str	r2, [r3, #12]

                /* Loop to copy the object name string...  */
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 80138bc:	2300      	movs	r3, #0
 80138be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80138c0:	e014      	b.n	80138ec <_tx_trace_object_register+0x170>
                {

                    /* Setup work pointer to the object name character.  */
                    work_ptr =  TX_CHAR_TO_UCHAR_POINTER_CONVERT(object_name);
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	61fb      	str	r3, [r7, #28]
                    work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, i);
 80138c6:	69fa      	ldr	r2, [r7, #28]
 80138c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138ca:	4413      	add	r3, r2
 80138cc:	61fb      	str	r3, [r7, #28]

                    /* Copy a character of the name.  */
                    entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) *work_ptr;
 80138ce:	69fb      	ldr	r3, [r7, #28]
 80138d0:	7819      	ldrb	r1, [r3, #0]
 80138d2:	69ba      	ldr	r2, [r7, #24]
 80138d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138d6:	4413      	add	r3, r2
 80138d8:	3310      	adds	r3, #16
 80138da:	460a      	mov	r2, r1
 80138dc:	701a      	strb	r2, [r3, #0]

                    /* Determine if we are at the end.  */
                    if (*work_ptr == ((UCHAR) 0))
 80138de:	69fb      	ldr	r3, [r7, #28]
 80138e0:	781b      	ldrb	r3, [r3, #0]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d006      	beq.n	80138f4 <_tx_trace_object_register+0x178>
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 80138e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138e8:	3301      	adds	r3, #1
 80138ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80138ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138ee:	2b1e      	cmp	r3, #30
 80138f0:	d9e7      	bls.n	80138c2 <_tx_trace_object_register+0x146>
 80138f2:	e000      	b.n	80138f6 <_tx_trace_object_register+0x17a>
                    {
                        break;
 80138f4:	bf00      	nop
                    }
                }

                /* Null terminate the object string.  */
                entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) 0;
 80138f6:	69ba      	ldr	r2, [r7, #24]
 80138f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138fa:	4413      	add	r3, r2
 80138fc:	3310      	adds	r3, #16
 80138fe:	2200      	movs	r2, #0
 8013900:	701a      	strb	r2, [r3, #0]

                /* Determine if a thread object type is present.  */
                if (object_type == TX_TRACE_OBJECT_TYPE_THREAD)
 8013902:	7bfb      	ldrb	r3, [r7, #15]
 8013904:	2b01      	cmp	r3, #1
 8013906:	d110      	bne.n	801392a <_tx_trace_object_register+0x1ae>
                {

                    /* Yes, a thread object is present.  */

                    /* Setup a pointer to the thread.  */
                    thread_ptr =  TX_VOID_TO_THREAD_POINTER_CONVERT(object_ptr);
 8013908:	68bb      	ldr	r3, [r7, #8]
 801390a:	617b      	str	r3, [r7, #20]

                    /* Store the thread's priority in the reserved bits.  */
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0x80) | ((UCHAR) (thread_ptr -> tx_thread_priority >> ((UCHAR) 8)));
 801390c:	697b      	ldr	r3, [r7, #20]
 801390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013910:	0a1b      	lsrs	r3, r3, #8
 8013912:	b2db      	uxtb	r3, r3
 8013914:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013918:	b2da      	uxtb	r2, r3
 801391a:	69bb      	ldr	r3, [r7, #24]
 801391c:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  (UCHAR) (thread_ptr -> tx_thread_priority & ((UCHAR) 0xFF));
 801391e:	697b      	ldr	r3, [r7, #20]
 8013920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013922:	b2da      	uxtb	r2, r3
 8013924:	69bb      	ldr	r3, [r7, #24]
 8013926:	70da      	strb	r2, [r3, #3]
                }
            }
        }
    }
#endif
}
 8013928:	e005      	b.n	8013936 <_tx_trace_object_register+0x1ba>
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0);
 801392a:	69bb      	ldr	r3, [r7, #24]
 801392c:	2200      	movs	r2, #0
 801392e:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  ((UCHAR) 0);
 8013930:	69bb      	ldr	r3, [r7, #24]
 8013932:	2200      	movs	r2, #0
 8013934:	70da      	strb	r2, [r3, #3]
}
 8013936:	bf00      	nop
 8013938:	3734      	adds	r7, #52	; 0x34
 801393a:	46bd      	mov	sp, r7
 801393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013940:	4770      	bx	lr
 8013942:	bf00      	nop
 8013944:	20002804 	.word	0x20002804
 8013948:	20002820 	.word	0x20002820
 801394c:	20002824 	.word	0x20002824
 8013950:	20002828 	.word	0x20002828

08013954 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b08a      	sub	sp, #40	; 0x28
 8013958:	af00      	add	r7, sp, #0
 801395a:	60f8      	str	r0, [r7, #12]
 801395c:	60b9      	str	r1, [r7, #8]
 801395e:	607a      	str	r2, [r7, #4]
 8013960:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013962:	2300      	movs	r3, #0
 8013964:	627b      	str	r3, [r7, #36]	; 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	2b00      	cmp	r3, #0
 801396a:	d102      	bne.n	8013972 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 801396c:	2302      	movs	r3, #2
 801396e:	627b      	str	r3, [r7, #36]	; 0x24
 8013970:	e029      	b.n	80139c6 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	4a2d      	ldr	r2, [pc, #180]	; (8013a2c <_txe_byte_allocate+0xd8>)
 8013978:	4293      	cmp	r3, r2
 801397a:	d002      	beq.n	8013982 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 801397c:	2302      	movs	r3, #2
 801397e:	627b      	str	r3, [r7, #36]	; 0x24
 8013980:	e021      	b.n	80139c6 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8013982:	68bb      	ldr	r3, [r7, #8]
 8013984:	2b00      	cmp	r3, #0
 8013986:	d102      	bne.n	801398e <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013988:	2303      	movs	r3, #3
 801398a:	627b      	str	r3, [r7, #36]	; 0x24
 801398c:	e01b      	b.n	80139c6 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	2b00      	cmp	r3, #0
 8013992:	d102      	bne.n	801399a <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8013994:	2305      	movs	r3, #5
 8013996:	627b      	str	r3, [r7, #36]	; 0x24
 8013998:	e015      	b.n	80139c6 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	69db      	ldr	r3, [r3, #28]
 801399e:	687a      	ldr	r2, [r7, #4]
 80139a0:	429a      	cmp	r2, r3
 80139a2:	d902      	bls.n	80139aa <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80139a4:	2305      	movs	r3, #5
 80139a6:	627b      	str	r3, [r7, #36]	; 0x24
 80139a8:	e00d      	b.n	80139c6 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80139aa:	683b      	ldr	r3, [r7, #0]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d00a      	beq.n	80139c6 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80139b0:	f3ef 8305 	mrs	r3, IPSR
 80139b4:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80139b6:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80139b8:	4b1d      	ldr	r3, [pc, #116]	; (8013a30 <_txe_byte_allocate+0xdc>)
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	4313      	orrs	r3, r2
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d001      	beq.n	80139c6 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80139c2:	2304      	movs	r3, #4
 80139c4:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 80139c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d108      	bne.n	80139de <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80139cc:	4b19      	ldr	r3, [pc, #100]	; (8013a34 <_txe_byte_allocate+0xe0>)
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 80139d2:	6a3b      	ldr	r3, [r7, #32]
 80139d4:	4a18      	ldr	r2, [pc, #96]	; (8013a38 <_txe_byte_allocate+0xe4>)
 80139d6:	4293      	cmp	r3, r2
 80139d8:	d101      	bne.n	80139de <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 80139da:	2313      	movs	r3, #19
 80139dc:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 80139de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d114      	bne.n	8013a0e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80139e4:	f3ef 8305 	mrs	r3, IPSR
 80139e8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80139ea:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80139ec:	4b10      	ldr	r3, [pc, #64]	; (8013a30 <_txe_byte_allocate+0xdc>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	4313      	orrs	r3, r2
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d00b      	beq.n	8013a0e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80139f6:	f3ef 8305 	mrs	r3, IPSR
 80139fa:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80139fc:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80139fe:	4b0c      	ldr	r3, [pc, #48]	; (8013a30 <_txe_byte_allocate+0xdc>)
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	4313      	orrs	r3, r2
 8013a04:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013a08:	d201      	bcs.n	8013a0e <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013a0a:	2313      	movs	r3, #19
 8013a0c:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d106      	bne.n	8013a22 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8013a14:	683b      	ldr	r3, [r7, #0]
 8013a16:	687a      	ldr	r2, [r7, #4]
 8013a18:	68b9      	ldr	r1, [r7, #8]
 8013a1a:	68f8      	ldr	r0, [r7, #12]
 8013a1c:	f7fc fdce 	bl	80105bc <_tx_byte_allocate>
 8013a20:	6278      	str	r0, [r7, #36]	; 0x24
    }

    /* Return completion status.  */
    return(status);
 8013a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013a24:	4618      	mov	r0, r3
 8013a26:	3728      	adds	r7, #40	; 0x28
 8013a28:	46bd      	mov	sp, r7
 8013a2a:	bd80      	pop	{r7, pc}
 8013a2c:	42595445 	.word	0x42595445
 8013a30:	20000010 	.word	0x20000010
 8013a34:	200021f8 	.word	0x200021f8
 8013a38:	20002340 	.word	0x20002340

08013a3c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8013a3c:	b580      	push	{r7, lr}
 8013a3e:	b092      	sub	sp, #72	; 0x48
 8013a40:	af00      	add	r7, sp, #0
 8013a42:	60f8      	str	r0, [r7, #12]
 8013a44:	60b9      	str	r1, [r7, #8]
 8013a46:	607a      	str	r2, [r7, #4]
 8013a48:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d102      	bne.n	8013a5a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013a54:	2302      	movs	r3, #2
 8013a56:	647b      	str	r3, [r7, #68]	; 0x44
 8013a58:	e075      	b.n	8013b46 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8013a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013a5c:	2b34      	cmp	r3, #52	; 0x34
 8013a5e:	d002      	beq.n	8013a66 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013a60:	2302      	movs	r3, #2
 8013a62:	647b      	str	r3, [r7, #68]	; 0x44
 8013a64:	e06f      	b.n	8013b46 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013a66:	f3ef 8310 	mrs	r3, PRIMASK
 8013a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8013a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8013a6e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8013a70:	b672      	cpsid	i
    return(int_posture);
 8013a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013a74:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013a76:	4b3b      	ldr	r3, [pc, #236]	; (8013b64 <_txe_byte_pool_create+0x128>)
 8013a78:	681b      	ldr	r3, [r3, #0]
 8013a7a:	3301      	adds	r3, #1
 8013a7c:	4a39      	ldr	r2, [pc, #228]	; (8013b64 <_txe_byte_pool_create+0x128>)
 8013a7e:	6013      	str	r3, [r2, #0]
 8013a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a82:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a86:	f383 8810 	msr	PRIMASK, r3
}
 8013a8a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8013a8c:	4b36      	ldr	r3, [pc, #216]	; (8013b68 <_txe_byte_pool_create+0x12c>)
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8013a92:	2300      	movs	r3, #0
 8013a94:	643b      	str	r3, [r7, #64]	; 0x40
 8013a96:	e009      	b.n	8013aac <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8013a98:	68fa      	ldr	r2, [r7, #12]
 8013a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013a9c:	429a      	cmp	r2, r3
 8013a9e:	d00b      	beq.n	8013ab8 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8013aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8013aa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013aa8:	3301      	adds	r3, #1
 8013aaa:	643b      	str	r3, [r7, #64]	; 0x40
 8013aac:	4b2f      	ldr	r3, [pc, #188]	; (8013b6c <_txe_byte_pool_create+0x130>)
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013ab2:	429a      	cmp	r2, r3
 8013ab4:	d3f0      	bcc.n	8013a98 <_txe_byte_pool_create+0x5c>
 8013ab6:	e000      	b.n	8013aba <_txe_byte_pool_create+0x7e>
                break;
 8013ab8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013aba:	f3ef 8310 	mrs	r3, PRIMASK
 8013abe:	623b      	str	r3, [r7, #32]
    return(posture);
 8013ac0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013ac2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013ac4:	b672      	cpsid	i
    return(int_posture);
 8013ac6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013ac8:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013aca:	4b26      	ldr	r3, [pc, #152]	; (8013b64 <_txe_byte_pool_create+0x128>)
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	3b01      	subs	r3, #1
 8013ad0:	4a24      	ldr	r2, [pc, #144]	; (8013b64 <_txe_byte_pool_create+0x128>)
 8013ad2:	6013      	str	r3, [r2, #0]
 8013ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ad6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ada:	f383 8810 	msr	PRIMASK, r3
}
 8013ade:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013ae0:	f7fe fef0 	bl	80128c4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8013ae4:	68fa      	ldr	r2, [r7, #12]
 8013ae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ae8:	429a      	cmp	r2, r3
 8013aea:	d102      	bne.n	8013af2 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8013aec:	2302      	movs	r3, #2
 8013aee:	647b      	str	r3, [r7, #68]	; 0x44
 8013af0:	e029      	b.n	8013b46 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d102      	bne.n	8013afe <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8013af8:	2303      	movs	r3, #3
 8013afa:	647b      	str	r3, [r7, #68]	; 0x44
 8013afc:	e023      	b.n	8013b46 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8013afe:	683b      	ldr	r3, [r7, #0]
 8013b00:	2b63      	cmp	r3, #99	; 0x63
 8013b02:	d802      	bhi.n	8013b0a <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8013b04:	2305      	movs	r3, #5
 8013b06:	647b      	str	r3, [r7, #68]	; 0x44
 8013b08:	e01d      	b.n	8013b46 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013b0a:	4b19      	ldr	r3, [pc, #100]	; (8013b70 <_txe_byte_pool_create+0x134>)
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b12:	4a18      	ldr	r2, [pc, #96]	; (8013b74 <_txe_byte_pool_create+0x138>)
 8013b14:	4293      	cmp	r3, r2
 8013b16:	d101      	bne.n	8013b1c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013b18:	2313      	movs	r3, #19
 8013b1a:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013b1c:	f3ef 8305 	mrs	r3, IPSR
 8013b20:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013b22:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013b24:	4b14      	ldr	r3, [pc, #80]	; (8013b78 <_txe_byte_pool_create+0x13c>)
 8013b26:	681b      	ldr	r3, [r3, #0]
 8013b28:	4313      	orrs	r3, r2
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	d00b      	beq.n	8013b46 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013b2e:	f3ef 8305 	mrs	r3, IPSR
 8013b32:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013b34:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013b36:	4b10      	ldr	r3, [pc, #64]	; (8013b78 <_txe_byte_pool_create+0x13c>)
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	4313      	orrs	r3, r2
 8013b3c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013b40:	d201      	bcs.n	8013b46 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013b42:	2313      	movs	r3, #19
 8013b44:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013b46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d106      	bne.n	8013b5a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8013b4c:	683b      	ldr	r3, [r7, #0]
 8013b4e:	687a      	ldr	r2, [r7, #4]
 8013b50:	68b9      	ldr	r1, [r7, #8]
 8013b52:	68f8      	ldr	r0, [r7, #12]
 8013b54:	f7fc ff1e 	bl	8010994 <_tx_byte_pool_create>
 8013b58:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8013b5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8013b5c:	4618      	mov	r0, r3
 8013b5e:	3748      	adds	r7, #72	; 0x48
 8013b60:	46bd      	mov	sp, r7
 8013b62:	bd80      	pop	{r7, pc}
 8013b64:	20002290 	.word	0x20002290
 8013b68:	200021e8 	.word	0x200021e8
 8013b6c:	200021ec 	.word	0x200021ec
 8013b70:	200021f8 	.word	0x200021f8
 8013b74:	20002340 	.word	0x20002340
 8013b78:	20000010 	.word	0x20000010

08013b7c <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 8013b7c:	b580      	push	{r7, lr}
 8013b7e:	b092      	sub	sp, #72	; 0x48
 8013b80:	af00      	add	r7, sp, #0
 8013b82:	60f8      	str	r0, [r7, #12]
 8013b84:	60b9      	str	r1, [r7, #8]
 8013b86:	607a      	str	r2, [r7, #4]
 8013b88:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013b8a:	2300      	movs	r3, #0
 8013b8c:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d102      	bne.n	8013b9a <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013b94:	231c      	movs	r3, #28
 8013b96:	647b      	str	r3, [r7, #68]	; 0x44
 8013b98:	e053      	b.n	8013c42 <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 8013b9a:	683b      	ldr	r3, [r7, #0]
 8013b9c:	2b34      	cmp	r3, #52	; 0x34
 8013b9e:	d002      	beq.n	8013ba6 <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013ba0:	231c      	movs	r3, #28
 8013ba2:	647b      	str	r3, [r7, #68]	; 0x44
 8013ba4:	e04d      	b.n	8013c42 <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013ba6:	f3ef 8310 	mrs	r3, PRIMASK
 8013baa:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8013bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8013bae:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8013bb0:	b672      	cpsid	i
    return(int_posture);
 8013bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013bb4:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013bb6:	4b3a      	ldr	r3, [pc, #232]	; (8013ca0 <_txe_mutex_create+0x124>)
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	3301      	adds	r3, #1
 8013bbc:	4a38      	ldr	r2, [pc, #224]	; (8013ca0 <_txe_mutex_create+0x124>)
 8013bbe:	6013      	str	r3, [r2, #0]
 8013bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bc2:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bc6:	f383 8810 	msr	PRIMASK, r3
}
 8013bca:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 8013bcc:	4b35      	ldr	r3, [pc, #212]	; (8013ca4 <_txe_mutex_create+0x128>)
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	643b      	str	r3, [r7, #64]	; 0x40
 8013bd6:	e009      	b.n	8013bec <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 8013bd8:	68fa      	ldr	r2, [r7, #12]
 8013bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013bdc:	429a      	cmp	r2, r3
 8013bde:	d00b      	beq.n	8013bf8 <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 8013be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013be2:	6a1b      	ldr	r3, [r3, #32]
 8013be4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8013be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013be8:	3301      	adds	r3, #1
 8013bea:	643b      	str	r3, [r7, #64]	; 0x40
 8013bec:	4b2e      	ldr	r3, [pc, #184]	; (8013ca8 <_txe_mutex_create+0x12c>)
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013bf2:	429a      	cmp	r2, r3
 8013bf4:	d3f0      	bcc.n	8013bd8 <_txe_mutex_create+0x5c>
 8013bf6:	e000      	b.n	8013bfa <_txe_mutex_create+0x7e>
                break;
 8013bf8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013bfa:	f3ef 8310 	mrs	r3, PRIMASK
 8013bfe:	623b      	str	r3, [r7, #32]
    return(posture);
 8013c00:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013c02:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013c04:	b672      	cpsid	i
    return(int_posture);
 8013c06:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013c08:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013c0a:	4b25      	ldr	r3, [pc, #148]	; (8013ca0 <_txe_mutex_create+0x124>)
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	3b01      	subs	r3, #1
 8013c10:	4a23      	ldr	r2, [pc, #140]	; (8013ca0 <_txe_mutex_create+0x124>)
 8013c12:	6013      	str	r3, [r2, #0]
 8013c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c16:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c1a:	f383 8810 	msr	PRIMASK, r3
}
 8013c1e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013c20:	f7fe fe50 	bl	80128c4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 8013c24:	68fa      	ldr	r2, [r7, #12]
 8013c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c28:	429a      	cmp	r2, r3
 8013c2a:	d102      	bne.n	8013c32 <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 8013c2c:	231c      	movs	r3, #28
 8013c2e:	647b      	str	r3, [r7, #68]	; 0x44
 8013c30:	e007      	b.n	8013c42 <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	2b01      	cmp	r3, #1
 8013c36:	d004      	beq.n	8013c42 <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d001      	beq.n	8013c42 <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 8013c3e:	231f      	movs	r3, #31
 8013c40:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013c42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d11d      	bne.n	8013c84 <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013c48:	4b18      	ldr	r3, [pc, #96]	; (8013cac <_txe_mutex_create+0x130>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	637b      	str	r3, [r7, #52]	; 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8013c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c50:	4a17      	ldr	r2, [pc, #92]	; (8013cb0 <_txe_mutex_create+0x134>)
 8013c52:	4293      	cmp	r3, r2
 8013c54:	d101      	bne.n	8013c5a <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013c56:	2313      	movs	r3, #19
 8013c58:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013c5a:	f3ef 8305 	mrs	r3, IPSR
 8013c5e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013c60:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013c62:	4b14      	ldr	r3, [pc, #80]	; (8013cb4 <_txe_mutex_create+0x138>)
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	4313      	orrs	r3, r2
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d00b      	beq.n	8013c84 <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013c6c:	f3ef 8305 	mrs	r3, IPSR
 8013c70:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013c72:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013c74:	4b0f      	ldr	r3, [pc, #60]	; (8013cb4 <_txe_mutex_create+0x138>)
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	4313      	orrs	r3, r2
 8013c7a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013c7e:	d201      	bcs.n	8013c84 <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013c80:	2313      	movs	r3, #19
 8013c82:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d105      	bne.n	8013c96 <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 8013c8a:	687a      	ldr	r2, [r7, #4]
 8013c8c:	68b9      	ldr	r1, [r7, #8]
 8013c8e:	68f8      	ldr	r0, [r7, #12]
 8013c90:	f7fd f9e2 	bl	8011058 <_tx_mutex_create>
 8013c94:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8013c96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8013c98:	4618      	mov	r0, r3
 8013c9a:	3748      	adds	r7, #72	; 0x48
 8013c9c:	46bd      	mov	sp, r7
 8013c9e:	bd80      	pop	{r7, pc}
 8013ca0:	20002290 	.word	0x20002290
 8013ca4:	200021d8 	.word	0x200021d8
 8013ca8:	200021dc 	.word	0x200021dc
 8013cac:	200021f8 	.word	0x200021f8
 8013cb0:	20002340 	.word	0x20002340
 8013cb4:	20000010 	.word	0x20000010

08013cb8 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b088      	sub	sp, #32
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]
 8013cc0:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013cc2:	2300      	movs	r3, #0
 8013cc4:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d102      	bne.n	8013cd2 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013ccc:	231c      	movs	r3, #28
 8013cce:	61fb      	str	r3, [r7, #28]
 8013cd0:	e01f      	b.n	8013d12 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	4a21      	ldr	r2, [pc, #132]	; (8013d5c <_txe_mutex_get+0xa4>)
 8013cd8:	4293      	cmp	r3, r2
 8013cda:	d002      	beq.n	8013ce2 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013cdc:	231c      	movs	r3, #28
 8013cde:	61fb      	str	r3, [r7, #28]
 8013ce0:	e017      	b.n	8013d12 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	d014      	beq.n	8013d12 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ce8:	f3ef 8305 	mrs	r3, IPSR
 8013cec:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013cee:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013cf0:	4b1b      	ldr	r3, [pc, #108]	; (8013d60 <_txe_mutex_get+0xa8>)
 8013cf2:	681b      	ldr	r3, [r3, #0]
 8013cf4:	4313      	orrs	r3, r2
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d002      	beq.n	8013d00 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013cfa:	2304      	movs	r3, #4
 8013cfc:	61fb      	str	r3, [r7, #28]
 8013cfe:	e008      	b.n	8013d12 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013d00:	4b18      	ldr	r3, [pc, #96]	; (8013d64 <_txe_mutex_get+0xac>)
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013d06:	69bb      	ldr	r3, [r7, #24]
 8013d08:	4a17      	ldr	r2, [pc, #92]	; (8013d68 <_txe_mutex_get+0xb0>)
 8013d0a:	4293      	cmp	r3, r2
 8013d0c:	d101      	bne.n	8013d12 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013d0e:	2304      	movs	r3, #4
 8013d10:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013d12:	69fb      	ldr	r3, [r7, #28]
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d114      	bne.n	8013d42 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d18:	f3ef 8305 	mrs	r3, IPSR
 8013d1c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013d1e:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013d20:	4b0f      	ldr	r3, [pc, #60]	; (8013d60 <_txe_mutex_get+0xa8>)
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	4313      	orrs	r3, r2
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d00b      	beq.n	8013d42 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d2a:	f3ef 8305 	mrs	r3, IPSR
 8013d2e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013d30:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013d32:	4b0b      	ldr	r3, [pc, #44]	; (8013d60 <_txe_mutex_get+0xa8>)
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	4313      	orrs	r3, r2
 8013d38:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013d3c:	d201      	bcs.n	8013d42 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013d3e:	2313      	movs	r3, #19
 8013d40:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013d42:	69fb      	ldr	r3, [r7, #28]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d104      	bne.n	8013d52 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 8013d48:	6839      	ldr	r1, [r7, #0]
 8013d4a:	6878      	ldr	r0, [r7, #4]
 8013d4c:	f7fd fa6a 	bl	8011224 <_tx_mutex_get>
 8013d50:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013d52:	69fb      	ldr	r3, [r7, #28]
}
 8013d54:	4618      	mov	r0, r3
 8013d56:	3720      	adds	r7, #32
 8013d58:	46bd      	mov	sp, r7
 8013d5a:	bd80      	pop	{r7, pc}
 8013d5c:	4d555445 	.word	0x4d555445
 8013d60:	20000010 	.word	0x20000010
 8013d64:	200021f8 	.word	0x200021f8
 8013d68:	20002340 	.word	0x20002340

08013d6c <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 8013d6c:	b580      	push	{r7, lr}
 8013d6e:	b086      	sub	sp, #24
 8013d70:	af00      	add	r7, sp, #0
 8013d72:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013d74:	2300      	movs	r3, #0
 8013d76:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d102      	bne.n	8013d84 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013d7e:	231c      	movs	r3, #28
 8013d80:	617b      	str	r3, [r7, #20]
 8013d82:	e01c      	b.n	8013dbe <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	4a13      	ldr	r2, [pc, #76]	; (8013dd8 <_txe_mutex_put+0x6c>)
 8013d8a:	4293      	cmp	r3, r2
 8013d8c:	d002      	beq.n	8013d94 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013d8e:	231c      	movs	r3, #28
 8013d90:	617b      	str	r3, [r7, #20]
 8013d92:	e014      	b.n	8013dbe <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d94:	f3ef 8305 	mrs	r3, IPSR
 8013d98:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013d9a:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013d9c:	4b0f      	ldr	r3, [pc, #60]	; (8013ddc <_txe_mutex_put+0x70>)
 8013d9e:	681b      	ldr	r3, [r3, #0]
 8013da0:	4313      	orrs	r3, r2
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d00b      	beq.n	8013dbe <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013da6:	f3ef 8305 	mrs	r3, IPSR
 8013daa:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013dac:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013dae:	4b0b      	ldr	r3, [pc, #44]	; (8013ddc <_txe_mutex_put+0x70>)
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	4313      	orrs	r3, r2
 8013db4:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013db8:	d201      	bcs.n	8013dbe <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013dba:	2313      	movs	r3, #19
 8013dbc:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013dbe:	697b      	ldr	r3, [r7, #20]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d103      	bne.n	8013dcc <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 8013dc4:	6878      	ldr	r0, [r7, #4]
 8013dc6:	f7fd fdb5 	bl	8011934 <_tx_mutex_put>
 8013dca:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8013dcc:	697b      	ldr	r3, [r7, #20]
}
 8013dce:	4618      	mov	r0, r3
 8013dd0:	3718      	adds	r7, #24
 8013dd2:	46bd      	mov	sp, r7
 8013dd4:	bd80      	pop	{r7, pc}
 8013dd6:	bf00      	nop
 8013dd8:	4d555445 	.word	0x4d555445
 8013ddc:	20000010 	.word	0x20000010

08013de0 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b09a      	sub	sp, #104	; 0x68
 8013de4:	af06      	add	r7, sp, #24
 8013de6:	60f8      	str	r0, [r7, #12]
 8013de8:	60b9      	str	r1, [r7, #8]
 8013dea:	607a      	str	r2, [r7, #4]
 8013dec:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013dee:	2300      	movs	r3, #0
 8013df0:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d102      	bne.n	8013dfe <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013df8:	230e      	movs	r3, #14
 8013dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013dfc:	e0bb      	b.n	8013f76 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8013dfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013e00:	2bb0      	cmp	r3, #176	; 0xb0
 8013e02:	d002      	beq.n	8013e0a <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013e04:	230e      	movs	r3, #14
 8013e06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013e08:	e0b5      	b.n	8013f76 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8013e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8013e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8013e12:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8013e14:	b672      	cpsid	i
    return(int_posture);
 8013e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013e18:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013e1a:	4b64      	ldr	r3, [pc, #400]	; (8013fac <_txe_thread_create+0x1cc>)
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	3301      	adds	r3, #1
 8013e20:	4a62      	ldr	r2, [pc, #392]	; (8013fac <_txe_thread_create+0x1cc>)
 8013e22:	6013      	str	r3, [r2, #0]
 8013e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e26:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e2a:	f383 8810 	msr	PRIMASK, r3
}
 8013e2e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8013e30:	2300      	movs	r3, #0
 8013e32:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 8013e34:	4b5e      	ldr	r3, [pc, #376]	; (8013fb0 <_txe_thread_create+0x1d0>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8013e3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013e3c:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8013e3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013e40:	3b01      	subs	r3, #1
 8013e42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013e44:	4413      	add	r3, r2
 8013e46:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8013e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e4a:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8013e4c:	2300      	movs	r3, #0
 8013e4e:	647b      	str	r3, [r7, #68]	; 0x44
 8013e50:	e02b      	b.n	8013eaa <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8013e52:	68fa      	ldr	r2, [r7, #12]
 8013e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e56:	429a      	cmp	r2, r3
 8013e58:	d101      	bne.n	8013e5e <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8013e5a:	2301      	movs	r3, #1
 8013e5c:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8013e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013e60:	2b01      	cmp	r3, #1
 8013e62:	d028      	beq.n	8013eb6 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8013e64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e66:	68db      	ldr	r3, [r3, #12]
 8013e68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013e6a:	429a      	cmp	r2, r3
 8013e6c:	d308      	bcc.n	8013e80 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8013e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e70:	691b      	ldr	r3, [r3, #16]
 8013e72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013e74:	429a      	cmp	r2, r3
 8013e76:	d203      	bcs.n	8013e80 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8013e78:	2300      	movs	r3, #0
 8013e7a:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8013e7c:	2301      	movs	r3, #1
 8013e7e:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8013e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e82:	68db      	ldr	r3, [r3, #12]
 8013e84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013e86:	429a      	cmp	r2, r3
 8013e88:	d308      	bcc.n	8013e9c <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8013e8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e8c:	691b      	ldr	r3, [r3, #16]
 8013e8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013e90:	429a      	cmp	r2, r3
 8013e92:	d203      	bcs.n	8013e9c <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8013e94:	2300      	movs	r3, #0
 8013e96:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8013e98:	2301      	movs	r3, #1
 8013e9a:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8013e9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013ea2:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8013ea4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ea6:	3301      	adds	r3, #1
 8013ea8:	647b      	str	r3, [r7, #68]	; 0x44
 8013eaa:	4b42      	ldr	r3, [pc, #264]	; (8013fb4 <_txe_thread_create+0x1d4>)
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013eb0:	429a      	cmp	r2, r3
 8013eb2:	d3ce      	bcc.n	8013e52 <_txe_thread_create+0x72>
 8013eb4:	e000      	b.n	8013eb8 <_txe_thread_create+0xd8>
                break;
 8013eb6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8013ebc:	61fb      	str	r3, [r7, #28]
    return(posture);
 8013ebe:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8013ec0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013ec2:	b672      	cpsid	i
    return(int_posture);
 8013ec4:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013ec6:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013ec8:	4b38      	ldr	r3, [pc, #224]	; (8013fac <_txe_thread_create+0x1cc>)
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	3b01      	subs	r3, #1
 8013ece:	4a37      	ldr	r2, [pc, #220]	; (8013fac <_txe_thread_create+0x1cc>)
 8013ed0:	6013      	str	r3, [r2, #0]
 8013ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ed4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ed6:	6a3b      	ldr	r3, [r7, #32]
 8013ed8:	f383 8810 	msr	PRIMASK, r3
}
 8013edc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013ede:	f7fe fcf1 	bl	80128c4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8013ee2:	68fa      	ldr	r2, [r7, #12]
 8013ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013ee6:	429a      	cmp	r2, r3
 8013ee8:	d102      	bne.n	8013ef0 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8013eea:	230e      	movs	r3, #14
 8013eec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013eee:	e042      	b.n	8013f76 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8013ef0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d102      	bne.n	8013efc <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8013ef6:	2303      	movs	r3, #3
 8013ef8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013efa:	e03c      	b.n	8013f76 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d102      	bne.n	8013f08 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8013f02:	2303      	movs	r3, #3
 8013f04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013f06:	e036      	b.n	8013f76 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8013f08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013f0a:	2bc7      	cmp	r3, #199	; 0xc7
 8013f0c:	d802      	bhi.n	8013f14 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8013f0e:	2305      	movs	r3, #5
 8013f10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013f12:	e030      	b.n	8013f76 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8013f14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013f16:	2b1f      	cmp	r3, #31
 8013f18:	d902      	bls.n	8013f20 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8013f1a:	230f      	movs	r3, #15
 8013f1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013f1e:	e02a      	b.n	8013f76 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8013f20:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013f22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013f24:	429a      	cmp	r2, r3
 8013f26:	d902      	bls.n	8013f2e <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8013f28:	2318      	movs	r3, #24
 8013f2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013f2c:	e023      	b.n	8013f76 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8013f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013f30:	2b01      	cmp	r3, #1
 8013f32:	d902      	bls.n	8013f3a <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8013f34:	2310      	movs	r3, #16
 8013f36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013f38:	e01d      	b.n	8013f76 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8013f3a:	4b1f      	ldr	r3, [pc, #124]	; (8013fb8 <_txe_thread_create+0x1d8>)
 8013f3c:	681b      	ldr	r3, [r3, #0]
 8013f3e:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8013f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f42:	4a1e      	ldr	r2, [pc, #120]	; (8013fbc <_txe_thread_create+0x1dc>)
 8013f44:	4293      	cmp	r3, r2
 8013f46:	d101      	bne.n	8013f4c <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013f48:	2313      	movs	r3, #19
 8013f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013f4c:	f3ef 8305 	mrs	r3, IPSR
 8013f50:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013f52:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013f54:	4b1a      	ldr	r3, [pc, #104]	; (8013fc0 <_txe_thread_create+0x1e0>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	4313      	orrs	r3, r2
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d00b      	beq.n	8013f76 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013f5e:	f3ef 8305 	mrs	r3, IPSR
 8013f62:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013f64:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013f66:	4b16      	ldr	r3, [pc, #88]	; (8013fc0 <_txe_thread_create+0x1e0>)
 8013f68:	681b      	ldr	r3, [r3, #0]
 8013f6a:	4313      	orrs	r3, r2
 8013f6c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013f70:	d201      	bcs.n	8013f76 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013f72:	2313      	movs	r3, #19
 8013f74:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013f76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d112      	bne.n	8013fa2 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8013f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013f7e:	9305      	str	r3, [sp, #20]
 8013f80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8013f82:	9304      	str	r3, [sp, #16]
 8013f84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8013f86:	9303      	str	r3, [sp, #12]
 8013f88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013f8a:	9302      	str	r3, [sp, #8]
 8013f8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013f8e:	9301      	str	r3, [sp, #4]
 8013f90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013f92:	9300      	str	r3, [sp, #0]
 8013f94:	683b      	ldr	r3, [r7, #0]
 8013f96:	687a      	ldr	r2, [r7, #4]
 8013f98:	68b9      	ldr	r1, [r7, #8]
 8013f9a:	68f8      	ldr	r0, [r7, #12]
 8013f9c:	f7fd ffae 	bl	8011efc <_tx_thread_create>
 8013fa0:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8013fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8013fa4:	4618      	mov	r0, r3
 8013fa6:	3750      	adds	r7, #80	; 0x50
 8013fa8:	46bd      	mov	sp, r7
 8013faa:	bd80      	pop	{r7, pc}
 8013fac:	20002290 	.word	0x20002290
 8013fb0:	20002200 	.word	0x20002200
 8013fb4:	20002204 	.word	0x20002204
 8013fb8:	200021f8 	.word	0x200021f8
 8013fbc:	20002340 	.word	0x20002340
 8013fc0:	20000010 	.word	0x20000010

08013fc4 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 8013fc4:	b580      	push	{r7, lr}
 8013fc6:	b084      	sub	sp, #16
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d102      	bne.n	8013fd8 <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013fd2:	230e      	movs	r3, #14
 8013fd4:	60fb      	str	r3, [r7, #12]
 8013fd6:	e00b      	b.n	8013ff0 <_txe_thread_resume+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	4a07      	ldr	r2, [pc, #28]	; (8013ffc <_txe_thread_resume+0x38>)
 8013fde:	4293      	cmp	r3, r2
 8013fe0:	d002      	beq.n	8013fe8 <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013fe2:	230e      	movs	r3, #14
 8013fe4:	60fb      	str	r3, [r7, #12]
 8013fe6:	e003      	b.n	8013ff0 <_txe_thread_resume+0x2c>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 8013fe8:	6878      	ldr	r0, [r7, #4]
 8013fea:	f7fe f947 	bl	801227c <_tx_thread_resume>
 8013fee:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8013ff0:	68fb      	ldr	r3, [r7, #12]
}
 8013ff2:	4618      	mov	r0, r3
 8013ff4:	3710      	adds	r7, #16
 8013ff6:	46bd      	mov	sp, r7
 8013ff8:	bd80      	pop	{r7, pc}
 8013ffa:	bf00      	nop
 8013ffc:	54485244 	.word	0x54485244

08014000 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 8014000:	b580      	push	{r7, lr}
 8014002:	b084      	sub	sp, #16
 8014004:	af00      	add	r7, sp, #0
 8014006:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d102      	bne.n	8014014 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801400e:	230e      	movs	r3, #14
 8014010:	60fb      	str	r3, [r7, #12]
 8014012:	e00b      	b.n	801402c <_txe_thread_suspend+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	4a07      	ldr	r2, [pc, #28]	; (8014038 <_txe_thread_suspend+0x38>)
 801401a:	4293      	cmp	r3, r2
 801401c:	d002      	beq.n	8014024 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801401e:	230e      	movs	r3, #14
 8014020:	60fb      	str	r3, [r7, #12]
 8014022:	e003      	b.n	801402c <_txe_thread_suspend+0x2c>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8014024:	6878      	ldr	r0, [r7, #4]
 8014026:	f7fe fb5b 	bl	80126e0 <_tx_thread_suspend>
 801402a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 801402c:	68fb      	ldr	r3, [r7, #12]
}
 801402e:	4618      	mov	r0, r3
 8014030:	3710      	adds	r7, #16
 8014032:	46bd      	mov	sp, r7
 8014034:	bd80      	pop	{r7, pc}
 8014036:	bf00      	nop
 8014038:	54485244 	.word	0x54485244

0801403c <__errno>:
 801403c:	4b01      	ldr	r3, [pc, #4]	; (8014044 <__errno+0x8>)
 801403e:	6818      	ldr	r0, [r3, #0]
 8014040:	4770      	bx	lr
 8014042:	bf00      	nop
 8014044:	20000014 	.word	0x20000014

08014048 <__libc_init_array>:
 8014048:	b570      	push	{r4, r5, r6, lr}
 801404a:	4d0d      	ldr	r5, [pc, #52]	; (8014080 <__libc_init_array+0x38>)
 801404c:	2600      	movs	r6, #0
 801404e:	4c0d      	ldr	r4, [pc, #52]	; (8014084 <__libc_init_array+0x3c>)
 8014050:	1b64      	subs	r4, r4, r5
 8014052:	10a4      	asrs	r4, r4, #2
 8014054:	42a6      	cmp	r6, r4
 8014056:	d109      	bne.n	801406c <__libc_init_array+0x24>
 8014058:	4d0b      	ldr	r5, [pc, #44]	; (8014088 <__libc_init_array+0x40>)
 801405a:	2600      	movs	r6, #0
 801405c:	4c0b      	ldr	r4, [pc, #44]	; (801408c <__libc_init_array+0x44>)
 801405e:	f000 fd1b 	bl	8014a98 <_init>
 8014062:	1b64      	subs	r4, r4, r5
 8014064:	10a4      	asrs	r4, r4, #2
 8014066:	42a6      	cmp	r6, r4
 8014068:	d105      	bne.n	8014076 <__libc_init_array+0x2e>
 801406a:	bd70      	pop	{r4, r5, r6, pc}
 801406c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014070:	3601      	adds	r6, #1
 8014072:	4798      	blx	r3
 8014074:	e7ee      	b.n	8014054 <__libc_init_array+0xc>
 8014076:	f855 3b04 	ldr.w	r3, [r5], #4
 801407a:	3601      	adds	r6, #1
 801407c:	4798      	blx	r3
 801407e:	e7f2      	b.n	8014066 <__libc_init_array+0x1e>
 8014080:	08015250 	.word	0x08015250
 8014084:	08015250 	.word	0x08015250
 8014088:	08015250 	.word	0x08015250
 801408c:	08015254 	.word	0x08015254

08014090 <memset>:
 8014090:	4402      	add	r2, r0
 8014092:	4603      	mov	r3, r0
 8014094:	4293      	cmp	r3, r2
 8014096:	d100      	bne.n	801409a <memset+0xa>
 8014098:	4770      	bx	lr
 801409a:	f803 1b01 	strb.w	r1, [r3], #1
 801409e:	e7f9      	b.n	8014094 <memset+0x4>

080140a0 <_puts_r>:
 80140a0:	b570      	push	{r4, r5, r6, lr}
 80140a2:	460e      	mov	r6, r1
 80140a4:	4605      	mov	r5, r0
 80140a6:	b118      	cbz	r0, 80140b0 <_puts_r+0x10>
 80140a8:	6983      	ldr	r3, [r0, #24]
 80140aa:	b90b      	cbnz	r3, 80140b0 <_puts_r+0x10>
 80140ac:	f000 fa46 	bl	801453c <__sinit>
 80140b0:	69ab      	ldr	r3, [r5, #24]
 80140b2:	68ac      	ldr	r4, [r5, #8]
 80140b4:	b913      	cbnz	r3, 80140bc <_puts_r+0x1c>
 80140b6:	4628      	mov	r0, r5
 80140b8:	f000 fa40 	bl	801453c <__sinit>
 80140bc:	4b2c      	ldr	r3, [pc, #176]	; (8014170 <_puts_r+0xd0>)
 80140be:	429c      	cmp	r4, r3
 80140c0:	d120      	bne.n	8014104 <_puts_r+0x64>
 80140c2:	686c      	ldr	r4, [r5, #4]
 80140c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80140c6:	07db      	lsls	r3, r3, #31
 80140c8:	d405      	bmi.n	80140d6 <_puts_r+0x36>
 80140ca:	89a3      	ldrh	r3, [r4, #12]
 80140cc:	0598      	lsls	r0, r3, #22
 80140ce:	d402      	bmi.n	80140d6 <_puts_r+0x36>
 80140d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80140d2:	f000 fad1 	bl	8014678 <__retarget_lock_acquire_recursive>
 80140d6:	89a3      	ldrh	r3, [r4, #12]
 80140d8:	0719      	lsls	r1, r3, #28
 80140da:	d51d      	bpl.n	8014118 <_puts_r+0x78>
 80140dc:	6923      	ldr	r3, [r4, #16]
 80140de:	b1db      	cbz	r3, 8014118 <_puts_r+0x78>
 80140e0:	3e01      	subs	r6, #1
 80140e2:	68a3      	ldr	r3, [r4, #8]
 80140e4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80140e8:	3b01      	subs	r3, #1
 80140ea:	60a3      	str	r3, [r4, #8]
 80140ec:	bb39      	cbnz	r1, 801413e <_puts_r+0x9e>
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	da38      	bge.n	8014164 <_puts_r+0xc4>
 80140f2:	4622      	mov	r2, r4
 80140f4:	210a      	movs	r1, #10
 80140f6:	4628      	mov	r0, r5
 80140f8:	f000 f848 	bl	801418c <__swbuf_r>
 80140fc:	3001      	adds	r0, #1
 80140fe:	d011      	beq.n	8014124 <_puts_r+0x84>
 8014100:	250a      	movs	r5, #10
 8014102:	e011      	b.n	8014128 <_puts_r+0x88>
 8014104:	4b1b      	ldr	r3, [pc, #108]	; (8014174 <_puts_r+0xd4>)
 8014106:	429c      	cmp	r4, r3
 8014108:	d101      	bne.n	801410e <_puts_r+0x6e>
 801410a:	68ac      	ldr	r4, [r5, #8]
 801410c:	e7da      	b.n	80140c4 <_puts_r+0x24>
 801410e:	4b1a      	ldr	r3, [pc, #104]	; (8014178 <_puts_r+0xd8>)
 8014110:	429c      	cmp	r4, r3
 8014112:	bf08      	it	eq
 8014114:	68ec      	ldreq	r4, [r5, #12]
 8014116:	e7d5      	b.n	80140c4 <_puts_r+0x24>
 8014118:	4621      	mov	r1, r4
 801411a:	4628      	mov	r0, r5
 801411c:	f000 f888 	bl	8014230 <__swsetup_r>
 8014120:	2800      	cmp	r0, #0
 8014122:	d0dd      	beq.n	80140e0 <_puts_r+0x40>
 8014124:	f04f 35ff 	mov.w	r5, #4294967295
 8014128:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801412a:	07da      	lsls	r2, r3, #31
 801412c:	d405      	bmi.n	801413a <_puts_r+0x9a>
 801412e:	89a3      	ldrh	r3, [r4, #12]
 8014130:	059b      	lsls	r3, r3, #22
 8014132:	d402      	bmi.n	801413a <_puts_r+0x9a>
 8014134:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014136:	f000 faa0 	bl	801467a <__retarget_lock_release_recursive>
 801413a:	4628      	mov	r0, r5
 801413c:	bd70      	pop	{r4, r5, r6, pc}
 801413e:	2b00      	cmp	r3, #0
 8014140:	da04      	bge.n	801414c <_puts_r+0xac>
 8014142:	69a2      	ldr	r2, [r4, #24]
 8014144:	429a      	cmp	r2, r3
 8014146:	dc06      	bgt.n	8014156 <_puts_r+0xb6>
 8014148:	290a      	cmp	r1, #10
 801414a:	d004      	beq.n	8014156 <_puts_r+0xb6>
 801414c:	6823      	ldr	r3, [r4, #0]
 801414e:	1c5a      	adds	r2, r3, #1
 8014150:	6022      	str	r2, [r4, #0]
 8014152:	7019      	strb	r1, [r3, #0]
 8014154:	e7c5      	b.n	80140e2 <_puts_r+0x42>
 8014156:	4622      	mov	r2, r4
 8014158:	4628      	mov	r0, r5
 801415a:	f000 f817 	bl	801418c <__swbuf_r>
 801415e:	3001      	adds	r0, #1
 8014160:	d1bf      	bne.n	80140e2 <_puts_r+0x42>
 8014162:	e7df      	b.n	8014124 <_puts_r+0x84>
 8014164:	6823      	ldr	r3, [r4, #0]
 8014166:	250a      	movs	r5, #10
 8014168:	1c5a      	adds	r2, r3, #1
 801416a:	6022      	str	r2, [r4, #0]
 801416c:	701d      	strb	r5, [r3, #0]
 801416e:	e7db      	b.n	8014128 <_puts_r+0x88>
 8014170:	08015208 	.word	0x08015208
 8014174:	08015228 	.word	0x08015228
 8014178:	080151e8 	.word	0x080151e8

0801417c <puts>:
 801417c:	4b02      	ldr	r3, [pc, #8]	; (8014188 <puts+0xc>)
 801417e:	4601      	mov	r1, r0
 8014180:	6818      	ldr	r0, [r3, #0]
 8014182:	f7ff bf8d 	b.w	80140a0 <_puts_r>
 8014186:	bf00      	nop
 8014188:	20000014 	.word	0x20000014

0801418c <__swbuf_r>:
 801418c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801418e:	460e      	mov	r6, r1
 8014190:	4614      	mov	r4, r2
 8014192:	4605      	mov	r5, r0
 8014194:	b118      	cbz	r0, 801419e <__swbuf_r+0x12>
 8014196:	6983      	ldr	r3, [r0, #24]
 8014198:	b90b      	cbnz	r3, 801419e <__swbuf_r+0x12>
 801419a:	f000 f9cf 	bl	801453c <__sinit>
 801419e:	4b21      	ldr	r3, [pc, #132]	; (8014224 <__swbuf_r+0x98>)
 80141a0:	429c      	cmp	r4, r3
 80141a2:	d12b      	bne.n	80141fc <__swbuf_r+0x70>
 80141a4:	686c      	ldr	r4, [r5, #4]
 80141a6:	69a3      	ldr	r3, [r4, #24]
 80141a8:	60a3      	str	r3, [r4, #8]
 80141aa:	89a3      	ldrh	r3, [r4, #12]
 80141ac:	071a      	lsls	r2, r3, #28
 80141ae:	d52f      	bpl.n	8014210 <__swbuf_r+0x84>
 80141b0:	6923      	ldr	r3, [r4, #16]
 80141b2:	b36b      	cbz	r3, 8014210 <__swbuf_r+0x84>
 80141b4:	6923      	ldr	r3, [r4, #16]
 80141b6:	b2f6      	uxtb	r6, r6
 80141b8:	6820      	ldr	r0, [r4, #0]
 80141ba:	4637      	mov	r7, r6
 80141bc:	1ac0      	subs	r0, r0, r3
 80141be:	6963      	ldr	r3, [r4, #20]
 80141c0:	4283      	cmp	r3, r0
 80141c2:	dc04      	bgt.n	80141ce <__swbuf_r+0x42>
 80141c4:	4621      	mov	r1, r4
 80141c6:	4628      	mov	r0, r5
 80141c8:	f000 f924 	bl	8014414 <_fflush_r>
 80141cc:	bb30      	cbnz	r0, 801421c <__swbuf_r+0x90>
 80141ce:	68a3      	ldr	r3, [r4, #8]
 80141d0:	3001      	adds	r0, #1
 80141d2:	3b01      	subs	r3, #1
 80141d4:	60a3      	str	r3, [r4, #8]
 80141d6:	6823      	ldr	r3, [r4, #0]
 80141d8:	1c5a      	adds	r2, r3, #1
 80141da:	6022      	str	r2, [r4, #0]
 80141dc:	701e      	strb	r6, [r3, #0]
 80141de:	6963      	ldr	r3, [r4, #20]
 80141e0:	4283      	cmp	r3, r0
 80141e2:	d004      	beq.n	80141ee <__swbuf_r+0x62>
 80141e4:	89a3      	ldrh	r3, [r4, #12]
 80141e6:	07db      	lsls	r3, r3, #31
 80141e8:	d506      	bpl.n	80141f8 <__swbuf_r+0x6c>
 80141ea:	2e0a      	cmp	r6, #10
 80141ec:	d104      	bne.n	80141f8 <__swbuf_r+0x6c>
 80141ee:	4621      	mov	r1, r4
 80141f0:	4628      	mov	r0, r5
 80141f2:	f000 f90f 	bl	8014414 <_fflush_r>
 80141f6:	b988      	cbnz	r0, 801421c <__swbuf_r+0x90>
 80141f8:	4638      	mov	r0, r7
 80141fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141fc:	4b0a      	ldr	r3, [pc, #40]	; (8014228 <__swbuf_r+0x9c>)
 80141fe:	429c      	cmp	r4, r3
 8014200:	d101      	bne.n	8014206 <__swbuf_r+0x7a>
 8014202:	68ac      	ldr	r4, [r5, #8]
 8014204:	e7cf      	b.n	80141a6 <__swbuf_r+0x1a>
 8014206:	4b09      	ldr	r3, [pc, #36]	; (801422c <__swbuf_r+0xa0>)
 8014208:	429c      	cmp	r4, r3
 801420a:	bf08      	it	eq
 801420c:	68ec      	ldreq	r4, [r5, #12]
 801420e:	e7ca      	b.n	80141a6 <__swbuf_r+0x1a>
 8014210:	4621      	mov	r1, r4
 8014212:	4628      	mov	r0, r5
 8014214:	f000 f80c 	bl	8014230 <__swsetup_r>
 8014218:	2800      	cmp	r0, #0
 801421a:	d0cb      	beq.n	80141b4 <__swbuf_r+0x28>
 801421c:	f04f 37ff 	mov.w	r7, #4294967295
 8014220:	e7ea      	b.n	80141f8 <__swbuf_r+0x6c>
 8014222:	bf00      	nop
 8014224:	08015208 	.word	0x08015208
 8014228:	08015228 	.word	0x08015228
 801422c:	080151e8 	.word	0x080151e8

08014230 <__swsetup_r>:
 8014230:	4b32      	ldr	r3, [pc, #200]	; (80142fc <__swsetup_r+0xcc>)
 8014232:	b570      	push	{r4, r5, r6, lr}
 8014234:	681d      	ldr	r5, [r3, #0]
 8014236:	4606      	mov	r6, r0
 8014238:	460c      	mov	r4, r1
 801423a:	b125      	cbz	r5, 8014246 <__swsetup_r+0x16>
 801423c:	69ab      	ldr	r3, [r5, #24]
 801423e:	b913      	cbnz	r3, 8014246 <__swsetup_r+0x16>
 8014240:	4628      	mov	r0, r5
 8014242:	f000 f97b 	bl	801453c <__sinit>
 8014246:	4b2e      	ldr	r3, [pc, #184]	; (8014300 <__swsetup_r+0xd0>)
 8014248:	429c      	cmp	r4, r3
 801424a:	d10f      	bne.n	801426c <__swsetup_r+0x3c>
 801424c:	686c      	ldr	r4, [r5, #4]
 801424e:	89a3      	ldrh	r3, [r4, #12]
 8014250:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014254:	0719      	lsls	r1, r3, #28
 8014256:	d42c      	bmi.n	80142b2 <__swsetup_r+0x82>
 8014258:	06dd      	lsls	r5, r3, #27
 801425a:	d411      	bmi.n	8014280 <__swsetup_r+0x50>
 801425c:	2309      	movs	r3, #9
 801425e:	6033      	str	r3, [r6, #0]
 8014260:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014264:	f04f 30ff 	mov.w	r0, #4294967295
 8014268:	81a3      	strh	r3, [r4, #12]
 801426a:	e03e      	b.n	80142ea <__swsetup_r+0xba>
 801426c:	4b25      	ldr	r3, [pc, #148]	; (8014304 <__swsetup_r+0xd4>)
 801426e:	429c      	cmp	r4, r3
 8014270:	d101      	bne.n	8014276 <__swsetup_r+0x46>
 8014272:	68ac      	ldr	r4, [r5, #8]
 8014274:	e7eb      	b.n	801424e <__swsetup_r+0x1e>
 8014276:	4b24      	ldr	r3, [pc, #144]	; (8014308 <__swsetup_r+0xd8>)
 8014278:	429c      	cmp	r4, r3
 801427a:	bf08      	it	eq
 801427c:	68ec      	ldreq	r4, [r5, #12]
 801427e:	e7e6      	b.n	801424e <__swsetup_r+0x1e>
 8014280:	0758      	lsls	r0, r3, #29
 8014282:	d512      	bpl.n	80142aa <__swsetup_r+0x7a>
 8014284:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014286:	b141      	cbz	r1, 801429a <__swsetup_r+0x6a>
 8014288:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801428c:	4299      	cmp	r1, r3
 801428e:	d002      	beq.n	8014296 <__swsetup_r+0x66>
 8014290:	4630      	mov	r0, r6
 8014292:	f000 fa59 	bl	8014748 <_free_r>
 8014296:	2300      	movs	r3, #0
 8014298:	6363      	str	r3, [r4, #52]	; 0x34
 801429a:	89a3      	ldrh	r3, [r4, #12]
 801429c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80142a0:	81a3      	strh	r3, [r4, #12]
 80142a2:	2300      	movs	r3, #0
 80142a4:	6063      	str	r3, [r4, #4]
 80142a6:	6923      	ldr	r3, [r4, #16]
 80142a8:	6023      	str	r3, [r4, #0]
 80142aa:	89a3      	ldrh	r3, [r4, #12]
 80142ac:	f043 0308 	orr.w	r3, r3, #8
 80142b0:	81a3      	strh	r3, [r4, #12]
 80142b2:	6923      	ldr	r3, [r4, #16]
 80142b4:	b94b      	cbnz	r3, 80142ca <__swsetup_r+0x9a>
 80142b6:	89a3      	ldrh	r3, [r4, #12]
 80142b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80142bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80142c0:	d003      	beq.n	80142ca <__swsetup_r+0x9a>
 80142c2:	4621      	mov	r1, r4
 80142c4:	4630      	mov	r0, r6
 80142c6:	f000 f9ff 	bl	80146c8 <__smakebuf_r>
 80142ca:	89a0      	ldrh	r0, [r4, #12]
 80142cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80142d0:	f010 0301 	ands.w	r3, r0, #1
 80142d4:	d00a      	beq.n	80142ec <__swsetup_r+0xbc>
 80142d6:	2300      	movs	r3, #0
 80142d8:	60a3      	str	r3, [r4, #8]
 80142da:	6963      	ldr	r3, [r4, #20]
 80142dc:	425b      	negs	r3, r3
 80142de:	61a3      	str	r3, [r4, #24]
 80142e0:	6923      	ldr	r3, [r4, #16]
 80142e2:	b943      	cbnz	r3, 80142f6 <__swsetup_r+0xc6>
 80142e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80142e8:	d1ba      	bne.n	8014260 <__swsetup_r+0x30>
 80142ea:	bd70      	pop	{r4, r5, r6, pc}
 80142ec:	0781      	lsls	r1, r0, #30
 80142ee:	bf58      	it	pl
 80142f0:	6963      	ldrpl	r3, [r4, #20]
 80142f2:	60a3      	str	r3, [r4, #8]
 80142f4:	e7f4      	b.n	80142e0 <__swsetup_r+0xb0>
 80142f6:	2000      	movs	r0, #0
 80142f8:	e7f7      	b.n	80142ea <__swsetup_r+0xba>
 80142fa:	bf00      	nop
 80142fc:	20000014 	.word	0x20000014
 8014300:	08015208 	.word	0x08015208
 8014304:	08015228 	.word	0x08015228
 8014308:	080151e8 	.word	0x080151e8

0801430c <__sflush_r>:
 801430c:	898a      	ldrh	r2, [r1, #12]
 801430e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014312:	4605      	mov	r5, r0
 8014314:	0710      	lsls	r0, r2, #28
 8014316:	460c      	mov	r4, r1
 8014318:	d458      	bmi.n	80143cc <__sflush_r+0xc0>
 801431a:	684b      	ldr	r3, [r1, #4]
 801431c:	2b00      	cmp	r3, #0
 801431e:	dc05      	bgt.n	801432c <__sflush_r+0x20>
 8014320:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014322:	2b00      	cmp	r3, #0
 8014324:	dc02      	bgt.n	801432c <__sflush_r+0x20>
 8014326:	2000      	movs	r0, #0
 8014328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801432c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801432e:	2e00      	cmp	r6, #0
 8014330:	d0f9      	beq.n	8014326 <__sflush_r+0x1a>
 8014332:	2300      	movs	r3, #0
 8014334:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014338:	682f      	ldr	r7, [r5, #0]
 801433a:	602b      	str	r3, [r5, #0]
 801433c:	d032      	beq.n	80143a4 <__sflush_r+0x98>
 801433e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014340:	89a3      	ldrh	r3, [r4, #12]
 8014342:	075a      	lsls	r2, r3, #29
 8014344:	d505      	bpl.n	8014352 <__sflush_r+0x46>
 8014346:	6863      	ldr	r3, [r4, #4]
 8014348:	1ac0      	subs	r0, r0, r3
 801434a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801434c:	b10b      	cbz	r3, 8014352 <__sflush_r+0x46>
 801434e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014350:	1ac0      	subs	r0, r0, r3
 8014352:	2300      	movs	r3, #0
 8014354:	4602      	mov	r2, r0
 8014356:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014358:	4628      	mov	r0, r5
 801435a:	6a21      	ldr	r1, [r4, #32]
 801435c:	47b0      	blx	r6
 801435e:	1c43      	adds	r3, r0, #1
 8014360:	89a3      	ldrh	r3, [r4, #12]
 8014362:	d106      	bne.n	8014372 <__sflush_r+0x66>
 8014364:	6829      	ldr	r1, [r5, #0]
 8014366:	291d      	cmp	r1, #29
 8014368:	d82c      	bhi.n	80143c4 <__sflush_r+0xb8>
 801436a:	4a29      	ldr	r2, [pc, #164]	; (8014410 <__sflush_r+0x104>)
 801436c:	40ca      	lsrs	r2, r1
 801436e:	07d6      	lsls	r6, r2, #31
 8014370:	d528      	bpl.n	80143c4 <__sflush_r+0xb8>
 8014372:	2200      	movs	r2, #0
 8014374:	04d9      	lsls	r1, r3, #19
 8014376:	6062      	str	r2, [r4, #4]
 8014378:	6922      	ldr	r2, [r4, #16]
 801437a:	6022      	str	r2, [r4, #0]
 801437c:	d504      	bpl.n	8014388 <__sflush_r+0x7c>
 801437e:	1c42      	adds	r2, r0, #1
 8014380:	d101      	bne.n	8014386 <__sflush_r+0x7a>
 8014382:	682b      	ldr	r3, [r5, #0]
 8014384:	b903      	cbnz	r3, 8014388 <__sflush_r+0x7c>
 8014386:	6560      	str	r0, [r4, #84]	; 0x54
 8014388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801438a:	602f      	str	r7, [r5, #0]
 801438c:	2900      	cmp	r1, #0
 801438e:	d0ca      	beq.n	8014326 <__sflush_r+0x1a>
 8014390:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014394:	4299      	cmp	r1, r3
 8014396:	d002      	beq.n	801439e <__sflush_r+0x92>
 8014398:	4628      	mov	r0, r5
 801439a:	f000 f9d5 	bl	8014748 <_free_r>
 801439e:	2000      	movs	r0, #0
 80143a0:	6360      	str	r0, [r4, #52]	; 0x34
 80143a2:	e7c1      	b.n	8014328 <__sflush_r+0x1c>
 80143a4:	6a21      	ldr	r1, [r4, #32]
 80143a6:	2301      	movs	r3, #1
 80143a8:	4628      	mov	r0, r5
 80143aa:	47b0      	blx	r6
 80143ac:	1c41      	adds	r1, r0, #1
 80143ae:	d1c7      	bne.n	8014340 <__sflush_r+0x34>
 80143b0:	682b      	ldr	r3, [r5, #0]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d0c4      	beq.n	8014340 <__sflush_r+0x34>
 80143b6:	2b1d      	cmp	r3, #29
 80143b8:	d001      	beq.n	80143be <__sflush_r+0xb2>
 80143ba:	2b16      	cmp	r3, #22
 80143bc:	d101      	bne.n	80143c2 <__sflush_r+0xb6>
 80143be:	602f      	str	r7, [r5, #0]
 80143c0:	e7b1      	b.n	8014326 <__sflush_r+0x1a>
 80143c2:	89a3      	ldrh	r3, [r4, #12]
 80143c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80143c8:	81a3      	strh	r3, [r4, #12]
 80143ca:	e7ad      	b.n	8014328 <__sflush_r+0x1c>
 80143cc:	690f      	ldr	r7, [r1, #16]
 80143ce:	2f00      	cmp	r7, #0
 80143d0:	d0a9      	beq.n	8014326 <__sflush_r+0x1a>
 80143d2:	0793      	lsls	r3, r2, #30
 80143d4:	680e      	ldr	r6, [r1, #0]
 80143d6:	600f      	str	r7, [r1, #0]
 80143d8:	bf0c      	ite	eq
 80143da:	694b      	ldreq	r3, [r1, #20]
 80143dc:	2300      	movne	r3, #0
 80143de:	eba6 0807 	sub.w	r8, r6, r7
 80143e2:	608b      	str	r3, [r1, #8]
 80143e4:	f1b8 0f00 	cmp.w	r8, #0
 80143e8:	dd9d      	ble.n	8014326 <__sflush_r+0x1a>
 80143ea:	4643      	mov	r3, r8
 80143ec:	463a      	mov	r2, r7
 80143ee:	6a21      	ldr	r1, [r4, #32]
 80143f0:	4628      	mov	r0, r5
 80143f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80143f4:	47b0      	blx	r6
 80143f6:	2800      	cmp	r0, #0
 80143f8:	dc06      	bgt.n	8014408 <__sflush_r+0xfc>
 80143fa:	89a3      	ldrh	r3, [r4, #12]
 80143fc:	f04f 30ff 	mov.w	r0, #4294967295
 8014400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014404:	81a3      	strh	r3, [r4, #12]
 8014406:	e78f      	b.n	8014328 <__sflush_r+0x1c>
 8014408:	4407      	add	r7, r0
 801440a:	eba8 0800 	sub.w	r8, r8, r0
 801440e:	e7e9      	b.n	80143e4 <__sflush_r+0xd8>
 8014410:	20400001 	.word	0x20400001

08014414 <_fflush_r>:
 8014414:	b538      	push	{r3, r4, r5, lr}
 8014416:	690b      	ldr	r3, [r1, #16]
 8014418:	4605      	mov	r5, r0
 801441a:	460c      	mov	r4, r1
 801441c:	b913      	cbnz	r3, 8014424 <_fflush_r+0x10>
 801441e:	2500      	movs	r5, #0
 8014420:	4628      	mov	r0, r5
 8014422:	bd38      	pop	{r3, r4, r5, pc}
 8014424:	b118      	cbz	r0, 801442e <_fflush_r+0x1a>
 8014426:	6983      	ldr	r3, [r0, #24]
 8014428:	b90b      	cbnz	r3, 801442e <_fflush_r+0x1a>
 801442a:	f000 f887 	bl	801453c <__sinit>
 801442e:	4b14      	ldr	r3, [pc, #80]	; (8014480 <_fflush_r+0x6c>)
 8014430:	429c      	cmp	r4, r3
 8014432:	d11b      	bne.n	801446c <_fflush_r+0x58>
 8014434:	686c      	ldr	r4, [r5, #4]
 8014436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801443a:	2b00      	cmp	r3, #0
 801443c:	d0ef      	beq.n	801441e <_fflush_r+0xa>
 801443e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014440:	07d0      	lsls	r0, r2, #31
 8014442:	d404      	bmi.n	801444e <_fflush_r+0x3a>
 8014444:	0599      	lsls	r1, r3, #22
 8014446:	d402      	bmi.n	801444e <_fflush_r+0x3a>
 8014448:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801444a:	f000 f915 	bl	8014678 <__retarget_lock_acquire_recursive>
 801444e:	4628      	mov	r0, r5
 8014450:	4621      	mov	r1, r4
 8014452:	f7ff ff5b 	bl	801430c <__sflush_r>
 8014456:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014458:	4605      	mov	r5, r0
 801445a:	07da      	lsls	r2, r3, #31
 801445c:	d4e0      	bmi.n	8014420 <_fflush_r+0xc>
 801445e:	89a3      	ldrh	r3, [r4, #12]
 8014460:	059b      	lsls	r3, r3, #22
 8014462:	d4dd      	bmi.n	8014420 <_fflush_r+0xc>
 8014464:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014466:	f000 f908 	bl	801467a <__retarget_lock_release_recursive>
 801446a:	e7d9      	b.n	8014420 <_fflush_r+0xc>
 801446c:	4b05      	ldr	r3, [pc, #20]	; (8014484 <_fflush_r+0x70>)
 801446e:	429c      	cmp	r4, r3
 8014470:	d101      	bne.n	8014476 <_fflush_r+0x62>
 8014472:	68ac      	ldr	r4, [r5, #8]
 8014474:	e7df      	b.n	8014436 <_fflush_r+0x22>
 8014476:	4b04      	ldr	r3, [pc, #16]	; (8014488 <_fflush_r+0x74>)
 8014478:	429c      	cmp	r4, r3
 801447a:	bf08      	it	eq
 801447c:	68ec      	ldreq	r4, [r5, #12]
 801447e:	e7da      	b.n	8014436 <_fflush_r+0x22>
 8014480:	08015208 	.word	0x08015208
 8014484:	08015228 	.word	0x08015228
 8014488:	080151e8 	.word	0x080151e8

0801448c <std>:
 801448c:	2300      	movs	r3, #0
 801448e:	b510      	push	{r4, lr}
 8014490:	4604      	mov	r4, r0
 8014492:	6083      	str	r3, [r0, #8]
 8014494:	8181      	strh	r1, [r0, #12]
 8014496:	4619      	mov	r1, r3
 8014498:	6643      	str	r3, [r0, #100]	; 0x64
 801449a:	81c2      	strh	r2, [r0, #14]
 801449c:	2208      	movs	r2, #8
 801449e:	6183      	str	r3, [r0, #24]
 80144a0:	e9c0 3300 	strd	r3, r3, [r0]
 80144a4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80144a8:	305c      	adds	r0, #92	; 0x5c
 80144aa:	f7ff fdf1 	bl	8014090 <memset>
 80144ae:	4b05      	ldr	r3, [pc, #20]	; (80144c4 <std+0x38>)
 80144b0:	6224      	str	r4, [r4, #32]
 80144b2:	6263      	str	r3, [r4, #36]	; 0x24
 80144b4:	4b04      	ldr	r3, [pc, #16]	; (80144c8 <std+0x3c>)
 80144b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80144b8:	4b04      	ldr	r3, [pc, #16]	; (80144cc <std+0x40>)
 80144ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80144bc:	4b04      	ldr	r3, [pc, #16]	; (80144d0 <std+0x44>)
 80144be:	6323      	str	r3, [r4, #48]	; 0x30
 80144c0:	bd10      	pop	{r4, pc}
 80144c2:	bf00      	nop
 80144c4:	08014929 	.word	0x08014929
 80144c8:	0801494b 	.word	0x0801494b
 80144cc:	08014983 	.word	0x08014983
 80144d0:	080149a7 	.word	0x080149a7

080144d4 <_cleanup_r>:
 80144d4:	4901      	ldr	r1, [pc, #4]	; (80144dc <_cleanup_r+0x8>)
 80144d6:	f000 b8af 	b.w	8014638 <_fwalk_reent>
 80144da:	bf00      	nop
 80144dc:	08014415 	.word	0x08014415

080144e0 <__sfmoreglue>:
 80144e0:	b570      	push	{r4, r5, r6, lr}
 80144e2:	2268      	movs	r2, #104	; 0x68
 80144e4:	1e4d      	subs	r5, r1, #1
 80144e6:	460e      	mov	r6, r1
 80144e8:	4355      	muls	r5, r2
 80144ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80144ee:	f000 f997 	bl	8014820 <_malloc_r>
 80144f2:	4604      	mov	r4, r0
 80144f4:	b140      	cbz	r0, 8014508 <__sfmoreglue+0x28>
 80144f6:	2100      	movs	r1, #0
 80144f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80144fc:	e9c0 1600 	strd	r1, r6, [r0]
 8014500:	300c      	adds	r0, #12
 8014502:	60a0      	str	r0, [r4, #8]
 8014504:	f7ff fdc4 	bl	8014090 <memset>
 8014508:	4620      	mov	r0, r4
 801450a:	bd70      	pop	{r4, r5, r6, pc}

0801450c <__sfp_lock_acquire>:
 801450c:	4801      	ldr	r0, [pc, #4]	; (8014514 <__sfp_lock_acquire+0x8>)
 801450e:	f000 b8b3 	b.w	8014678 <__retarget_lock_acquire_recursive>
 8014512:	bf00      	nop
 8014514:	2000282d 	.word	0x2000282d

08014518 <__sfp_lock_release>:
 8014518:	4801      	ldr	r0, [pc, #4]	; (8014520 <__sfp_lock_release+0x8>)
 801451a:	f000 b8ae 	b.w	801467a <__retarget_lock_release_recursive>
 801451e:	bf00      	nop
 8014520:	2000282d 	.word	0x2000282d

08014524 <__sinit_lock_acquire>:
 8014524:	4801      	ldr	r0, [pc, #4]	; (801452c <__sinit_lock_acquire+0x8>)
 8014526:	f000 b8a7 	b.w	8014678 <__retarget_lock_acquire_recursive>
 801452a:	bf00      	nop
 801452c:	2000282e 	.word	0x2000282e

08014530 <__sinit_lock_release>:
 8014530:	4801      	ldr	r0, [pc, #4]	; (8014538 <__sinit_lock_release+0x8>)
 8014532:	f000 b8a2 	b.w	801467a <__retarget_lock_release_recursive>
 8014536:	bf00      	nop
 8014538:	2000282e 	.word	0x2000282e

0801453c <__sinit>:
 801453c:	b510      	push	{r4, lr}
 801453e:	4604      	mov	r4, r0
 8014540:	f7ff fff0 	bl	8014524 <__sinit_lock_acquire>
 8014544:	69a3      	ldr	r3, [r4, #24]
 8014546:	b11b      	cbz	r3, 8014550 <__sinit+0x14>
 8014548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801454c:	f7ff bff0 	b.w	8014530 <__sinit_lock_release>
 8014550:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014554:	6523      	str	r3, [r4, #80]	; 0x50
 8014556:	4620      	mov	r0, r4
 8014558:	4b12      	ldr	r3, [pc, #72]	; (80145a4 <__sinit+0x68>)
 801455a:	4a13      	ldr	r2, [pc, #76]	; (80145a8 <__sinit+0x6c>)
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	62a2      	str	r2, [r4, #40]	; 0x28
 8014560:	42a3      	cmp	r3, r4
 8014562:	bf04      	itt	eq
 8014564:	2301      	moveq	r3, #1
 8014566:	61a3      	streq	r3, [r4, #24]
 8014568:	f000 f820 	bl	80145ac <__sfp>
 801456c:	6060      	str	r0, [r4, #4]
 801456e:	4620      	mov	r0, r4
 8014570:	f000 f81c 	bl	80145ac <__sfp>
 8014574:	60a0      	str	r0, [r4, #8]
 8014576:	4620      	mov	r0, r4
 8014578:	f000 f818 	bl	80145ac <__sfp>
 801457c:	2200      	movs	r2, #0
 801457e:	2104      	movs	r1, #4
 8014580:	60e0      	str	r0, [r4, #12]
 8014582:	6860      	ldr	r0, [r4, #4]
 8014584:	f7ff ff82 	bl	801448c <std>
 8014588:	2201      	movs	r2, #1
 801458a:	2109      	movs	r1, #9
 801458c:	68a0      	ldr	r0, [r4, #8]
 801458e:	f7ff ff7d 	bl	801448c <std>
 8014592:	2202      	movs	r2, #2
 8014594:	2112      	movs	r1, #18
 8014596:	68e0      	ldr	r0, [r4, #12]
 8014598:	f7ff ff78 	bl	801448c <std>
 801459c:	2301      	movs	r3, #1
 801459e:	61a3      	str	r3, [r4, #24]
 80145a0:	e7d2      	b.n	8014548 <__sinit+0xc>
 80145a2:	bf00      	nop
 80145a4:	080151e4 	.word	0x080151e4
 80145a8:	080144d5 	.word	0x080144d5

080145ac <__sfp>:
 80145ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145ae:	4607      	mov	r7, r0
 80145b0:	f7ff ffac 	bl	801450c <__sfp_lock_acquire>
 80145b4:	4b1e      	ldr	r3, [pc, #120]	; (8014630 <__sfp+0x84>)
 80145b6:	681e      	ldr	r6, [r3, #0]
 80145b8:	69b3      	ldr	r3, [r6, #24]
 80145ba:	b913      	cbnz	r3, 80145c2 <__sfp+0x16>
 80145bc:	4630      	mov	r0, r6
 80145be:	f7ff ffbd 	bl	801453c <__sinit>
 80145c2:	3648      	adds	r6, #72	; 0x48
 80145c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80145c8:	3b01      	subs	r3, #1
 80145ca:	d503      	bpl.n	80145d4 <__sfp+0x28>
 80145cc:	6833      	ldr	r3, [r6, #0]
 80145ce:	b30b      	cbz	r3, 8014614 <__sfp+0x68>
 80145d0:	6836      	ldr	r6, [r6, #0]
 80145d2:	e7f7      	b.n	80145c4 <__sfp+0x18>
 80145d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80145d8:	b9d5      	cbnz	r5, 8014610 <__sfp+0x64>
 80145da:	4b16      	ldr	r3, [pc, #88]	; (8014634 <__sfp+0x88>)
 80145dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80145e0:	6665      	str	r5, [r4, #100]	; 0x64
 80145e2:	60e3      	str	r3, [r4, #12]
 80145e4:	f000 f847 	bl	8014676 <__retarget_lock_init_recursive>
 80145e8:	f7ff ff96 	bl	8014518 <__sfp_lock_release>
 80145ec:	2208      	movs	r2, #8
 80145ee:	4629      	mov	r1, r5
 80145f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80145f4:	6025      	str	r5, [r4, #0]
 80145f6:	61a5      	str	r5, [r4, #24]
 80145f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80145fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014600:	f7ff fd46 	bl	8014090 <memset>
 8014604:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014608:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801460c:	4620      	mov	r0, r4
 801460e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014610:	3468      	adds	r4, #104	; 0x68
 8014612:	e7d9      	b.n	80145c8 <__sfp+0x1c>
 8014614:	2104      	movs	r1, #4
 8014616:	4638      	mov	r0, r7
 8014618:	f7ff ff62 	bl	80144e0 <__sfmoreglue>
 801461c:	4604      	mov	r4, r0
 801461e:	6030      	str	r0, [r6, #0]
 8014620:	2800      	cmp	r0, #0
 8014622:	d1d5      	bne.n	80145d0 <__sfp+0x24>
 8014624:	f7ff ff78 	bl	8014518 <__sfp_lock_release>
 8014628:	230c      	movs	r3, #12
 801462a:	603b      	str	r3, [r7, #0]
 801462c:	e7ee      	b.n	801460c <__sfp+0x60>
 801462e:	bf00      	nop
 8014630:	080151e4 	.word	0x080151e4
 8014634:	ffff0001 	.word	0xffff0001

08014638 <_fwalk_reent>:
 8014638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801463c:	4606      	mov	r6, r0
 801463e:	4688      	mov	r8, r1
 8014640:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014644:	2700      	movs	r7, #0
 8014646:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801464a:	f1b9 0901 	subs.w	r9, r9, #1
 801464e:	d505      	bpl.n	801465c <_fwalk_reent+0x24>
 8014650:	6824      	ldr	r4, [r4, #0]
 8014652:	2c00      	cmp	r4, #0
 8014654:	d1f7      	bne.n	8014646 <_fwalk_reent+0xe>
 8014656:	4638      	mov	r0, r7
 8014658:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801465c:	89ab      	ldrh	r3, [r5, #12]
 801465e:	2b01      	cmp	r3, #1
 8014660:	d907      	bls.n	8014672 <_fwalk_reent+0x3a>
 8014662:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014666:	3301      	adds	r3, #1
 8014668:	d003      	beq.n	8014672 <_fwalk_reent+0x3a>
 801466a:	4629      	mov	r1, r5
 801466c:	4630      	mov	r0, r6
 801466e:	47c0      	blx	r8
 8014670:	4307      	orrs	r7, r0
 8014672:	3568      	adds	r5, #104	; 0x68
 8014674:	e7e9      	b.n	801464a <_fwalk_reent+0x12>

08014676 <__retarget_lock_init_recursive>:
 8014676:	4770      	bx	lr

08014678 <__retarget_lock_acquire_recursive>:
 8014678:	4770      	bx	lr

0801467a <__retarget_lock_release_recursive>:
 801467a:	4770      	bx	lr

0801467c <__swhatbuf_r>:
 801467c:	b570      	push	{r4, r5, r6, lr}
 801467e:	460e      	mov	r6, r1
 8014680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014684:	b096      	sub	sp, #88	; 0x58
 8014686:	4614      	mov	r4, r2
 8014688:	2900      	cmp	r1, #0
 801468a:	461d      	mov	r5, r3
 801468c:	da08      	bge.n	80146a0 <__swhatbuf_r+0x24>
 801468e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014692:	2200      	movs	r2, #0
 8014694:	602a      	str	r2, [r5, #0]
 8014696:	061a      	lsls	r2, r3, #24
 8014698:	d410      	bmi.n	80146bc <__swhatbuf_r+0x40>
 801469a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801469e:	e00e      	b.n	80146be <__swhatbuf_r+0x42>
 80146a0:	466a      	mov	r2, sp
 80146a2:	f000 f9a7 	bl	80149f4 <_fstat_r>
 80146a6:	2800      	cmp	r0, #0
 80146a8:	dbf1      	blt.n	801468e <__swhatbuf_r+0x12>
 80146aa:	9a01      	ldr	r2, [sp, #4]
 80146ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80146b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80146b4:	425a      	negs	r2, r3
 80146b6:	415a      	adcs	r2, r3
 80146b8:	602a      	str	r2, [r5, #0]
 80146ba:	e7ee      	b.n	801469a <__swhatbuf_r+0x1e>
 80146bc:	2340      	movs	r3, #64	; 0x40
 80146be:	2000      	movs	r0, #0
 80146c0:	6023      	str	r3, [r4, #0]
 80146c2:	b016      	add	sp, #88	; 0x58
 80146c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080146c8 <__smakebuf_r>:
 80146c8:	898b      	ldrh	r3, [r1, #12]
 80146ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80146cc:	079d      	lsls	r5, r3, #30
 80146ce:	4606      	mov	r6, r0
 80146d0:	460c      	mov	r4, r1
 80146d2:	d507      	bpl.n	80146e4 <__smakebuf_r+0x1c>
 80146d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80146d8:	6023      	str	r3, [r4, #0]
 80146da:	6123      	str	r3, [r4, #16]
 80146dc:	2301      	movs	r3, #1
 80146de:	6163      	str	r3, [r4, #20]
 80146e0:	b002      	add	sp, #8
 80146e2:	bd70      	pop	{r4, r5, r6, pc}
 80146e4:	ab01      	add	r3, sp, #4
 80146e6:	466a      	mov	r2, sp
 80146e8:	f7ff ffc8 	bl	801467c <__swhatbuf_r>
 80146ec:	9900      	ldr	r1, [sp, #0]
 80146ee:	4605      	mov	r5, r0
 80146f0:	4630      	mov	r0, r6
 80146f2:	f000 f895 	bl	8014820 <_malloc_r>
 80146f6:	b948      	cbnz	r0, 801470c <__smakebuf_r+0x44>
 80146f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146fc:	059a      	lsls	r2, r3, #22
 80146fe:	d4ef      	bmi.n	80146e0 <__smakebuf_r+0x18>
 8014700:	f023 0303 	bic.w	r3, r3, #3
 8014704:	f043 0302 	orr.w	r3, r3, #2
 8014708:	81a3      	strh	r3, [r4, #12]
 801470a:	e7e3      	b.n	80146d4 <__smakebuf_r+0xc>
 801470c:	4b0d      	ldr	r3, [pc, #52]	; (8014744 <__smakebuf_r+0x7c>)
 801470e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014710:	89a3      	ldrh	r3, [r4, #12]
 8014712:	6020      	str	r0, [r4, #0]
 8014714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014718:	6120      	str	r0, [r4, #16]
 801471a:	81a3      	strh	r3, [r4, #12]
 801471c:	9b00      	ldr	r3, [sp, #0]
 801471e:	6163      	str	r3, [r4, #20]
 8014720:	9b01      	ldr	r3, [sp, #4]
 8014722:	b15b      	cbz	r3, 801473c <__smakebuf_r+0x74>
 8014724:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014728:	4630      	mov	r0, r6
 801472a:	f000 f975 	bl	8014a18 <_isatty_r>
 801472e:	b128      	cbz	r0, 801473c <__smakebuf_r+0x74>
 8014730:	89a3      	ldrh	r3, [r4, #12]
 8014732:	f023 0303 	bic.w	r3, r3, #3
 8014736:	f043 0301 	orr.w	r3, r3, #1
 801473a:	81a3      	strh	r3, [r4, #12]
 801473c:	89a0      	ldrh	r0, [r4, #12]
 801473e:	4305      	orrs	r5, r0
 8014740:	81a5      	strh	r5, [r4, #12]
 8014742:	e7cd      	b.n	80146e0 <__smakebuf_r+0x18>
 8014744:	080144d5 	.word	0x080144d5

08014748 <_free_r>:
 8014748:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801474a:	2900      	cmp	r1, #0
 801474c:	d043      	beq.n	80147d6 <_free_r+0x8e>
 801474e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014752:	1f0c      	subs	r4, r1, #4
 8014754:	9001      	str	r0, [sp, #4]
 8014756:	2b00      	cmp	r3, #0
 8014758:	bfb8      	it	lt
 801475a:	18e4      	addlt	r4, r4, r3
 801475c:	f000 f97e 	bl	8014a5c <__malloc_lock>
 8014760:	4a1e      	ldr	r2, [pc, #120]	; (80147dc <_free_r+0x94>)
 8014762:	9801      	ldr	r0, [sp, #4]
 8014764:	6813      	ldr	r3, [r2, #0]
 8014766:	b933      	cbnz	r3, 8014776 <_free_r+0x2e>
 8014768:	6063      	str	r3, [r4, #4]
 801476a:	6014      	str	r4, [r2, #0]
 801476c:	b003      	add	sp, #12
 801476e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014772:	f000 b979 	b.w	8014a68 <__malloc_unlock>
 8014776:	42a3      	cmp	r3, r4
 8014778:	d908      	bls.n	801478c <_free_r+0x44>
 801477a:	6825      	ldr	r5, [r4, #0]
 801477c:	1961      	adds	r1, r4, r5
 801477e:	428b      	cmp	r3, r1
 8014780:	bf01      	itttt	eq
 8014782:	6819      	ldreq	r1, [r3, #0]
 8014784:	685b      	ldreq	r3, [r3, #4]
 8014786:	1949      	addeq	r1, r1, r5
 8014788:	6021      	streq	r1, [r4, #0]
 801478a:	e7ed      	b.n	8014768 <_free_r+0x20>
 801478c:	461a      	mov	r2, r3
 801478e:	685b      	ldr	r3, [r3, #4]
 8014790:	b10b      	cbz	r3, 8014796 <_free_r+0x4e>
 8014792:	42a3      	cmp	r3, r4
 8014794:	d9fa      	bls.n	801478c <_free_r+0x44>
 8014796:	6811      	ldr	r1, [r2, #0]
 8014798:	1855      	adds	r5, r2, r1
 801479a:	42a5      	cmp	r5, r4
 801479c:	d10b      	bne.n	80147b6 <_free_r+0x6e>
 801479e:	6824      	ldr	r4, [r4, #0]
 80147a0:	4421      	add	r1, r4
 80147a2:	1854      	adds	r4, r2, r1
 80147a4:	6011      	str	r1, [r2, #0]
 80147a6:	42a3      	cmp	r3, r4
 80147a8:	d1e0      	bne.n	801476c <_free_r+0x24>
 80147aa:	681c      	ldr	r4, [r3, #0]
 80147ac:	685b      	ldr	r3, [r3, #4]
 80147ae:	4421      	add	r1, r4
 80147b0:	6053      	str	r3, [r2, #4]
 80147b2:	6011      	str	r1, [r2, #0]
 80147b4:	e7da      	b.n	801476c <_free_r+0x24>
 80147b6:	d902      	bls.n	80147be <_free_r+0x76>
 80147b8:	230c      	movs	r3, #12
 80147ba:	6003      	str	r3, [r0, #0]
 80147bc:	e7d6      	b.n	801476c <_free_r+0x24>
 80147be:	6825      	ldr	r5, [r4, #0]
 80147c0:	1961      	adds	r1, r4, r5
 80147c2:	428b      	cmp	r3, r1
 80147c4:	bf02      	ittt	eq
 80147c6:	6819      	ldreq	r1, [r3, #0]
 80147c8:	685b      	ldreq	r3, [r3, #4]
 80147ca:	1949      	addeq	r1, r1, r5
 80147cc:	6063      	str	r3, [r4, #4]
 80147ce:	bf08      	it	eq
 80147d0:	6021      	streq	r1, [r4, #0]
 80147d2:	6054      	str	r4, [r2, #4]
 80147d4:	e7ca      	b.n	801476c <_free_r+0x24>
 80147d6:	b003      	add	sp, #12
 80147d8:	bd30      	pop	{r4, r5, pc}
 80147da:	bf00      	nop
 80147dc:	20002830 	.word	0x20002830

080147e0 <sbrk_aligned>:
 80147e0:	b570      	push	{r4, r5, r6, lr}
 80147e2:	4e0e      	ldr	r6, [pc, #56]	; (801481c <sbrk_aligned+0x3c>)
 80147e4:	460c      	mov	r4, r1
 80147e6:	4605      	mov	r5, r0
 80147e8:	6831      	ldr	r1, [r6, #0]
 80147ea:	b911      	cbnz	r1, 80147f2 <sbrk_aligned+0x12>
 80147ec:	f000 f88c 	bl	8014908 <_sbrk_r>
 80147f0:	6030      	str	r0, [r6, #0]
 80147f2:	4621      	mov	r1, r4
 80147f4:	4628      	mov	r0, r5
 80147f6:	f000 f887 	bl	8014908 <_sbrk_r>
 80147fa:	1c43      	adds	r3, r0, #1
 80147fc:	d00a      	beq.n	8014814 <sbrk_aligned+0x34>
 80147fe:	1cc4      	adds	r4, r0, #3
 8014800:	f024 0403 	bic.w	r4, r4, #3
 8014804:	42a0      	cmp	r0, r4
 8014806:	d007      	beq.n	8014818 <sbrk_aligned+0x38>
 8014808:	1a21      	subs	r1, r4, r0
 801480a:	4628      	mov	r0, r5
 801480c:	f000 f87c 	bl	8014908 <_sbrk_r>
 8014810:	3001      	adds	r0, #1
 8014812:	d101      	bne.n	8014818 <sbrk_aligned+0x38>
 8014814:	f04f 34ff 	mov.w	r4, #4294967295
 8014818:	4620      	mov	r0, r4
 801481a:	bd70      	pop	{r4, r5, r6, pc}
 801481c:	20002834 	.word	0x20002834

08014820 <_malloc_r>:
 8014820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014824:	1ccd      	adds	r5, r1, #3
 8014826:	4607      	mov	r7, r0
 8014828:	f025 0503 	bic.w	r5, r5, #3
 801482c:	3508      	adds	r5, #8
 801482e:	2d0c      	cmp	r5, #12
 8014830:	bf38      	it	cc
 8014832:	250c      	movcc	r5, #12
 8014834:	2d00      	cmp	r5, #0
 8014836:	db01      	blt.n	801483c <_malloc_r+0x1c>
 8014838:	42a9      	cmp	r1, r5
 801483a:	d905      	bls.n	8014848 <_malloc_r+0x28>
 801483c:	230c      	movs	r3, #12
 801483e:	2600      	movs	r6, #0
 8014840:	603b      	str	r3, [r7, #0]
 8014842:	4630      	mov	r0, r6
 8014844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014848:	4e2e      	ldr	r6, [pc, #184]	; (8014904 <_malloc_r+0xe4>)
 801484a:	f000 f907 	bl	8014a5c <__malloc_lock>
 801484e:	6833      	ldr	r3, [r6, #0]
 8014850:	461c      	mov	r4, r3
 8014852:	bb34      	cbnz	r4, 80148a2 <_malloc_r+0x82>
 8014854:	4629      	mov	r1, r5
 8014856:	4638      	mov	r0, r7
 8014858:	f7ff ffc2 	bl	80147e0 <sbrk_aligned>
 801485c:	1c43      	adds	r3, r0, #1
 801485e:	4604      	mov	r4, r0
 8014860:	d14d      	bne.n	80148fe <_malloc_r+0xde>
 8014862:	6834      	ldr	r4, [r6, #0]
 8014864:	4626      	mov	r6, r4
 8014866:	2e00      	cmp	r6, #0
 8014868:	d140      	bne.n	80148ec <_malloc_r+0xcc>
 801486a:	6823      	ldr	r3, [r4, #0]
 801486c:	4631      	mov	r1, r6
 801486e:	4638      	mov	r0, r7
 8014870:	eb04 0803 	add.w	r8, r4, r3
 8014874:	f000 f848 	bl	8014908 <_sbrk_r>
 8014878:	4580      	cmp	r8, r0
 801487a:	d13a      	bne.n	80148f2 <_malloc_r+0xd2>
 801487c:	6821      	ldr	r1, [r4, #0]
 801487e:	3503      	adds	r5, #3
 8014880:	4638      	mov	r0, r7
 8014882:	1a6d      	subs	r5, r5, r1
 8014884:	f025 0503 	bic.w	r5, r5, #3
 8014888:	3508      	adds	r5, #8
 801488a:	2d0c      	cmp	r5, #12
 801488c:	bf38      	it	cc
 801488e:	250c      	movcc	r5, #12
 8014890:	4629      	mov	r1, r5
 8014892:	f7ff ffa5 	bl	80147e0 <sbrk_aligned>
 8014896:	3001      	adds	r0, #1
 8014898:	d02b      	beq.n	80148f2 <_malloc_r+0xd2>
 801489a:	6823      	ldr	r3, [r4, #0]
 801489c:	442b      	add	r3, r5
 801489e:	6023      	str	r3, [r4, #0]
 80148a0:	e00e      	b.n	80148c0 <_malloc_r+0xa0>
 80148a2:	6822      	ldr	r2, [r4, #0]
 80148a4:	1b52      	subs	r2, r2, r5
 80148a6:	d41e      	bmi.n	80148e6 <_malloc_r+0xc6>
 80148a8:	2a0b      	cmp	r2, #11
 80148aa:	d916      	bls.n	80148da <_malloc_r+0xba>
 80148ac:	1961      	adds	r1, r4, r5
 80148ae:	42a3      	cmp	r3, r4
 80148b0:	6025      	str	r5, [r4, #0]
 80148b2:	bf18      	it	ne
 80148b4:	6059      	strne	r1, [r3, #4]
 80148b6:	6863      	ldr	r3, [r4, #4]
 80148b8:	bf08      	it	eq
 80148ba:	6031      	streq	r1, [r6, #0]
 80148bc:	5162      	str	r2, [r4, r5]
 80148be:	604b      	str	r3, [r1, #4]
 80148c0:	f104 060b 	add.w	r6, r4, #11
 80148c4:	4638      	mov	r0, r7
 80148c6:	f000 f8cf 	bl	8014a68 <__malloc_unlock>
 80148ca:	1d23      	adds	r3, r4, #4
 80148cc:	f026 0607 	bic.w	r6, r6, #7
 80148d0:	1af2      	subs	r2, r6, r3
 80148d2:	d0b6      	beq.n	8014842 <_malloc_r+0x22>
 80148d4:	1b9b      	subs	r3, r3, r6
 80148d6:	50a3      	str	r3, [r4, r2]
 80148d8:	e7b3      	b.n	8014842 <_malloc_r+0x22>
 80148da:	6862      	ldr	r2, [r4, #4]
 80148dc:	42a3      	cmp	r3, r4
 80148de:	bf0c      	ite	eq
 80148e0:	6032      	streq	r2, [r6, #0]
 80148e2:	605a      	strne	r2, [r3, #4]
 80148e4:	e7ec      	b.n	80148c0 <_malloc_r+0xa0>
 80148e6:	4623      	mov	r3, r4
 80148e8:	6864      	ldr	r4, [r4, #4]
 80148ea:	e7b2      	b.n	8014852 <_malloc_r+0x32>
 80148ec:	4634      	mov	r4, r6
 80148ee:	6876      	ldr	r6, [r6, #4]
 80148f0:	e7b9      	b.n	8014866 <_malloc_r+0x46>
 80148f2:	230c      	movs	r3, #12
 80148f4:	4638      	mov	r0, r7
 80148f6:	603b      	str	r3, [r7, #0]
 80148f8:	f000 f8b6 	bl	8014a68 <__malloc_unlock>
 80148fc:	e7a1      	b.n	8014842 <_malloc_r+0x22>
 80148fe:	6025      	str	r5, [r4, #0]
 8014900:	e7de      	b.n	80148c0 <_malloc_r+0xa0>
 8014902:	bf00      	nop
 8014904:	20002830 	.word	0x20002830

08014908 <_sbrk_r>:
 8014908:	b538      	push	{r3, r4, r5, lr}
 801490a:	2300      	movs	r3, #0
 801490c:	4d05      	ldr	r5, [pc, #20]	; (8014924 <_sbrk_r+0x1c>)
 801490e:	4604      	mov	r4, r0
 8014910:	4608      	mov	r0, r1
 8014912:	602b      	str	r3, [r5, #0]
 8014914:	f7f1 fe90 	bl	8006638 <_sbrk>
 8014918:	1c43      	adds	r3, r0, #1
 801491a:	d102      	bne.n	8014922 <_sbrk_r+0x1a>
 801491c:	682b      	ldr	r3, [r5, #0]
 801491e:	b103      	cbz	r3, 8014922 <_sbrk_r+0x1a>
 8014920:	6023      	str	r3, [r4, #0]
 8014922:	bd38      	pop	{r3, r4, r5, pc}
 8014924:	20002838 	.word	0x20002838

08014928 <__sread>:
 8014928:	b510      	push	{r4, lr}
 801492a:	460c      	mov	r4, r1
 801492c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014930:	f000 f8a0 	bl	8014a74 <_read_r>
 8014934:	2800      	cmp	r0, #0
 8014936:	bfab      	itete	ge
 8014938:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801493a:	89a3      	ldrhlt	r3, [r4, #12]
 801493c:	181b      	addge	r3, r3, r0
 801493e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014942:	bfac      	ite	ge
 8014944:	6563      	strge	r3, [r4, #84]	; 0x54
 8014946:	81a3      	strhlt	r3, [r4, #12]
 8014948:	bd10      	pop	{r4, pc}

0801494a <__swrite>:
 801494a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801494e:	461f      	mov	r7, r3
 8014950:	898b      	ldrh	r3, [r1, #12]
 8014952:	4605      	mov	r5, r0
 8014954:	460c      	mov	r4, r1
 8014956:	05db      	lsls	r3, r3, #23
 8014958:	4616      	mov	r6, r2
 801495a:	d505      	bpl.n	8014968 <__swrite+0x1e>
 801495c:	2302      	movs	r3, #2
 801495e:	2200      	movs	r2, #0
 8014960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014964:	f000 f868 	bl	8014a38 <_lseek_r>
 8014968:	89a3      	ldrh	r3, [r4, #12]
 801496a:	4632      	mov	r2, r6
 801496c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014970:	4628      	mov	r0, r5
 8014972:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014976:	81a3      	strh	r3, [r4, #12]
 8014978:	463b      	mov	r3, r7
 801497a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801497e:	f000 b817 	b.w	80149b0 <_write_r>

08014982 <__sseek>:
 8014982:	b510      	push	{r4, lr}
 8014984:	460c      	mov	r4, r1
 8014986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801498a:	f000 f855 	bl	8014a38 <_lseek_r>
 801498e:	1c43      	adds	r3, r0, #1
 8014990:	89a3      	ldrh	r3, [r4, #12]
 8014992:	bf15      	itete	ne
 8014994:	6560      	strne	r0, [r4, #84]	; 0x54
 8014996:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801499a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801499e:	81a3      	strheq	r3, [r4, #12]
 80149a0:	bf18      	it	ne
 80149a2:	81a3      	strhne	r3, [r4, #12]
 80149a4:	bd10      	pop	{r4, pc}

080149a6 <__sclose>:
 80149a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149aa:	f000 b813 	b.w	80149d4 <_close_r>
	...

080149b0 <_write_r>:
 80149b0:	b538      	push	{r3, r4, r5, lr}
 80149b2:	4604      	mov	r4, r0
 80149b4:	4d06      	ldr	r5, [pc, #24]	; (80149d0 <_write_r+0x20>)
 80149b6:	4608      	mov	r0, r1
 80149b8:	4611      	mov	r1, r2
 80149ba:	2200      	movs	r2, #0
 80149bc:	602a      	str	r2, [r5, #0]
 80149be:	461a      	mov	r2, r3
 80149c0:	f7f1 fde9 	bl	8006596 <_write>
 80149c4:	1c43      	adds	r3, r0, #1
 80149c6:	d102      	bne.n	80149ce <_write_r+0x1e>
 80149c8:	682b      	ldr	r3, [r5, #0]
 80149ca:	b103      	cbz	r3, 80149ce <_write_r+0x1e>
 80149cc:	6023      	str	r3, [r4, #0]
 80149ce:	bd38      	pop	{r3, r4, r5, pc}
 80149d0:	20002838 	.word	0x20002838

080149d4 <_close_r>:
 80149d4:	b538      	push	{r3, r4, r5, lr}
 80149d6:	2300      	movs	r3, #0
 80149d8:	4d05      	ldr	r5, [pc, #20]	; (80149f0 <_close_r+0x1c>)
 80149da:	4604      	mov	r4, r0
 80149dc:	4608      	mov	r0, r1
 80149de:	602b      	str	r3, [r5, #0]
 80149e0:	f7f1 fdf5 	bl	80065ce <_close>
 80149e4:	1c43      	adds	r3, r0, #1
 80149e6:	d102      	bne.n	80149ee <_close_r+0x1a>
 80149e8:	682b      	ldr	r3, [r5, #0]
 80149ea:	b103      	cbz	r3, 80149ee <_close_r+0x1a>
 80149ec:	6023      	str	r3, [r4, #0]
 80149ee:	bd38      	pop	{r3, r4, r5, pc}
 80149f0:	20002838 	.word	0x20002838

080149f4 <_fstat_r>:
 80149f4:	b538      	push	{r3, r4, r5, lr}
 80149f6:	2300      	movs	r3, #0
 80149f8:	4d06      	ldr	r5, [pc, #24]	; (8014a14 <_fstat_r+0x20>)
 80149fa:	4604      	mov	r4, r0
 80149fc:	4608      	mov	r0, r1
 80149fe:	4611      	mov	r1, r2
 8014a00:	602b      	str	r3, [r5, #0]
 8014a02:	f7f1 fdf0 	bl	80065e6 <_fstat>
 8014a06:	1c43      	adds	r3, r0, #1
 8014a08:	d102      	bne.n	8014a10 <_fstat_r+0x1c>
 8014a0a:	682b      	ldr	r3, [r5, #0]
 8014a0c:	b103      	cbz	r3, 8014a10 <_fstat_r+0x1c>
 8014a0e:	6023      	str	r3, [r4, #0]
 8014a10:	bd38      	pop	{r3, r4, r5, pc}
 8014a12:	bf00      	nop
 8014a14:	20002838 	.word	0x20002838

08014a18 <_isatty_r>:
 8014a18:	b538      	push	{r3, r4, r5, lr}
 8014a1a:	2300      	movs	r3, #0
 8014a1c:	4d05      	ldr	r5, [pc, #20]	; (8014a34 <_isatty_r+0x1c>)
 8014a1e:	4604      	mov	r4, r0
 8014a20:	4608      	mov	r0, r1
 8014a22:	602b      	str	r3, [r5, #0]
 8014a24:	f7f1 fdef 	bl	8006606 <_isatty>
 8014a28:	1c43      	adds	r3, r0, #1
 8014a2a:	d102      	bne.n	8014a32 <_isatty_r+0x1a>
 8014a2c:	682b      	ldr	r3, [r5, #0]
 8014a2e:	b103      	cbz	r3, 8014a32 <_isatty_r+0x1a>
 8014a30:	6023      	str	r3, [r4, #0]
 8014a32:	bd38      	pop	{r3, r4, r5, pc}
 8014a34:	20002838 	.word	0x20002838

08014a38 <_lseek_r>:
 8014a38:	b538      	push	{r3, r4, r5, lr}
 8014a3a:	4604      	mov	r4, r0
 8014a3c:	4d06      	ldr	r5, [pc, #24]	; (8014a58 <_lseek_r+0x20>)
 8014a3e:	4608      	mov	r0, r1
 8014a40:	4611      	mov	r1, r2
 8014a42:	2200      	movs	r2, #0
 8014a44:	602a      	str	r2, [r5, #0]
 8014a46:	461a      	mov	r2, r3
 8014a48:	f7f1 fde8 	bl	800661c <_lseek>
 8014a4c:	1c43      	adds	r3, r0, #1
 8014a4e:	d102      	bne.n	8014a56 <_lseek_r+0x1e>
 8014a50:	682b      	ldr	r3, [r5, #0]
 8014a52:	b103      	cbz	r3, 8014a56 <_lseek_r+0x1e>
 8014a54:	6023      	str	r3, [r4, #0]
 8014a56:	bd38      	pop	{r3, r4, r5, pc}
 8014a58:	20002838 	.word	0x20002838

08014a5c <__malloc_lock>:
 8014a5c:	4801      	ldr	r0, [pc, #4]	; (8014a64 <__malloc_lock+0x8>)
 8014a5e:	f7ff be0b 	b.w	8014678 <__retarget_lock_acquire_recursive>
 8014a62:	bf00      	nop
 8014a64:	2000282c 	.word	0x2000282c

08014a68 <__malloc_unlock>:
 8014a68:	4801      	ldr	r0, [pc, #4]	; (8014a70 <__malloc_unlock+0x8>)
 8014a6a:	f7ff be06 	b.w	801467a <__retarget_lock_release_recursive>
 8014a6e:	bf00      	nop
 8014a70:	2000282c 	.word	0x2000282c

08014a74 <_read_r>:
 8014a74:	b538      	push	{r3, r4, r5, lr}
 8014a76:	4604      	mov	r4, r0
 8014a78:	4d06      	ldr	r5, [pc, #24]	; (8014a94 <_read_r+0x20>)
 8014a7a:	4608      	mov	r0, r1
 8014a7c:	4611      	mov	r1, r2
 8014a7e:	2200      	movs	r2, #0
 8014a80:	602a      	str	r2, [r5, #0]
 8014a82:	461a      	mov	r2, r3
 8014a84:	f7f1 fd6a 	bl	800655c <_read>
 8014a88:	1c43      	adds	r3, r0, #1
 8014a8a:	d102      	bne.n	8014a92 <_read_r+0x1e>
 8014a8c:	682b      	ldr	r3, [r5, #0]
 8014a8e:	b103      	cbz	r3, 8014a92 <_read_r+0x1e>
 8014a90:	6023      	str	r3, [r4, #0]
 8014a92:	bd38      	pop	{r3, r4, r5, pc}
 8014a94:	20002838 	.word	0x20002838

08014a98 <_init>:
 8014a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a9a:	bf00      	nop
 8014a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a9e:	bc08      	pop	{r3}
 8014aa0:	469e      	mov	lr, r3
 8014aa2:	4770      	bx	lr

08014aa4 <_fini>:
 8014aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014aa6:	bf00      	nop
 8014aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014aaa:	bc08      	pop	{r3}
 8014aac:	469e      	mov	lr, r3
 8014aae:	4770      	bx	lr
