/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2013  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*     Date     : Generated on 6/27/2013 16:58:22                                             */
/*     RDB file : //JAVA/                                                                   */
/************************************************************************************************/

#ifndef __BRCM_RDB_PWRMGR_H__
#define __BRCM_RDB_PWRMGR_H__

#define PWRMGR_LCDTE_EVENT_OFFSET                                         0x00000000
#define PWRMGR_LCDTE_EVENT_TYPE                                           UInt32
#define PWRMGR_LCDTE_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_LCDTE_EVENT_LCDTE_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_LCDTE_EVENT_LCDTE_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_LCDTE_EVENT_LCDTE_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_LCDTE_EVENT_LCDTE_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_LCDTE_EVENT_LCDTE_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_LCDTE_EVENT_LCDTE_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_SSP2SYN_EVENT_OFFSET                                       0x00000004
#define PWRMGR_SSP2SYN_EVENT_TYPE                                         UInt32
#define PWRMGR_SSP2SYN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SSP2DI_EVENT_OFFSET                                        0x00000008
#define PWRMGR_SSP2DI_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP2DI_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP2CK_EVENT_OFFSET                                        0x0000000C
#define PWRMGR_SSP2CK_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP2CK_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP1SYN_EVENT_OFFSET                                       0x00000010
#define PWRMGR_SSP1SYN_EVENT_TYPE                                         UInt32
#define PWRMGR_SSP1SYN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SSP1DI_EVENT_OFFSET                                        0x00000014
#define PWRMGR_SSP1DI_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP1DI_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP1CK_EVENT_OFFSET                                        0x00000018
#define PWRMGR_SSP1CK_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP1CK_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP0SYN_EVENT_OFFSET                                       0x0000001C
#define PWRMGR_SSP0SYN_EVENT_TYPE                                         UInt32
#define PWRMGR_SSP0SYN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SSP0DI_EVENT_OFFSET                                        0x00000020
#define PWRMGR_SSP0DI_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP0DI_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP0CK_EVENT_OFFSET                                        0x00000024
#define PWRMGR_SSP0CK_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP0CK_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_DIGCLKREQ_EVENT_OFFSET                                     0x00000028
#define PWRMGR_DIGCLKREQ_EVENT_TYPE                                       UInt32
#define PWRMGR_DIGCLKREQ_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_ANA_SYS_REQ_EVENT_OFFSET                                   0x0000002C
#define PWRMGR_ANA_SYS_REQ_EVENT_TYPE                                     UInt32
#define PWRMGR_ANA_SYS_REQ_EVENT_RESERVED_MASK                            0xFFFFFFF8
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_CONDITION_ACTIVE_SHIFT    0
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_CONDITION_ACTIVE_MASK     0x00000001

#define PWRMGR_SYSCLKREQ_EVENT_OFFSET                                     0x00000030
#define PWRMGR_SYSCLKREQ_EVENT_TYPE                                       UInt32
#define PWRMGR_SYSCLKREQ_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_UBRX_EVENT_OFFSET                                          0x00000034
#define PWRMGR_UBRX_EVENT_TYPE                                            UInt32
#define PWRMGR_UBRX_EVENT_RESERVED_MASK                                   0xFFFFFFF8
#define    PWRMGR_UBRX_EVENT_UBRX_POSEDGE_CONDITION_ENABLE_SHIFT          2
#define    PWRMGR_UBRX_EVENT_UBRX_POSEDGE_CONDITION_ENABLE_MASK           0x00000004
#define    PWRMGR_UBRX_EVENT_UBRX_NEGEDGE_CONDITION_ENABLE_SHIFT          1
#define    PWRMGR_UBRX_EVENT_UBRX_NEGEDGE_CONDITION_ENABLE_MASK           0x00000002
#define    PWRMGR_UBRX_EVENT_UBRX_CONDITION_ACTIVE_SHIFT                  0
#define    PWRMGR_UBRX_EVENT_UBRX_CONDITION_ACTIVE_MASK                   0x00000001

#define PWRMGR_UBCTSN_EVENT_OFFSET                                        0x00000038
#define PWRMGR_UBCTSN_EVENT_TYPE                                          UInt32
#define PWRMGR_UBCTSN_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_UB2RX_EVENT_OFFSET                                         0x0000003C
#define PWRMGR_UB2RX_EVENT_TYPE                                           UInt32
#define PWRMGR_UB2RX_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_UB2RX_EVENT_UB2RX_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_UB2RX_EVENT_UB2RX_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_UB2RX_EVENT_UB2RX_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_UB2RX_EVENT_UB2RX_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_UB2RX_EVENT_UB2RX_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_UB2RX_EVENT_UB2RX_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_UB2CTSN_EVENT_OFFSET                                       0x00000040
#define PWRMGR_UB2CTSN_EVENT_TYPE                                         UInt32
#define PWRMGR_UB2CTSN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SIMDET_EVENT_OFFSET                                        0x00000044
#define PWRMGR_SIMDET_EVENT_TYPE                                          UInt32
#define PWRMGR_SIMDET_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SIMDET_EVENT_SIMDET_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SIMDET_EVENT_SIMDET_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SIMDET_EVENT_SIMDET_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SIMDET_EVENT_SIMDET_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SIMDET_EVENT_SIMDET_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SIMDET_EVENT_SIMDET_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SIM2DET_EVENT_OFFSET                                       0x00000048
#define PWRMGR_SIM2DET_EVENT_TYPE                                         UInt32
#define PWRMGR_SIM2DET_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_MMC0D3_EVENT_OFFSET                                        0x0000004C
#define PWRMGR_MMC0D3_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC0D3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MMC0D1_EVENT_OFFSET                                        0x00000050
#define PWRMGR_MMC0D1_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC0D1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MMC1D3_EVENT_OFFSET                                        0x00000054
#define PWRMGR_MMC1D3_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC1D3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MMC1D1_EVENT_OFFSET                                        0x00000058
#define PWRMGR_MMC1D1_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC1D1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC1D1_EVENT_MMC1D1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC1D1_EVENT_MMC1D1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC1D1_EVENT_MMC1D1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC1D1_EVENT_MMC1D1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC1D1_EVENT_MMC1D1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC1D1_EVENT_MMC1D1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SDDAT3_EVENT_OFFSET                                        0x0000005C
#define PWRMGR_SDDAT3_EVENT_TYPE                                          UInt32
#define PWRMGR_SDDAT3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SDDAT1_EVENT_OFFSET                                        0x00000060
#define PWRMGR_SDDAT1_EVENT_TYPE                                          UInt32
#define PWRMGR_SDDAT1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_HUB2MM_WKP_EVENT_OFFSET                                    0x00000064
#define PWRMGR_HUB2MM_WKP_EVENT_TYPE                                      UInt32
#define PWRMGR_HUB2MM_WKP_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_HUB2MM_WKP_EVENT_HUB2MM_WKP_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_HUB2MM_WKP_EVENT_HUB2MM_WKP_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_HUB2MM_WKP_EVENT_HUB2MM_WKP_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_HUB2MM_WKP_EVENT_HUB2MM_WKP_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_HUB2MM_WKP_EVENT_HUB2MM_WKP_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_HUB2MM_WKP_EVENT_HUB2MM_WKP_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_SD1DAT3_EVENT_OFFSET                                       0x00000068
#define PWRMGR_SD1DAT3_EVENT_TYPE                                         UInt32
#define PWRMGR_SD1DAT3_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SD1DAT3_EVENT_SD1DAT3_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SD1DAT3_EVENT_SD1DAT3_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SD1DAT3_EVENT_SD1DAT3_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SD1DAT3_EVENT_SD1DAT3_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SD1DAT3_EVENT_SD1DAT3_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SD1DAT3_EVENT_SD1DAT3_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SWCLKTCK_EVENT_OFFSET                                      0x0000006C
#define PWRMGR_SWCLKTCK_EVENT_TYPE                                        UInt32
#define PWRMGR_SWCLKTCK_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_SWDIOTMS_EVENT_OFFSET                                      0x00000070
#define PWRMGR_SWDIOTMS_EVENT_TYPE                                        UInt32
#define PWRMGR_SWDIOTMS_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_KEY_R0_EVENT_OFFSET                                        0x00000074
#define PWRMGR_KEY_R0_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R0_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R1_EVENT_OFFSET                                        0x00000078
#define PWRMGR_KEY_R1_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R2_EVENT_OFFSET                                        0x0000007C
#define PWRMGR_KEY_R2_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R2_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R3_EVENT_OFFSET                                        0x00000080
#define PWRMGR_KEY_R3_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R4_EVENT_OFFSET                                        0x00000084
#define PWRMGR_KEY_R4_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R4_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R5_EVENT_OFFSET                                        0x00000088
#define PWRMGR_KEY_R5_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R5_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R6_EVENT_OFFSET                                        0x0000008C
#define PWRMGR_KEY_R6_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R6_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R7_EVENT_OFFSET                                        0x00000090
#define PWRMGR_KEY_R7_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R7_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP3EVENT_EVENT_OFFSET                                     0x00000094
#define PWRMGR_SSP3EVENT_EVENT_TYPE                                       UInt32
#define PWRMGR_SSP3EVENT_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_SSP3EVENT_EVENT_SSP3EVENT_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SSP3EVENT_EVENT_SSP3EVENT_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SSP3EVENT_EVENT_SSP3EVENT_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SSP3EVENT_EVENT_SSP3EVENT_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SSP3EVENT_EVENT_SSP3EVENT_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_SSP3EVENT_EVENT_SSP3EVENT_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_PMUINT_EVENT_OFFSET                                        0x00000098
#define PWRMGR_PMUINT_EVENT_TYPE                                          UInt32
#define PWRMGR_PMUINT_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_PMUINT_EVENT_PMUINT_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_PMUINT_EVENT_PMUINT_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_PMUINT_EVENT_PMUINT_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_PMUINT_EVENT_PMUINT_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_PMUINT_EVENT_PMUINT_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_PMUINT_EVENT_PMUINT_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_BATRM_EVENT_OFFSET                                         0x000000A0
#define PWRMGR_BATRM_EVENT_TYPE                                           UInt32
#define PWRMGR_BATRM_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_BATRM_EVENT_BATRM_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_BATRM_EVENT_BATRM_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_BATRM_EVENT_BATRM_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_BATRM_EVENT_BATRM_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_BATRM_EVENT_BATRM_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_BATRM_EVENT_BATRM_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_USBDP_EVENT_OFFSET                                         0x000000A4
#define PWRMGR_USBDP_EVENT_TYPE                                           UInt32
#define PWRMGR_USBDP_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_USBDP_EVENT_USBDP_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_USBDP_EVENT_USBDP_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_USBDP_EVENT_USBDP_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_USBDP_EVENT_USBDP_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_USBDP_EVENT_USBDP_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_USBDP_EVENT_USBDP_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_USBDN_EVENT_OFFSET                                         0x000000A8
#define PWRMGR_USBDN_EVENT_TYPE                                           UInt32
#define PWRMGR_USBDN_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_USBDN_EVENT_USBDN_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_USBDN_EVENT_USBDN_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_USBDN_EVENT_USBDN_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_USBDN_EVENT_USBDN_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_USBDN_EVENT_USBDN_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_USBDN_EVENT_USBDN_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_RXD_EVENT_OFFSET                                           0x000000AC
#define PWRMGR_RXD_EVENT_TYPE                                             UInt32
#define PWRMGR_RXD_EVENT_RESERVED_MASK                                    0xFFFFFFF8
#define    PWRMGR_RXD_EVENT_RXD_POSEDGE_CONDITION_ENABLE_SHIFT            2
#define    PWRMGR_RXD_EVENT_RXD_POSEDGE_CONDITION_ENABLE_MASK             0x00000004
#define    PWRMGR_RXD_EVENT_RXD_NEGEDGE_CONDITION_ENABLE_SHIFT            1
#define    PWRMGR_RXD_EVENT_RXD_NEGEDGE_CONDITION_ENABLE_MASK             0x00000002
#define    PWRMGR_RXD_EVENT_RXD_CONDITION_ACTIVE_SHIFT                    0
#define    PWRMGR_RXD_EVENT_RXD_CONDITION_ACTIVE_MASK                     0x00000001

#define PWRMGR_GPIO29_A_EVENT_OFFSET                                      0x000000B0
#define PWRMGR_GPIO29_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO29_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO29_A_EVENT_GPIO29_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO29_A_EVENT_GPIO29_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO29_A_EVENT_GPIO29_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO29_A_EVENT_GPIO29_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO29_A_EVENT_GPIO29_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO29_A_EVENT_GPIO29_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO32_A_EVENT_OFFSET                                      0x000000B4
#define PWRMGR_GPIO32_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO32_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO32_A_EVENT_GPIO32_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO32_A_EVENT_GPIO32_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO32_A_EVENT_GPIO32_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO32_A_EVENT_GPIO32_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO32_A_EVENT_GPIO32_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO32_A_EVENT_GPIO32_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO33_A_EVENT_OFFSET                                      0x000000B8
#define PWRMGR_GPIO33_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO33_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO33_A_EVENT_GPIO33_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO33_A_EVENT_GPIO33_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO33_A_EVENT_GPIO33_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO33_A_EVENT_GPIO33_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO33_A_EVENT_GPIO33_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO33_A_EVENT_GPIO33_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO43_A_EVENT_OFFSET                                      0x000000BC
#define PWRMGR_GPIO43_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO43_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO43_A_EVENT_GPIO43_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO43_A_EVENT_GPIO43_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO43_A_EVENT_GPIO43_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO43_A_EVENT_GPIO43_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO43_A_EVENT_GPIO43_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO43_A_EVENT_GPIO43_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO44_A_EVENT_OFFSET                                      0x000000C0
#define PWRMGR_GPIO44_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO44_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO44_A_EVENT_GPIO44_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO44_A_EVENT_GPIO44_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO44_A_EVENT_GPIO44_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO44_A_EVENT_GPIO44_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO44_A_EVENT_GPIO44_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO44_A_EVENT_GPIO44_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO45_A_EVENT_OFFSET                                      0x000000C4
#define PWRMGR_GPIO45_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO45_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO45_A_EVENT_GPIO45_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO45_A_EVENT_GPIO45_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO45_A_EVENT_GPIO45_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO45_A_EVENT_GPIO45_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO45_A_EVENT_GPIO45_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO45_A_EVENT_GPIO45_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO46_A_EVENT_OFFSET                                      0x000000C8
#define PWRMGR_GPIO46_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO46_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO46_A_EVENT_GPIO46_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO46_A_EVENT_GPIO46_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO46_A_EVENT_GPIO46_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO46_A_EVENT_GPIO46_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO46_A_EVENT_GPIO46_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO46_A_EVENT_GPIO46_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO47_A_EVENT_OFFSET                                      0x000000CC
#define PWRMGR_GPIO47_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO47_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO47_A_EVENT_GPIO47_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO47_A_EVENT_GPIO47_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO47_A_EVENT_GPIO47_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO47_A_EVENT_GPIO47_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO47_A_EVENT_GPIO47_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO47_A_EVENT_GPIO47_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO48_A_EVENT_OFFSET                                      0x000000D0
#define PWRMGR_GPIO48_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO48_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO48_A_EVENT_GPIO48_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO48_A_EVENT_GPIO48_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO48_A_EVENT_GPIO48_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO48_A_EVENT_GPIO48_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO48_A_EVENT_GPIO48_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO48_A_EVENT_GPIO48_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO71_A_EVENT_OFFSET                                      0x000000D4
#define PWRMGR_GPIO71_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO71_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO71_A_EVENT_GPIO71_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO71_A_EVENT_GPIO71_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO71_A_EVENT_GPIO71_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO71_A_EVENT_GPIO71_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO71_A_EVENT_GPIO71_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO71_A_EVENT_GPIO71_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO72_A_EVENT_OFFSET                                      0x000000D8
#define PWRMGR_GPIO72_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO72_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO72_A_EVENT_GPIO72_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO72_A_EVENT_GPIO72_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO72_A_EVENT_GPIO72_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO72_A_EVENT_GPIO72_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO72_A_EVENT_GPIO72_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO72_A_EVENT_GPIO72_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO73_A_EVENT_OFFSET                                      0x000000DC
#define PWRMGR_GPIO73_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO73_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO73_A_EVENT_GPIO73_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO73_A_EVENT_GPIO73_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO73_A_EVENT_GPIO73_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO73_A_EVENT_GPIO73_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO73_A_EVENT_GPIO73_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO73_A_EVENT_GPIO73_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO74_A_EVENT_OFFSET                                      0x000000E0
#define PWRMGR_GPIO74_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO74_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO74_A_EVENT_GPIO74_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO74_A_EVENT_GPIO74_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO74_A_EVENT_GPIO74_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO74_A_EVENT_GPIO74_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO74_A_EVENT_GPIO74_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO74_A_EVENT_GPIO74_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO95_A_EVENT_OFFSET                                      0x000000E4
#define PWRMGR_GPIO95_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO95_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO95_A_EVENT_GPIO95_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO95_A_EVENT_GPIO95_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO95_A_EVENT_GPIO95_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO95_A_EVENT_GPIO95_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO95_A_EVENT_GPIO95_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO95_A_EVENT_GPIO95_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO96_A_EVENT_OFFSET                                      0x000000E8
#define PWRMGR_GPIO96_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO96_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO96_A_EVENT_GPIO96_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO96_A_EVENT_GPIO96_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO96_A_EVENT_GPIO96_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO96_A_EVENT_GPIO96_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO96_A_EVENT_GPIO96_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO96_A_EVENT_GPIO96_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO99_A_EVENT_OFFSET                                      0x000000EC
#define PWRMGR_GPIO99_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO99_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO99_A_EVENT_GPIO99_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO99_A_EVENT_GPIO99_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO99_A_EVENT_GPIO99_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO99_A_EVENT_GPIO99_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO99_A_EVENT_GPIO99_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO99_A_EVENT_GPIO99_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO100_A_EVENT_OFFSET                                     0x000000F0
#define PWRMGR_GPIO100_A_EVENT_TYPE                                       UInt32
#define PWRMGR_GPIO100_A_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_GPIO100_A_EVENT_GPIO100_A_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_GPIO100_A_EVENT_GPIO100_A_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_GPIO100_A_EVENT_GPIO100_A_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_GPIO100_A_EVENT_GPIO100_A_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_GPIO100_A_EVENT_GPIO100_A_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_GPIO100_A_EVENT_GPIO100_A_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_GPIO111_A_EVENT_OFFSET                                     0x000000F4
#define PWRMGR_GPIO111_A_EVENT_TYPE                                       UInt32
#define PWRMGR_GPIO111_A_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_GPIO111_A_EVENT_GPIO111_A_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_GPIO111_A_EVENT_GPIO111_A_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_GPIO111_A_EVENT_GPIO111_A_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_GPIO111_A_EVENT_GPIO111_A_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_GPIO111_A_EVENT_GPIO111_A_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_GPIO111_A_EVENT_GPIO111_A_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_GPIO18_A_EVENT_OFFSET                                      0x000000F8
#define PWRMGR_GPIO18_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO18_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO18_A_EVENT_GPIO18_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO18_A_EVENT_GPIO18_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO18_A_EVENT_GPIO18_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO18_A_EVENT_GPIO18_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO18_A_EVENT_GPIO18_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO18_A_EVENT_GPIO18_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO19_A_EVENT_OFFSET                                      0x000000FC
#define PWRMGR_GPIO19_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO19_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO19_A_EVENT_GPIO19_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO19_A_EVENT_GPIO19_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO19_A_EVENT_GPIO19_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO19_A_EVENT_GPIO19_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO19_A_EVENT_GPIO19_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO19_A_EVENT_GPIO19_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO20_A_EVENT_OFFSET                                      0x00000100
#define PWRMGR_GPIO20_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO20_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO20_A_EVENT_GPIO20_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO20_A_EVENT_GPIO20_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO20_A_EVENT_GPIO20_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO20_A_EVENT_GPIO20_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO20_A_EVENT_GPIO20_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO20_A_EVENT_GPIO20_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO89_A_EVENT_OFFSET                                      0x00000104
#define PWRMGR_GPIO89_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO89_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO89_A_EVENT_GPIO89_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO89_A_EVENT_GPIO89_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO89_A_EVENT_GPIO89_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO89_A_EVENT_GPIO89_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO89_A_EVENT_GPIO89_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO89_A_EVENT_GPIO89_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO90_A_EVENT_OFFSET                                      0x00000108
#define PWRMGR_GPIO90_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO90_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO90_A_EVENT_GPIO90_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO90_A_EVENT_GPIO90_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO90_A_EVENT_GPIO90_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO90_A_EVENT_GPIO90_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO90_A_EVENT_GPIO90_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO90_A_EVENT_GPIO90_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO91_A_EVENT_OFFSET                                      0x0000010C
#define PWRMGR_GPIO91_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO91_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO91_A_EVENT_GPIO91_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO91_A_EVENT_GPIO91_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO91_A_EVENT_GPIO91_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO91_A_EVENT_GPIO91_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO91_A_EVENT_GPIO91_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO91_A_EVENT_GPIO91_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO92_A_EVENT_OFFSET                                      0x00000110
#define PWRMGR_GPIO92_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO92_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO92_A_EVENT_GPIO92_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO92_A_EVENT_GPIO92_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO92_A_EVENT_GPIO92_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO92_A_EVENT_GPIO92_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO92_A_EVENT_GPIO92_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO92_A_EVENT_GPIO92_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO93_A_EVENT_OFFSET                                      0x00000114
#define PWRMGR_GPIO93_A_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO93_A_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO93_A_EVENT_GPIO93_A_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO93_A_EVENT_GPIO93_A_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO93_A_EVENT_GPIO93_A_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO93_A_EVENT_GPIO93_A_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO93_A_EVENT_GPIO93_A_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO93_A_EVENT_GPIO93_A_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO18_B_EVENT_OFFSET                                      0x00000118
#define PWRMGR_GPIO18_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO18_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO18_B_EVENT_GPIO18_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO18_B_EVENT_GPIO18_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO18_B_EVENT_GPIO18_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO18_B_EVENT_GPIO18_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO18_B_EVENT_GPIO18_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO18_B_EVENT_GPIO18_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO19_B_EVENT_OFFSET                                      0x0000011C
#define PWRMGR_GPIO19_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO19_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO19_B_EVENT_GPIO19_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO19_B_EVENT_GPIO19_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO19_B_EVENT_GPIO19_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO19_B_EVENT_GPIO19_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO19_B_EVENT_GPIO19_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO19_B_EVENT_GPIO19_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO20_B_EVENT_OFFSET                                      0x00000120
#define PWRMGR_GPIO20_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO20_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO20_B_EVENT_GPIO20_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO20_B_EVENT_GPIO20_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO20_B_EVENT_GPIO20_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO20_B_EVENT_GPIO20_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO20_B_EVENT_GPIO20_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO20_B_EVENT_GPIO20_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO89_B_EVENT_OFFSET                                      0x00000124
#define PWRMGR_GPIO89_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO89_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO89_B_EVENT_GPIO89_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO89_B_EVENT_GPIO89_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO89_B_EVENT_GPIO89_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO89_B_EVENT_GPIO89_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO89_B_EVENT_GPIO89_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO89_B_EVENT_GPIO89_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO90_B_EVENT_OFFSET                                      0x00000128
#define PWRMGR_GPIO90_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO90_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO90_B_EVENT_GPIO90_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO90_B_EVENT_GPIO90_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO90_B_EVENT_GPIO90_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO90_B_EVENT_GPIO90_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO90_B_EVENT_GPIO90_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO90_B_EVENT_GPIO90_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO91_B_EVENT_OFFSET                                      0x0000012C
#define PWRMGR_GPIO91_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO91_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO91_B_EVENT_GPIO91_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO91_B_EVENT_GPIO91_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO91_B_EVENT_GPIO91_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO91_B_EVENT_GPIO91_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO91_B_EVENT_GPIO91_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO91_B_EVENT_GPIO91_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO92_B_EVENT_OFFSET                                      0x00000130
#define PWRMGR_GPIO92_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO92_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO92_B_EVENT_GPIO92_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO92_B_EVENT_GPIO92_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO92_B_EVENT_GPIO92_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO92_B_EVENT_GPIO92_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO92_B_EVENT_GPIO92_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO92_B_EVENT_GPIO92_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO93_B_EVENT_OFFSET                                      0x00000134
#define PWRMGR_GPIO93_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO93_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO93_B_EVENT_GPIO93_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO93_B_EVENT_GPIO93_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO93_B_EVENT_GPIO93_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO93_B_EVENT_GPIO93_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO93_B_EVENT_GPIO93_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO93_B_EVENT_GPIO93_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO29_B_EVENT_OFFSET                                      0x00000138
#define PWRMGR_GPIO29_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO29_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO29_B_EVENT_GPIO29_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO29_B_EVENT_GPIO29_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO29_B_EVENT_GPIO29_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO29_B_EVENT_GPIO29_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO29_B_EVENT_GPIO29_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO29_B_EVENT_GPIO29_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO32_B_EVENT_OFFSET                                      0x0000013C
#define PWRMGR_GPIO32_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO32_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO32_B_EVENT_GPIO32_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO32_B_EVENT_GPIO32_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO32_B_EVENT_GPIO32_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO32_B_EVENT_GPIO32_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO32_B_EVENT_GPIO32_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO32_B_EVENT_GPIO32_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO33_B_EVENT_OFFSET                                      0x00000140
#define PWRMGR_GPIO33_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO33_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO33_B_EVENT_GPIO33_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO33_B_EVENT_GPIO33_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO33_B_EVENT_GPIO33_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO33_B_EVENT_GPIO33_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO33_B_EVENT_GPIO33_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO33_B_EVENT_GPIO33_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO43_B_EVENT_OFFSET                                      0x00000144
#define PWRMGR_GPIO43_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO43_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO43_B_EVENT_GPIO43_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO43_B_EVENT_GPIO43_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO43_B_EVENT_GPIO43_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO43_B_EVENT_GPIO43_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO43_B_EVENT_GPIO43_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO43_B_EVENT_GPIO43_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO44_B_EVENT_OFFSET                                      0x00000148
#define PWRMGR_GPIO44_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO44_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO44_B_EVENT_GPIO44_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO44_B_EVENT_GPIO44_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO44_B_EVENT_GPIO44_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO44_B_EVENT_GPIO44_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO44_B_EVENT_GPIO44_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO44_B_EVENT_GPIO44_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO45_B_EVENT_OFFSET                                      0x0000014C
#define PWRMGR_GPIO45_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO45_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO45_B_EVENT_GPIO45_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO45_B_EVENT_GPIO45_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO45_B_EVENT_GPIO45_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO45_B_EVENT_GPIO45_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO45_B_EVENT_GPIO45_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO45_B_EVENT_GPIO45_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO46_B_EVENT_OFFSET                                      0x00000150
#define PWRMGR_GPIO46_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO46_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO46_B_EVENT_GPIO46_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO46_B_EVENT_GPIO46_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO46_B_EVENT_GPIO46_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO46_B_EVENT_GPIO46_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO46_B_EVENT_GPIO46_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO46_B_EVENT_GPIO46_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO47_B_EVENT_OFFSET                                      0x00000154
#define PWRMGR_GPIO47_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO47_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO47_B_EVENT_GPIO47_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO47_B_EVENT_GPIO47_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO47_B_EVENT_GPIO47_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO47_B_EVENT_GPIO47_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO47_B_EVENT_GPIO47_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO47_B_EVENT_GPIO47_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO48_B_EVENT_OFFSET                                      0x00000158
#define PWRMGR_GPIO48_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO48_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO48_B_EVENT_GPIO48_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO48_B_EVENT_GPIO48_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO48_B_EVENT_GPIO48_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO48_B_EVENT_GPIO48_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO48_B_EVENT_GPIO48_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO48_B_EVENT_GPIO48_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO71_B_EVENT_OFFSET                                      0x0000015C
#define PWRMGR_GPIO71_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO71_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO71_B_EVENT_GPIO71_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO71_B_EVENT_GPIO71_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO71_B_EVENT_GPIO71_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO71_B_EVENT_GPIO71_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO71_B_EVENT_GPIO71_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO71_B_EVENT_GPIO71_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO72_B_EVENT_OFFSET                                      0x00000160
#define PWRMGR_GPIO72_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO72_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO72_B_EVENT_GPIO72_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO72_B_EVENT_GPIO72_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO72_B_EVENT_GPIO72_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO72_B_EVENT_GPIO72_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO72_B_EVENT_GPIO72_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO72_B_EVENT_GPIO72_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO73_B_EVENT_OFFSET                                      0x00000164
#define PWRMGR_GPIO73_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO73_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO73_B_EVENT_GPIO73_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO73_B_EVENT_GPIO73_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO73_B_EVENT_GPIO73_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO73_B_EVENT_GPIO73_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO73_B_EVENT_GPIO73_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO73_B_EVENT_GPIO73_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO74_B_EVENT_OFFSET                                      0x00000168
#define PWRMGR_GPIO74_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO74_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO74_B_EVENT_GPIO74_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO74_B_EVENT_GPIO74_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO74_B_EVENT_GPIO74_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO74_B_EVENT_GPIO74_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO74_B_EVENT_GPIO74_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO74_B_EVENT_GPIO74_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO95_B_EVENT_OFFSET                                      0x0000016C
#define PWRMGR_GPIO95_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO95_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO95_B_EVENT_GPIO95_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO95_B_EVENT_GPIO95_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO95_B_EVENT_GPIO95_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO95_B_EVENT_GPIO95_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO95_B_EVENT_GPIO95_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO95_B_EVENT_GPIO95_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO96_B_EVENT_OFFSET                                      0x00000170
#define PWRMGR_GPIO96_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO96_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO96_B_EVENT_GPIO96_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO96_B_EVENT_GPIO96_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO96_B_EVENT_GPIO96_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO96_B_EVENT_GPIO96_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO96_B_EVENT_GPIO96_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO96_B_EVENT_GPIO96_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO99_B_EVENT_OFFSET                                      0x00000174
#define PWRMGR_GPIO99_B_EVENT_TYPE                                        UInt32
#define PWRMGR_GPIO99_B_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_GPIO99_B_EVENT_GPIO99_B_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_GPIO99_B_EVENT_GPIO99_B_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_GPIO99_B_EVENT_GPIO99_B_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_GPIO99_B_EVENT_GPIO99_B_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_GPIO99_B_EVENT_GPIO99_B_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_GPIO99_B_EVENT_GPIO99_B_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_GPIO100_B_EVENT_OFFSET                                     0x00000178
#define PWRMGR_GPIO100_B_EVENT_TYPE                                       UInt32
#define PWRMGR_GPIO100_B_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_GPIO100_B_EVENT_GPIO100_B_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_GPIO100_B_EVENT_GPIO100_B_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_GPIO100_B_EVENT_GPIO100_B_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_GPIO100_B_EVENT_GPIO100_B_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_GPIO100_B_EVENT_GPIO100_B_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_GPIO100_B_EVENT_GPIO100_B_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_GPIO111_B_EVENT_OFFSET                                     0x0000017C
#define PWRMGR_GPIO111_B_EVENT_TYPE                                       UInt32
#define PWRMGR_GPIO111_B_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_GPIO111_B_EVENT_GPIO111_B_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_GPIO111_B_EVENT_GPIO111_B_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_GPIO111_B_EVENT_GPIO111_B_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_GPIO111_B_EVENT_GPIO111_B_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_GPIO111_B_EVENT_GPIO111_B_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_GPIO111_B_EVENT_GPIO111_B_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_COMMON_TIMER_0_EVENT_OFFSET                                0x00000180
#define PWRMGR_COMMON_TIMER_0_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_0_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_1_EVENT_OFFSET                                0x00000184
#define PWRMGR_COMMON_TIMER_1_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_1_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_2_EVENT_OFFSET                                0x00000188
#define PWRMGR_COMMON_TIMER_2_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_2_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_3_EVENT_OFFSET                                0x0000018C
#define PWRMGR_COMMON_TIMER_3_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_3_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_4_EVENT_OFFSET                                0x00000190
#define PWRMGR_COMMON_TIMER_4_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_4_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_INT_TO_AC_EVENT_OFFSET                              0x00000194
#define PWRMGR_COMMON_INT_TO_AC_EVENT_TYPE                                UInt32
#define PWRMGR_COMMON_INT_TO_AC_EVENT_RESERVED_MASK                       0xFFFFFFF8
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_TZCFG_INT_TO_AC_EVENT_OFFSET                               0x00000198
#define PWRMGR_TZCFG_INT_TO_AC_EVENT_TYPE                                 UInt32
#define PWRMGR_TZCFG_INT_TO_AC_EVENT_RESERVED_MASK                        0xFFFFFFF8
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_DMA_REQUEST_EVENT_OFFSET                                   0x0000019C
#define PWRMGR_DMA_REQUEST_EVENT_TYPE                                     UInt32
#define PWRMGR_DMA_REQUEST_EVENT_RESERVED_MASK                            0xFFFFFFF8
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_CONDITION_ACTIVE_SHIFT    0
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_CONDITION_ACTIVE_MASK     0x00000001

#define PWRMGR_MODEM1_EVENT_OFFSET                                        0x000001A0
#define PWRMGR_MODEM1_EVENT_TYPE                                          UInt32
#define PWRMGR_MODEM1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MODEM1_EVENT_MODEM1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MODEM1_EVENT_MODEM1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MODEM1_EVENT_MODEM1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MODEM1_EVENT_MODEM1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MODEM1_EVENT_MODEM1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MODEM1_EVENT_MODEM1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MODEM2_EVENT_OFFSET                                        0x000001A4
#define PWRMGR_MODEM2_EVENT_TYPE                                          UInt32
#define PWRMGR_MODEM2_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MODEM2_EVENT_MODEM2_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MODEM2_EVENT_MODEM2_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MODEM2_EVENT_MODEM2_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MODEM2_EVENT_MODEM2_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MODEM2_EVENT_MODEM2_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MODEM2_EVENT_MODEM2_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SD1DAT1DAT3_EVENT_OFFSET                                   0x000001A8
#define PWRMGR_SD1DAT1DAT3_EVENT_TYPE                                     UInt32
#define PWRMGR_SD1DAT1DAT3_EVENT_RESERVED_MASK                            0xFFFFFFF8
#define    PWRMGR_SD1DAT1DAT3_EVENT_SD1DAT1DAT3_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SD1DAT1DAT3_EVENT_SD1DAT1DAT3_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SD1DAT1DAT3_EVENT_SD1DAT1DAT3_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SD1DAT1DAT3_EVENT_SD1DAT1DAT3_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SD1DAT1DAT3_EVENT_SD1DAT1DAT3_CONDITION_ACTIVE_SHIFT    0
#define    PWRMGR_SD1DAT1DAT3_EVENT_SD1DAT1DAT3_CONDITION_ACTIVE_MASK     0x00000001

#define PWRMGR_BRIDGE_TO_AC_EVENT_OFFSET                                  0x000001AC
#define PWRMGR_BRIDGE_TO_AC_EVENT_TYPE                                    UInt32
#define PWRMGR_BRIDGE_TO_AC_EVENT_RESERVED_MASK                           0xFFFFFFF8
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_CONDITION_ACTIVE_SHIFT  0
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_CONDITION_ACTIVE_MASK   0x00000001

#define PWRMGR_BRIDGE_TO_MODEM_EVENT_OFFSET                               0x000001B0
#define PWRMGR_BRIDGE_TO_MODEM_EVENT_TYPE                                 UInt32
#define PWRMGR_BRIDGE_TO_MODEM_EVENT_RESERVED_MASK                        0xFFFFFFF8
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_OFFSET                         0x000001B4
#define PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_TYPE                           UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_RESERVED_MASK                  0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_USBOTG_EVENT_OFFSET                                        0x000001BC
#define PWRMGR_USBOTG_EVENT_TYPE                                          UInt32
#define PWRMGR_USBOTG_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_USBOTG_EVENT_USBOTG_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_USBOTG_EVENT_USBOTG_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_USBOTG_EVENT_USBOTG_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_USBOTG_EVENT_USBOTG_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_USBOTG_EVENT_USBOTG_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_USBOTG_EVENT_USBOTG_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO_EXP_IRQ_EVENT_OFFSET                                  0x000001C0
#define PWRMGR_GPIO_EXP_IRQ_EVENT_TYPE                                    UInt32
#define PWRMGR_GPIO_EXP_IRQ_EVENT_RESERVED_MASK                           0xFFFFFFF8
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_CONDITION_ACTIVE_SHIFT  0
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_CONDITION_ACTIVE_MASK   0x00000001

#define PWRMGR_DBR_IRQ_EVENT_OFFSET                                       0x000001C4
#define PWRMGR_DBR_IRQ_EVENT_TYPE                                         UInt32
#define PWRMGR_DBR_IRQ_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_ACI_EVENT_OFFSET                                           0x000001C8
#define PWRMGR_ACI_EVENT_TYPE                                             UInt32
#define PWRMGR_ACI_EVENT_RESERVED_MASK                                    0xFFFFFFF8
#define    PWRMGR_ACI_EVENT_ACI_POSEDGE_CONDITION_ENABLE_SHIFT            2
#define    PWRMGR_ACI_EVENT_ACI_POSEDGE_CONDITION_ENABLE_MASK             0x00000004
#define    PWRMGR_ACI_EVENT_ACI_NEGEDGE_CONDITION_ENABLE_SHIFT            1
#define    PWRMGR_ACI_EVENT_ACI_NEGEDGE_CONDITION_ENABLE_MASK             0x00000002
#define    PWRMGR_ACI_EVENT_ACI_CONDITION_ACTIVE_SHIFT                    0
#define    PWRMGR_ACI_EVENT_ACI_CONDITION_ACTIVE_MASK                     0x00000001

#define PWRMGR_PHY_RESUME_EVENT_OFFSET                                    0x000001CC
#define PWRMGR_PHY_RESUME_EVENT_TYPE                                      UInt32
#define PWRMGR_PHY_RESUME_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_PHY_RESUME_EVENT_PHY_RESUME_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_PHY_RESUME_EVENT_PHY_RESUME_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_PHY_RESUME_EVENT_PHY_RESUME_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_PHY_RESUME_EVENT_PHY_RESUME_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_PHY_RESUME_EVENT_PHY_RESUME_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_PHY_RESUME_EVENT_PHY_RESUME_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_MODEMBUS_ACTIVE_EVENT_OFFSET                               0x000001D0
#define PWRMGR_MODEMBUS_ACTIVE_EVENT_TYPE                                 UInt32
#define PWRMGR_MODEMBUS_ACTIVE_EVENT_RESERVED_MASK                        0xFFFFFFF8
#define    PWRMGR_MODEMBUS_ACTIVE_EVENT_MODEMBUS_ACTIVE_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_MODEMBUS_ACTIVE_EVENT_MODEMBUS_ACTIVE_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_MODEMBUS_ACTIVE_EVENT_MODEMBUS_ACTIVE_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_MODEMBUS_ACTIVE_EVENT_MODEMBUS_ACTIVE_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_MODEMBUS_ACTIVE_EVENT_MODEMBUS_ACTIVE_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_MODEMBUS_ACTIVE_EVENT_MODEMBUS_ACTIVE_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_SOFTWARE_0_EVENT_OFFSET                                    0x000001D4
#define PWRMGR_SOFTWARE_0_EVENT_TYPE                                      UInt32
#define PWRMGR_SOFTWARE_0_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_SOFTWARE_1_EVENT_OFFSET                                    0x000001D8
#define PWRMGR_SOFTWARE_1_EVENT_TYPE                                      UInt32
#define PWRMGR_SOFTWARE_1_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_SOFTWARE_2_EVENT_OFFSET                                    0x000001DC
#define PWRMGR_SOFTWARE_2_EVENT_TYPE                                      UInt32
#define PWRMGR_SOFTWARE_2_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_LCDTE_VI_ARM_CORE_POLICY_OFFSET                            0x00000800
#define PWRMGR_LCDTE_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_LCDTE_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFFFFFC00
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_AC_SHIFT     9
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_AC_MASK      0x00000200
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_ATL_SHIFT    8
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_ATL_MASK     0x00000100
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_POLICY_MASK  0x000000E0
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2_VI_ARM_CORE_POLICY_OFFSET                             0x00000804
#define PWRMGR_SSP2_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_SSP2_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFFFFFC00
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_MODEM_PM_AC_SHIFT       9
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_MODEM_PM_AC_MASK        0x00000200
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_MODEM_PM_ATL_SHIFT      8
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_MODEM_PM_ATL_MASK       0x00000100
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_MODEM_PM_POLICY_SHIFT   5
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_MODEM_PM_POLICY_MASK    0x000000E0
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2_VI_ARM_CORE_POLICY_SSP2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1_VI_ARM_CORE_POLICY_OFFSET                             0x00000810
#define PWRMGR_SSP1_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_SSP1_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFFFFFC00
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_MODEM_PM_AC_SHIFT       9
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_MODEM_PM_AC_MASK        0x00000200
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_MODEM_PM_ATL_SHIFT      8
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_MODEM_PM_ATL_MASK       0x00000100
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_MODEM_PM_POLICY_SHIFT   5
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_MODEM_PM_POLICY_MASK    0x000000E0
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1_VI_ARM_CORE_POLICY_SSP1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0_VI_ARM_CORE_POLICY_OFFSET                             0x0000081C
#define PWRMGR_SSP0_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_SSP0_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFFFFFC00
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_MODEM_PM_AC_SHIFT       9
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_MODEM_PM_AC_MASK        0x00000200
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_MODEM_PM_ATL_SHIFT      8
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_MODEM_PM_ATL_MASK       0x00000100
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_MODEM_PM_POLICY_SHIFT   5
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_MODEM_PM_POLICY_MASK    0x000000E0
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0_VI_ARM_CORE_POLICY_SSP0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CLKS_VI_ARM_CORE_POLICY_OFFSET                             0x00000828
#define PWRMGR_CLKS_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_CLKS_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFFFFFC00
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_MODEM_PM_AC_SHIFT       9
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_MODEM_PM_AC_MASK        0x00000200
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_MODEM_PM_ATL_SHIFT      8
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_MODEM_PM_ATL_MASK       0x00000100
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_MODEM_PM_POLICY_SHIFT   5
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_MODEM_PM_POLICY_MASK    0x000000E0
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_CLKS_VI_ARM_CORE_POLICY_CLKS_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UART1_VI_ARM_CORE_POLICY_OFFSET                            0x00000834
#define PWRMGR_UART1_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_UART1_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFFFFFC00
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_MODEM_PM_AC_SHIFT     9
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_MODEM_PM_AC_MASK      0x00000200
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_MODEM_PM_ATL_SHIFT    8
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_MODEM_PM_ATL_MASK     0x00000100
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_MODEM_PM_POLICY_MASK  0x000000E0
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_UART1_VI_ARM_CORE_POLICY_UART1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UART2_VI_ARM_CORE_POLICY_OFFSET                            0x0000083C
#define PWRMGR_UART2_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_UART2_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFFFFFC00
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_MODEM_PM_AC_SHIFT     9
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_MODEM_PM_AC_MASK      0x00000200
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_MODEM_PM_ATL_SHIFT    8
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_MODEM_PM_ATL_MASK     0x00000100
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_MODEM_PM_POLICY_MASK  0x000000E0
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_UART2_VI_ARM_CORE_POLICY_UART2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIM_VI_ARM_CORE_POLICY_OFFSET                              0x00000844
#define PWRMGR_SIM_VI_ARM_CORE_POLICY_TYPE                                UInt32
#define PWRMGR_SIM_VI_ARM_CORE_POLICY_RESERVED_MASK                       0xFFFFFC00
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_MODEM_PM_AC_SHIFT         9
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_MODEM_PM_AC_MASK          0x00000200
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_MODEM_PM_ATL_SHIFT        8
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_MODEM_PM_ATL_MASK         0x00000100
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_MODEM_PM_POLICY_SHIFT     5
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_MODEM_PM_POLICY_MASK      0x000000E0
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_ARM_CORE_PM_AC_SHIFT      4
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_ARM_CORE_PM_AC_MASK       0x00000010
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_ARM_CORE_PM_ATL_SHIFT     3
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_ARM_CORE_PM_ATL_MASK      0x00000008
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_ARM_CORE_PM_POLICY_SHIFT  0
#define    PWRMGR_SIM_VI_ARM_CORE_POLICY_SIM_PI_ARM_CORE_PM_POLICY_MASK   0x00000007

#define PWRMGR_MMC_VI_ARM_CORE_POLICY_OFFSET                              0x0000084C
#define PWRMGR_MMC_VI_ARM_CORE_POLICY_TYPE                                UInt32
#define PWRMGR_MMC_VI_ARM_CORE_POLICY_RESERVED_MASK                       0xFFFFFC00
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_MODEM_PM_AC_SHIFT         9
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_MODEM_PM_AC_MASK          0x00000200
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_MODEM_PM_ATL_SHIFT        8
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_MODEM_PM_ATL_MASK         0x00000100
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_MODEM_PM_POLICY_SHIFT     5
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_MODEM_PM_POLICY_MASK      0x000000E0
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_ARM_CORE_PM_AC_SHIFT      4
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_ARM_CORE_PM_AC_MASK       0x00000010
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_ARM_CORE_PM_ATL_SHIFT     3
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_ARM_CORE_PM_ATL_MASK      0x00000008
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_ARM_CORE_PM_POLICY_SHIFT  0
#define    PWRMGR_MMC_VI_ARM_CORE_POLICY_MMC_PI_ARM_CORE_PM_POLICY_MASK   0x00000007

#define PWRMGR_SDIO_VI_ARM_CORE_POLICY_OFFSET                             0x0000085C
#define PWRMGR_SDIO_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_SDIO_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFFFFFC00
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_MODEM_PM_AC_SHIFT       9
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_MODEM_PM_AC_MASK        0x00000200
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_MODEM_PM_ATL_SHIFT      8
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_MODEM_PM_ATL_MASK       0x00000100
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_MODEM_PM_POLICY_SHIFT   5
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_MODEM_PM_POLICY_MASK    0x000000E0
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SDIO_VI_ARM_CORE_POLICY_SDIO_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_OFFSET                          0x00000864
#define PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFFFFFC00
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_MODEM_PM_AC_MASK  0x00000200
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SLIMBUS_VI_ARM_CORE_POLICY_SLIMBUS_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_JTAG_VI_ARM_CORE_POLICY_OFFSET                             0x0000086C
#define PWRMGR_JTAG_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_JTAG_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFFFFFC00
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_MODEM_PM_AC_SHIFT       9
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_MODEM_PM_AC_MASK        0x00000200
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_MODEM_PM_ATL_SHIFT      8
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_MODEM_PM_ATL_MASK       0x00000100
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_MODEM_PM_POLICY_SHIFT   5
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_MODEM_PM_POLICY_MASK    0x000000E0
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_JTAG_VI_ARM_CORE_POLICY_JTAG_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_OFFSET                           0x00000874
#define PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFFFFFC00
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_MODEM_PM_AC_SHIFT   9
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_MODEM_PM_AC_MASK    0x00000200
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_MODEM_PM_ATL_SHIFT  8
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_MODEM_PM_ATL_MASK   0x00000100
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEYPAD_VI_ARM_CORE_POLICY_KEYPAD_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_OFFSET                         0x00000894
#define PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_TYPE                           UInt32
#define PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_RESERVED_MASK                  0xFFFFFC00
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MISC_WKP_VI_ARM_CORE_POLICY_MISC_WKP_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BATRM_VI_ARM_CORE_POLICY_OFFSET                            0x000008A0
#define PWRMGR_BATRM_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_BATRM_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFFFFFC00
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_AC_SHIFT     9
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_AC_MASK      0x00000200
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_ATL_SHIFT    8
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_ATL_MASK     0x00000100
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_POLICY_MASK  0x000000E0
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USB_VI_ARM_CORE_POLICY_OFFSET                              0x000008A4
#define PWRMGR_USB_VI_ARM_CORE_POLICY_TYPE                                UInt32
#define PWRMGR_USB_VI_ARM_CORE_POLICY_RESERVED_MASK                       0xFFFFFC00
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_MODEM_PM_AC_SHIFT         9
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_MODEM_PM_AC_MASK          0x00000200
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_MODEM_PM_ATL_SHIFT        8
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_MODEM_PM_ATL_MASK         0x00000100
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_MODEM_PM_POLICY_SHIFT     5
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_MODEM_PM_POLICY_MASK      0x000000E0
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_ARM_CORE_PM_AC_SHIFT      4
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_ARM_CORE_PM_AC_MASK       0x00000010
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_ARM_CORE_PM_ATL_SHIFT     3
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_ARM_CORE_PM_ATL_MASK      0x00000008
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_ARM_CORE_PM_POLICY_SHIFT  0
#define    PWRMGR_USB_VI_ARM_CORE_POLICY_USB_PI_ARM_CORE_PM_POLICY_MASK   0x00000007

#define PWRMGR_RXD_VI_ARM_CORE_POLICY_OFFSET                              0x000008AC
#define PWRMGR_RXD_VI_ARM_CORE_POLICY_TYPE                                UInt32
#define PWRMGR_RXD_VI_ARM_CORE_POLICY_RESERVED_MASK                       0xFFFFFC00
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_MODEM_PM_AC_SHIFT         9
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_MODEM_PM_AC_MASK          0x00000200
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_MODEM_PM_ATL_SHIFT        8
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_MODEM_PM_ATL_MASK         0x00000100
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_MODEM_PM_POLICY_SHIFT     5
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_MODEM_PM_POLICY_MASK      0x000000E0
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_ARM_CORE_PM_AC_SHIFT      4
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_ARM_CORE_PM_AC_MASK       0x00000010
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_ARM_CORE_PM_ATL_SHIFT     3
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_ARM_CORE_PM_ATL_MASK      0x00000008
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_ARM_CORE_PM_POLICY_SHIFT  0
#define    PWRMGR_RXD_VI_ARM_CORE_POLICY_RXD_PI_ARM_CORE_PM_POLICY_MASK   0x00000007

#define PWRMGR_GPIOA_VI_ARM_CORE_POLICY_OFFSET                            0x000008B0
#define PWRMGR_GPIOA_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_GPIOA_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFFFFFC00
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_MODEM_PM_AC_SHIFT     9
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_MODEM_PM_AC_MASK      0x00000200
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_MODEM_PM_ATL_SHIFT    8
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_MODEM_PM_ATL_MASK     0x00000100
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_MODEM_PM_POLICY_MASK  0x000000E0
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIOA_VI_ARM_CORE_POLICY_GPIOA_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIOB_VI_ARM_CORE_POLICY_OFFSET                            0x00000918
#define PWRMGR_GPIOB_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_GPIOB_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFFFFFC00
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_MODEM_PM_AC_SHIFT     9
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_MODEM_PM_AC_MASK      0x00000200
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_MODEM_PM_ATL_SHIFT    8
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_MODEM_PM_ATL_MASK     0x00000100
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_MODEM_PM_POLICY_MASK  0x000000E0
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIOB_VI_ARM_CORE_POLICY_GPIOB_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_OFFSET                   0x00000980
#define PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFFFFFC00
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_OFFSET                   0x00000984
#define PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFFFFFC00
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_OFFSET                   0x00000988
#define PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFFFFFC00
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_OFFSET                   0x0000098C
#define PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFFFFFC00
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_OFFSET                   0x00000990
#define PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFFFFFC00
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_OFFSET                 0x00000994
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_TYPE                   UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_RESERVED_MASK          0xFFFFFC00
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_OFFSET                  0x00000998
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TYPE                    UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_RESERVED_MASK           0xFFFFFC00
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_OFFSET                      0x0000099C
#define PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_TYPE                        UInt32
#define PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_RESERVED_MASK               0xFFFFFC00
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_ARM_CORE_POLICY_OFFSET                           0x000009A0
#define PWRMGR_MODEM1_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MODEM1_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFFFFFC00
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_AC_SHIFT   9
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_AC_MASK    0x00000200
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_ATL_SHIFT  8
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_ATL_MASK   0x00000100
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM2_VI_ARM_CORE_POLICY_OFFSET                           0x000009A4
#define PWRMGR_MODEM2_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MODEM2_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFFFFFC00
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_AC_SHIFT   9
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_AC_MASK    0x00000200
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_ATL_SHIFT  8
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_ATL_MASK   0x00000100
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_OFFSET                      0x000009A8
#define PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_TYPE                        UInt32
#define PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_RESERVED_MASK               0xFFFFFC00
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_CORE_POLICY_SD1DAT1DAT3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_OFFSET                     0x000009AC
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_TYPE                       UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_RESERVED_MASK              0xFFFFFC00
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_OFFSET                  0x000009B0
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_TYPE                    UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_RESERVED_MASK           0xFFFFFC00
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_OFFSET            0x000009B4
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_TYPE              UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_RESERVED_MASK     0xFFFFFC00
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_ARM_CORE_POLICY_OFFSET                           0x000009BC
#define PWRMGR_USBOTG_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_USBOTG_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFFFFFC00
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_AC_SHIFT   9
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_AC_MASK    0x00000200
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_ATL_SHIFT  8
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_ATL_MASK   0x00000100
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_OFFSET                     0x000009C0
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_TYPE                       UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_RESERVED_MASK              0xFFFFFC00
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_OFFSET                          0x000009C4
#define PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFFFFFC00
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_AC_MASK  0x00000200
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_ACI_VI_ARM_CORE_POLICY_OFFSET                              0x000009C8
#define PWRMGR_ACI_VI_ARM_CORE_POLICY_TYPE                                UInt32
#define PWRMGR_ACI_VI_ARM_CORE_POLICY_RESERVED_MASK                       0xFFFFFC00
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_AC_SHIFT         9
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_AC_MASK          0x00000200
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_ATL_SHIFT        8
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_ATL_MASK         0x00000100
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_POLICY_SHIFT     5
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_POLICY_MASK      0x000000E0
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_AC_SHIFT      4
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_AC_MASK       0x00000010
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_ATL_SHIFT     3
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_ATL_MASK      0x00000008
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_POLICY_SHIFT  0
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_POLICY_MASK   0x00000007

#define PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_OFFSET                       0x000009CC
#define PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFFFFFC00
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_PHY_RESUME_VI_ARM_CORE_POLICY_PHY_RESUME_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_OFFSET                  0x000009D0
#define PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_TYPE                    UInt32
#define PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_RESERVED_MASK           0xFFFFFC00
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_CORE_POLICY_MODEMBUS_ACTIVE_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_OFFSET                       0x000009D4
#define PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFFFFFC00
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_OFFSET                       0x000009D8
#define PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFFFFFC00
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_OFFSET                       0x000009DC
#define PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFFFFFC00
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_AC_SHIFT 9
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_AC_MASK 0x00000200
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_ATL_SHIFT 8
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_ATL_MASK 0x00000100
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_POLICY_SHIFT 5
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_POLICY_MASK 0x000000E0
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_LCDTE_VI_MM_POLICY_OFFSET                                  0x00001000
#define PWRMGR_LCDTE_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_LCDTE_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0FF
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_POLICY_MASK           0x00000700

#define PWRMGR_SSP2_VI_MM_POLICY_OFFSET                                   0x00001004
#define PWRMGR_SSP2_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_SSP2_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0FF
#define    PWRMGR_SSP2_VI_MM_POLICY_SSP2_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_SSP2_VI_MM_POLICY_SSP2_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_SSP2_VI_MM_POLICY_SSP2_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_SSP2_VI_MM_POLICY_SSP2_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_SSP2_VI_MM_POLICY_SSP2_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_SSP2_VI_MM_POLICY_SSP2_PI_MM_PM_POLICY_MASK             0x00000700

#define PWRMGR_SSP1_VI_MM_POLICY_OFFSET                                   0x00001010
#define PWRMGR_SSP1_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_SSP1_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0FF
#define    PWRMGR_SSP1_VI_MM_POLICY_SSP1_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_SSP1_VI_MM_POLICY_SSP1_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_SSP1_VI_MM_POLICY_SSP1_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_SSP1_VI_MM_POLICY_SSP1_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_SSP1_VI_MM_POLICY_SSP1_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_SSP1_VI_MM_POLICY_SSP1_PI_MM_PM_POLICY_MASK             0x00000700

#define PWRMGR_SSP0_VI_MM_POLICY_OFFSET                                   0x0000101C
#define PWRMGR_SSP0_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_SSP0_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0FF
#define    PWRMGR_SSP0_VI_MM_POLICY_SSP0_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_SSP0_VI_MM_POLICY_SSP0_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_SSP0_VI_MM_POLICY_SSP0_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_SSP0_VI_MM_POLICY_SSP0_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_SSP0_VI_MM_POLICY_SSP0_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_SSP0_VI_MM_POLICY_SSP0_PI_MM_PM_POLICY_MASK             0x00000700

#define PWRMGR_CLKS_VI_MM_POLICY_OFFSET                                   0x00001028
#define PWRMGR_CLKS_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_CLKS_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0FF
#define    PWRMGR_CLKS_VI_MM_POLICY_CLKS_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_CLKS_VI_MM_POLICY_CLKS_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_CLKS_VI_MM_POLICY_CLKS_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_CLKS_VI_MM_POLICY_CLKS_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_CLKS_VI_MM_POLICY_CLKS_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_CLKS_VI_MM_POLICY_CLKS_PI_MM_PM_POLICY_MASK             0x00000700

#define PWRMGR_UART1_VI_MM_POLICY_OFFSET                                  0x00001034
#define PWRMGR_UART1_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_UART1_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0FF
#define    PWRMGR_UART1_VI_MM_POLICY_UART1_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_UART1_VI_MM_POLICY_UART1_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_UART1_VI_MM_POLICY_UART1_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_UART1_VI_MM_POLICY_UART1_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_UART1_VI_MM_POLICY_UART1_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_UART1_VI_MM_POLICY_UART1_PI_MM_PM_POLICY_MASK           0x00000700

#define PWRMGR_UART2_VI_MM_POLICY_OFFSET                                  0x0000103C
#define PWRMGR_UART2_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_UART2_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0FF
#define    PWRMGR_UART2_VI_MM_POLICY_UART2_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_UART2_VI_MM_POLICY_UART2_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_UART2_VI_MM_POLICY_UART2_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_UART2_VI_MM_POLICY_UART2_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_UART2_VI_MM_POLICY_UART2_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_UART2_VI_MM_POLICY_UART2_PI_MM_PM_POLICY_MASK           0x00000700

#define PWRMGR_SIM_VI_MM_POLICY_OFFSET                                    0x00001044
#define PWRMGR_SIM_VI_MM_POLICY_TYPE                                      UInt32
#define PWRMGR_SIM_VI_MM_POLICY_RESERVED_MASK                             0xFFFFE0FF
#define    PWRMGR_SIM_VI_MM_POLICY_SIM_PI_MM_PM_AC_SHIFT                  12
#define    PWRMGR_SIM_VI_MM_POLICY_SIM_PI_MM_PM_AC_MASK                   0x00001000
#define    PWRMGR_SIM_VI_MM_POLICY_SIM_PI_MM_PM_ATL_SHIFT                 11
#define    PWRMGR_SIM_VI_MM_POLICY_SIM_PI_MM_PM_ATL_MASK                  0x00000800
#define    PWRMGR_SIM_VI_MM_POLICY_SIM_PI_MM_PM_POLICY_SHIFT              8
#define    PWRMGR_SIM_VI_MM_POLICY_SIM_PI_MM_PM_POLICY_MASK               0x00000700

#define PWRMGR_MMC_VI_MM_POLICY_OFFSET                                    0x0000104C
#define PWRMGR_MMC_VI_MM_POLICY_TYPE                                      UInt32
#define PWRMGR_MMC_VI_MM_POLICY_RESERVED_MASK                             0xFFFFE0FF
#define    PWRMGR_MMC_VI_MM_POLICY_MMC_PI_MM_PM_AC_SHIFT                  12
#define    PWRMGR_MMC_VI_MM_POLICY_MMC_PI_MM_PM_AC_MASK                   0x00001000
#define    PWRMGR_MMC_VI_MM_POLICY_MMC_PI_MM_PM_ATL_SHIFT                 11
#define    PWRMGR_MMC_VI_MM_POLICY_MMC_PI_MM_PM_ATL_MASK                  0x00000800
#define    PWRMGR_MMC_VI_MM_POLICY_MMC_PI_MM_PM_POLICY_SHIFT              8
#define    PWRMGR_MMC_VI_MM_POLICY_MMC_PI_MM_PM_POLICY_MASK               0x00000700

#define PWRMGR_SDIO_VI_MM_POLICY_OFFSET                                   0x0000105C
#define PWRMGR_SDIO_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_SDIO_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0FF
#define    PWRMGR_SDIO_VI_MM_POLICY_SDIO_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_SDIO_VI_MM_POLICY_SDIO_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_SDIO_VI_MM_POLICY_SDIO_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_SDIO_VI_MM_POLICY_SDIO_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_SDIO_VI_MM_POLICY_SDIO_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_SDIO_VI_MM_POLICY_SDIO_PI_MM_PM_POLICY_MASK             0x00000700

#define PWRMGR_SLIMBUS_VI_MM_POLICY_OFFSET                                0x00001064
#define PWRMGR_SLIMBUS_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SLIMBUS_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0FF
#define    PWRMGR_SLIMBUS_VI_MM_POLICY_SLIMBUS_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SLIMBUS_VI_MM_POLICY_SLIMBUS_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SLIMBUS_VI_MM_POLICY_SLIMBUS_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SLIMBUS_VI_MM_POLICY_SLIMBUS_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SLIMBUS_VI_MM_POLICY_SLIMBUS_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SLIMBUS_VI_MM_POLICY_SLIMBUS_PI_MM_PM_POLICY_MASK       0x00000700

#define PWRMGR_JTAG_VI_MM_POLICY_OFFSET                                   0x0000106C
#define PWRMGR_JTAG_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_JTAG_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0FF
#define    PWRMGR_JTAG_VI_MM_POLICY_JTAG_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_JTAG_VI_MM_POLICY_JTAG_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_JTAG_VI_MM_POLICY_JTAG_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_JTAG_VI_MM_POLICY_JTAG_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_JTAG_VI_MM_POLICY_JTAG_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_JTAG_VI_MM_POLICY_JTAG_PI_MM_PM_POLICY_MASK             0x00000700

#define PWRMGR_KEYPAD_VI_MM_POLICY_OFFSET                                 0x00001074
#define PWRMGR_KEYPAD_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEYPAD_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0FF
#define    PWRMGR_KEYPAD_VI_MM_POLICY_KEYPAD_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEYPAD_VI_MM_POLICY_KEYPAD_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEYPAD_VI_MM_POLICY_KEYPAD_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEYPAD_VI_MM_POLICY_KEYPAD_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEYPAD_VI_MM_POLICY_KEYPAD_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEYPAD_VI_MM_POLICY_KEYPAD_PI_MM_PM_POLICY_MASK         0x00000700

#define PWRMGR_MISC_WKP_VI_MM_POLICY_OFFSET                               0x00001094
#define PWRMGR_MISC_WKP_VI_MM_POLICY_TYPE                                 UInt32
#define PWRMGR_MISC_WKP_VI_MM_POLICY_RESERVED_MASK                        0xFFFFE0FF
#define    PWRMGR_MISC_WKP_VI_MM_POLICY_MISC_WKP_PI_MM_PM_AC_SHIFT        12
#define    PWRMGR_MISC_WKP_VI_MM_POLICY_MISC_WKP_PI_MM_PM_AC_MASK         0x00001000
#define    PWRMGR_MISC_WKP_VI_MM_POLICY_MISC_WKP_PI_MM_PM_ATL_SHIFT       11
#define    PWRMGR_MISC_WKP_VI_MM_POLICY_MISC_WKP_PI_MM_PM_ATL_MASK        0x00000800
#define    PWRMGR_MISC_WKP_VI_MM_POLICY_MISC_WKP_PI_MM_PM_POLICY_SHIFT    8
#define    PWRMGR_MISC_WKP_VI_MM_POLICY_MISC_WKP_PI_MM_PM_POLICY_MASK     0x00000700

#define PWRMGR_BATRM_VI_MM_POLICY_OFFSET                                  0x000010A0
#define PWRMGR_BATRM_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_BATRM_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0FF
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_POLICY_MASK           0x00000700

#define PWRMGR_USB_VI_MM_POLICY_OFFSET                                    0x000010A4
#define PWRMGR_USB_VI_MM_POLICY_TYPE                                      UInt32
#define PWRMGR_USB_VI_MM_POLICY_RESERVED_MASK                             0xFFFFE0FF
#define    PWRMGR_USB_VI_MM_POLICY_USB_PI_MM_PM_AC_SHIFT                  12
#define    PWRMGR_USB_VI_MM_POLICY_USB_PI_MM_PM_AC_MASK                   0x00001000
#define    PWRMGR_USB_VI_MM_POLICY_USB_PI_MM_PM_ATL_SHIFT                 11
#define    PWRMGR_USB_VI_MM_POLICY_USB_PI_MM_PM_ATL_MASK                  0x00000800
#define    PWRMGR_USB_VI_MM_POLICY_USB_PI_MM_PM_POLICY_SHIFT              8
#define    PWRMGR_USB_VI_MM_POLICY_USB_PI_MM_PM_POLICY_MASK               0x00000700

#define PWRMGR_RXD_VI_MM_POLICY_OFFSET                                    0x000010AC
#define PWRMGR_RXD_VI_MM_POLICY_TYPE                                      UInt32
#define PWRMGR_RXD_VI_MM_POLICY_RESERVED_MASK                             0xFFFFE0FF
#define    PWRMGR_RXD_VI_MM_POLICY_RXD_PI_MM_PM_AC_SHIFT                  12
#define    PWRMGR_RXD_VI_MM_POLICY_RXD_PI_MM_PM_AC_MASK                   0x00001000
#define    PWRMGR_RXD_VI_MM_POLICY_RXD_PI_MM_PM_ATL_SHIFT                 11
#define    PWRMGR_RXD_VI_MM_POLICY_RXD_PI_MM_PM_ATL_MASK                  0x00000800
#define    PWRMGR_RXD_VI_MM_POLICY_RXD_PI_MM_PM_POLICY_SHIFT              8
#define    PWRMGR_RXD_VI_MM_POLICY_RXD_PI_MM_PM_POLICY_MASK               0x00000700

#define PWRMGR_GPIOA_VI_MM_POLICY_OFFSET                                  0x000010B0
#define PWRMGR_GPIOA_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_GPIOA_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0FF
#define    PWRMGR_GPIOA_VI_MM_POLICY_GPIOA_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_GPIOA_VI_MM_POLICY_GPIOA_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_GPIOA_VI_MM_POLICY_GPIOA_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_GPIOA_VI_MM_POLICY_GPIOA_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_GPIOA_VI_MM_POLICY_GPIOA_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_GPIOA_VI_MM_POLICY_GPIOA_PI_MM_PM_POLICY_MASK           0x00000700

#define PWRMGR_GPIOB_VI_MM_POLICY_OFFSET                                  0x00001118
#define PWRMGR_GPIOB_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_GPIOB_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0FF
#define    PWRMGR_GPIOB_VI_MM_POLICY_GPIOB_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_GPIOB_VI_MM_POLICY_GPIOB_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_GPIOB_VI_MM_POLICY_GPIOB_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_GPIOB_VI_MM_POLICY_GPIOB_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_GPIOB_VI_MM_POLICY_GPIOB_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_GPIOB_VI_MM_POLICY_GPIOB_PI_MM_PM_POLICY_MASK           0x00000700

#define PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_OFFSET                         0x00001180
#define PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0FF
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_OFFSET                         0x00001184
#define PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0FF
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_OFFSET                         0x00001188
#define PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0FF
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_OFFSET                         0x0000118C
#define PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0FF
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_OFFSET                         0x00001190
#define PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0FF
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_OFFSET                       0x00001194
#define PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_TYPE                         UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_RESERVED_MASK                0xFFFFE0FF
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_OFFSET                        0x00001198
#define PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TYPE                          UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_RESERVED_MASK                 0xFFFFE0FF
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_DMA_REQUEST_VI_MM_POLICY_OFFSET                            0x0000119C
#define PWRMGR_DMA_REQUEST_VI_MM_POLICY_TYPE                              UInt32
#define PWRMGR_DMA_REQUEST_VI_MM_POLICY_RESERVED_MASK                     0xFFFFE0FF
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_AC_SHIFT  12
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_AC_MASK   0x00001000
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_ATL_MASK  0x00000800
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_MODEM1_VI_MM_POLICY_OFFSET                                 0x000011A0
#define PWRMGR_MODEM1_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MODEM1_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0FF
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_POLICY_MASK         0x00000700

#define PWRMGR_MODEM2_VI_MM_POLICY_OFFSET                                 0x000011A4
#define PWRMGR_MODEM2_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MODEM2_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0FF
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_POLICY_MASK         0x00000700

#define PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_OFFSET                            0x000011A8
#define PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_TYPE                              UInt32
#define PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_RESERVED_MASK                     0xFFFFE0FF
#define    PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_SD1DAT1DAT3_PI_MM_PM_AC_SHIFT  12
#define    PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_SD1DAT1DAT3_PI_MM_PM_AC_MASK   0x00001000
#define    PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_SD1DAT1DAT3_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_SD1DAT1DAT3_PI_MM_PM_ATL_MASK  0x00000800
#define    PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_SD1DAT1DAT3_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SD1DAT1DAT3_VI_MM_POLICY_SD1DAT1DAT3_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_OFFSET                           0x000011AC
#define PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_TYPE                             UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_RESERVED_MASK                    0xFFFFE0FF
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_OFFSET                        0x000011B0
#define PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_TYPE                          UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_RESERVED_MASK                 0xFFFFE0FF
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_OFFSET                  0x000011B4
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_TYPE                    UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_RESERVED_MASK           0xFFFFE0FF
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_USBOTG_VI_MM_POLICY_OFFSET                                 0x000011BC
#define PWRMGR_USBOTG_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_USBOTG_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0FF
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_POLICY_MASK         0x00000700

#define PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_OFFSET                           0x000011C0
#define PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_RESERVED_MASK                    0xFFFFE0FF
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_DBR_IRQ_VI_MM_POLICY_OFFSET                                0x000011C4
#define PWRMGR_DBR_IRQ_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_DBR_IRQ_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0FF
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_POLICY_MASK       0x00000700

#define PWRMGR_ACI_VI_MM_POLICY_OFFSET                                    0x000011C8
#define PWRMGR_ACI_VI_MM_POLICY_TYPE                                      UInt32
#define PWRMGR_ACI_VI_MM_POLICY_RESERVED_MASK                             0xFFFFE0FF
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_AC_SHIFT                  12
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_AC_MASK                   0x00001000
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_ATL_SHIFT                 11
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_ATL_MASK                  0x00000800
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_POLICY_SHIFT              8
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_POLICY_MASK               0x00000700

#define PWRMGR_PHY_RESUME_VI_MM_POLICY_OFFSET                             0x000011CC
#define PWRMGR_PHY_RESUME_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_PHY_RESUME_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0FF
#define    PWRMGR_PHY_RESUME_VI_MM_POLICY_PHY_RESUME_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_PHY_RESUME_VI_MM_POLICY_PHY_RESUME_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_PHY_RESUME_VI_MM_POLICY_PHY_RESUME_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_PHY_RESUME_VI_MM_POLICY_PHY_RESUME_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_PHY_RESUME_VI_MM_POLICY_PHY_RESUME_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_PHY_RESUME_VI_MM_POLICY_PHY_RESUME_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_OFFSET                        0x000011D0
#define PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_TYPE                          UInt32
#define PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_RESERVED_MASK                 0xFFFFE0FF
#define    PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_MODEMBUS_ACTIVE_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_MODEMBUS_ACTIVE_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_MODEMBUS_ACTIVE_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_MODEMBUS_ACTIVE_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_MODEMBUS_ACTIVE_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_MODEMBUS_ACTIVE_VI_MM_POLICY_MODEMBUS_ACTIVE_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_SOFTWARE_0_VI_MM_POLICY_OFFSET                             0x000011D4
#define PWRMGR_SOFTWARE_0_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_SOFTWARE_0_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0FF
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_SOFTWARE_1_VI_MM_POLICY_OFFSET                             0x000011D8
#define PWRMGR_SOFTWARE_1_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_SOFTWARE_1_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0FF
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_SOFTWARE_2_VI_MM_POLICY_OFFSET                             0x000011DC
#define PWRMGR_SOFTWARE_2_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_SOFTWARE_2_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0FF
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_POLICY_MASK 0x00000700

#define PWRMGR_LCDTE_VI_HUB_POLICY_OFFSET                                 0x00001800
#define PWRMGR_LCDTE_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_LCDTE_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2_VI_HUB_POLICY_OFFSET                                  0x00001804
#define PWRMGR_SSP2_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_SSP2_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2_VI_HUB_POLICY_SSP2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1_VI_HUB_POLICY_OFFSET                                  0x00001810
#define PWRMGR_SSP1_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_SSP1_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1_VI_HUB_POLICY_SSP1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0_VI_HUB_POLICY_OFFSET                                  0x0000181C
#define PWRMGR_SSP0_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_SSP0_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0_VI_HUB_POLICY_SSP0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CLKS_VI_HUB_POLICY_OFFSET                                  0x00001828
#define PWRMGR_CLKS_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_CLKS_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_CLKS_VI_HUB_POLICY_CLKS_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UART1_VI_HUB_POLICY_OFFSET                                 0x00001834
#define PWRMGR_UART1_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_UART1_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_UART1_VI_HUB_POLICY_UART1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UART2_VI_HUB_POLICY_OFFSET                                 0x0000183C
#define PWRMGR_UART2_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_UART2_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_UART2_VI_HUB_POLICY_UART2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIM_VI_HUB_POLICY_OFFSET                                   0x00001844
#define PWRMGR_SIM_VI_HUB_POLICY_TYPE                                     UInt32
#define PWRMGR_SIM_VI_HUB_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_AON_PM_AC_SHIFT            12
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_AON_PM_AC_MASK             0x00001000
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_AON_PM_ATL_SHIFT           11
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_AON_PM_ATL_MASK            0x00000800
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_AON_PM_POLICY_SHIFT        8
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_AON_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_SWITCHABLE_PM_AC_SHIFT     4
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_SWITCHABLE_PM_AC_MASK      0x00000010
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT    3
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_SWITCHABLE_PM_ATL_MASK     0x00000008
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SIM_VI_HUB_POLICY_SIM_PI_HUB_SWITCHABLE_PM_POLICY_MASK  0x00000007

#define PWRMGR_MMC_VI_HUB_POLICY_OFFSET                                   0x0000184C
#define PWRMGR_MMC_VI_HUB_POLICY_TYPE                                     UInt32
#define PWRMGR_MMC_VI_HUB_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_AON_PM_AC_SHIFT            12
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_AON_PM_AC_MASK             0x00001000
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_AON_PM_ATL_SHIFT           11
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_AON_PM_ATL_MASK            0x00000800
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_AON_PM_POLICY_SHIFT        8
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_AON_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_SWITCHABLE_PM_AC_SHIFT     4
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_SWITCHABLE_PM_AC_MASK      0x00000010
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT    3
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_SWITCHABLE_PM_ATL_MASK     0x00000008
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC_VI_HUB_POLICY_MMC_PI_HUB_SWITCHABLE_PM_POLICY_MASK  0x00000007

#define PWRMGR_SDIO_VI_HUB_POLICY_OFFSET                                  0x0000185C
#define PWRMGR_SDIO_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_SDIO_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SDIO_VI_HUB_POLICY_SDIO_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLIMBUS_VI_HUB_POLICY_OFFSET                               0x00001864
#define PWRMGR_SLIMBUS_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SLIMBUS_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SLIMBUS_VI_HUB_POLICY_SLIMBUS_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_JTAG_VI_HUB_POLICY_OFFSET                                  0x0000186C
#define PWRMGR_JTAG_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_JTAG_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_JTAG_VI_HUB_POLICY_JTAG_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEYPAD_VI_HUB_POLICY_OFFSET                                0x00001874
#define PWRMGR_KEYPAD_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEYPAD_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEYPAD_VI_HUB_POLICY_KEYPAD_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MISC_WKP_VI_HUB_POLICY_OFFSET                              0x00001894
#define PWRMGR_MISC_WKP_VI_HUB_POLICY_TYPE                                UInt32
#define PWRMGR_MISC_WKP_VI_HUB_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_AON_PM_AC_SHIFT  12
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_AON_PM_AC_MASK   0x00001000
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_AON_PM_ATL_MASK  0x00000800
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MISC_WKP_VI_HUB_POLICY_MISC_WKP_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BATRM_VI_HUB_POLICY_OFFSET                                 0x000018A0
#define PWRMGR_BATRM_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_BATRM_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USB_VI_HUB_POLICY_OFFSET                                   0x000018A4
#define PWRMGR_USB_VI_HUB_POLICY_TYPE                                     UInt32
#define PWRMGR_USB_VI_HUB_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_AON_PM_AC_SHIFT            12
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_AON_PM_AC_MASK             0x00001000
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_AON_PM_ATL_SHIFT           11
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_AON_PM_ATL_MASK            0x00000800
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_AON_PM_POLICY_SHIFT        8
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_AON_PM_POLICY_MASK         0x00000700
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_SWITCHABLE_PM_AC_SHIFT     4
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_SWITCHABLE_PM_AC_MASK      0x00000010
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_SWITCHABLE_PM_ATL_SHIFT    3
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_SWITCHABLE_PM_ATL_MASK     0x00000008
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_USB_VI_HUB_POLICY_USB_PI_HUB_SWITCHABLE_PM_POLICY_MASK  0x00000007

#define PWRMGR_RXD_VI_HUB_POLICY_OFFSET                                   0x000018AC
#define PWRMGR_RXD_VI_HUB_POLICY_TYPE                                     UInt32
#define PWRMGR_RXD_VI_HUB_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_AON_PM_AC_SHIFT            12
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_AON_PM_AC_MASK             0x00001000
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_AON_PM_ATL_SHIFT           11
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_AON_PM_ATL_MASK            0x00000800
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_AON_PM_POLICY_SHIFT        8
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_AON_PM_POLICY_MASK         0x00000700
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_SWITCHABLE_PM_AC_SHIFT     4
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_SWITCHABLE_PM_AC_MASK      0x00000010
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_SWITCHABLE_PM_ATL_SHIFT    3
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_SWITCHABLE_PM_ATL_MASK     0x00000008
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD_VI_HUB_POLICY_RXD_PI_HUB_SWITCHABLE_PM_POLICY_MASK  0x00000007

#define PWRMGR_GPIOA_VI_HUB_POLICY_OFFSET                                 0x000018B0
#define PWRMGR_GPIOA_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIOA_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIOA_VI_HUB_POLICY_GPIOA_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIOB_VI_HUB_POLICY_OFFSET                                 0x00001918
#define PWRMGR_GPIOB_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIOB_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIOB_VI_HUB_POLICY_GPIOB_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_OFFSET                        0x00001980
#define PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_OFFSET                        0x00001984
#define PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_OFFSET                        0x00001988
#define PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_OFFSET                        0x0000198C
#define PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_OFFSET                        0x00001990
#define PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_OFFSET                      0x00001994
#define PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_TYPE                        UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_RESERVED_MASK               0xFFFFE0E0
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_OFFSET                       0x00001998
#define PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TYPE                         UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_HUB_POLICY_OFFSET                           0x0000199C
#define PWRMGR_DMA_REQUEST_VI_HUB_POLICY_TYPE                             UInt32
#define PWRMGR_DMA_REQUEST_VI_HUB_POLICY_RESERVED_MASK                    0xFFFFE0E0
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_HUB_POLICY_OFFSET                                0x000019A0
#define PWRMGR_MODEM1_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MODEM1_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM2_VI_HUB_POLICY_OFFSET                                0x000019A4
#define PWRMGR_MODEM2_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MODEM2_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_OFFSET                           0x000019A8
#define PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_TYPE                             UInt32
#define PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_RESERVED_MASK                    0xFFFFE0E0
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SD1DAT1DAT3_VI_HUB_POLICY_SD1DAT1DAT3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_OFFSET                          0x000019AC
#define PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_TYPE                            UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_RESERVED_MASK                   0xFFFFE0E0
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_OFFSET                       0x000019B0
#define PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_TYPE                         UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_OFFSET                 0x000019B4
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_TYPE                   UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_RESERVED_MASK          0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_HUB_POLICY_OFFSET                                0x000019BC
#define PWRMGR_USBOTG_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_USBOTG_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_OFFSET                          0x000019C0
#define PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_TYPE                            UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_RESERVED_MASK                   0xFFFFE0E0
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_HUB_POLICY_OFFSET                               0x000019C4
#define PWRMGR_DBR_IRQ_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_DBR_IRQ_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_ACI_VI_HUB_POLICY_OFFSET                                   0x000019C8
#define PWRMGR_ACI_VI_HUB_POLICY_TYPE                                     UInt32
#define PWRMGR_ACI_VI_HUB_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_AC_SHIFT            12
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_AC_MASK             0x00001000
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_ATL_SHIFT           11
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_ATL_MASK            0x00000800
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_POLICY_SHIFT        8
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_POLICY_MASK         0x00000700
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_AC_SHIFT     4
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_AC_MASK      0x00000010
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_ATL_SHIFT    3
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_ATL_MASK     0x00000008
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_POLICY_MASK  0x00000007

#define PWRMGR_PHY_RESUME_VI_HUB_POLICY_OFFSET                            0x000019CC
#define PWRMGR_PHY_RESUME_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_PHY_RESUME_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_PHY_RESUME_VI_HUB_POLICY_PHY_RESUME_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_OFFSET                       0x000019D0
#define PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_TYPE                         UInt32
#define PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEMBUS_ACTIVE_VI_HUB_POLICY_MODEMBUS_ACTIVE_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_HUB_POLICY_OFFSET                            0x000019D4
#define PWRMGR_SOFTWARE_0_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_SOFTWARE_0_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_HUB_POLICY_OFFSET                            0x000019D8
#define PWRMGR_SOFTWARE_1_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_SOFTWARE_1_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_HUB_POLICY_OFFSET                            0x000019DC
#define PWRMGR_SOFTWARE_2_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_SOFTWARE_2_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x00002000
#define PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x00002004
#define PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_SSP2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_SSP2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_SSP2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_SSP2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_SSP2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2_VI_ARM_SUBSYSTEM_POLICY_SSP2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x00002010
#define PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_SSP1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_SSP1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_SSP1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_SSP1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_SSP1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1_VI_ARM_SUBSYSTEM_POLICY_SSP1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x0000201C
#define PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_SSP0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_SSP0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_SSP0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_SSP0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_SSP0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0_VI_ARM_SUBSYSTEM_POLICY_SSP0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x00002028
#define PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_CLKS_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_CLKS_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_CLKS_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_CLKS_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_CLKS_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_CLKS_VI_ARM_SUBSYSTEM_POLICY_CLKS_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x00002034
#define PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_UART1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_UART1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_UART1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_UART1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_UART1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_UART1_VI_ARM_SUBSYSTEM_POLICY_UART1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x0000203C
#define PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_UART2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_UART2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_UART2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_UART2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_UART2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_UART2_VI_ARM_SUBSYSTEM_POLICY_UART2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_OFFSET                         0x00002044
#define PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_TYPE                           UInt32
#define PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                  0xFFFFFFE0
#define    PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_SIM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_SIM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_SIM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_SIM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_SIM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SIM_VI_ARM_SUBSYSTEM_POLICY_SIM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_OFFSET                         0x0000204C
#define PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_TYPE                           UInt32
#define PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                  0xFFFFFFE0
#define    PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_MMC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_MMC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_MMC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_MMC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_MMC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC_VI_ARM_SUBSYSTEM_POLICY_MMC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x0000205C
#define PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_SDIO_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_SDIO_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_SDIO_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_SDIO_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_SDIO_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SDIO_VI_ARM_SUBSYSTEM_POLICY_SDIO_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002064
#define PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_SLIMBUS_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_SLIMBUS_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_SLIMBUS_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_SLIMBUS_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_SLIMBUS_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SLIMBUS_VI_ARM_SUBSYSTEM_POLICY_SLIMBUS_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x0000206C
#define PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_JTAG_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_JTAG_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_JTAG_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_JTAG_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_JTAG_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_JTAG_VI_ARM_SUBSYSTEM_POLICY_JTAG_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002074
#define PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_KEYPAD_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_KEYPAD_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_KEYPAD_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_KEYPAD_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_KEYPAD_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEYPAD_VI_ARM_SUBSYSTEM_POLICY_KEYPAD_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_OFFSET                    0x00002094
#define PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_TYPE                      UInt32
#define PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK             0xFFFFFFE0
#define    PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_MISC_WKP_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_MISC_WKP_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_MISC_WKP_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_MISC_WKP_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_MISC_WKP_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MISC_WKP_VI_ARM_SUBSYSTEM_POLICY_MISC_WKP_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x000020A0
#define PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_OFFSET                         0x000020A4
#define PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_TYPE                           UInt32
#define PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                  0xFFFFFFE0
#define    PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_USB_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_USB_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_USB_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_USB_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_USB_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_USB_VI_ARM_SUBSYSTEM_POLICY_USB_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_OFFSET                         0x000020AC
#define PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_TYPE                           UInt32
#define PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                  0xFFFFFFE0
#define    PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RXD_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RXD_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RXD_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RXD_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RXD_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD_VI_ARM_SUBSYSTEM_POLICY_RXD_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x000020B0
#define PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_GPIOA_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_GPIOA_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_GPIOA_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_GPIOA_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_GPIOA_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIOA_VI_ARM_SUBSYSTEM_POLICY_GPIOA_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x00002118
#define PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_GPIOB_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_GPIOB_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_GPIOB_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_GPIOB_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_GPIOB_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIOB_VI_ARM_SUBSYSTEM_POLICY_GPIOB_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002180
#define PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002184
#define PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002188
#define PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x0000218C
#define PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002190
#define PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_OFFSET            0x00002194
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TYPE              UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK     0xFFFFFFE0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_OFFSET             0x00002198
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TYPE               UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK      0xFFFFFFE0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_OFFSET                 0x0000219C
#define PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_TYPE                   UInt32
#define PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK          0xFFFFFFE0
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000021A0
#define PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000021A4
#define PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_OFFSET                 0x000021A8
#define PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_TYPE                   UInt32
#define PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK          0xFFFFFFE0
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_SD1DAT1DAT3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_SD1DAT1DAT3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_SD1DAT1DAT3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_SD1DAT1DAT3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_SD1DAT1DAT3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SD1DAT1DAT3_VI_ARM_SUBSYSTEM_POLICY_SD1DAT1DAT3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_OFFSET                0x000021AC
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TYPE                  UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK         0xFFFFFFE0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_OFFSET             0x000021B0
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_TYPE               UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK      0xFFFFFFE0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_OFFSET       0x000021B4
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_TYPE         UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000021BC
#define PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                0x000021C0
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                  UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK         0xFFFFFFE0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x000021C4
#define PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_OFFSET                         0x000021C8
#define PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_TYPE                           UInt32
#define PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                  0xFFFFFFE0
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x000021CC
#define PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_PHY_RESUME_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_PHY_RESUME_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_PHY_RESUME_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_PHY_RESUME_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_PHY_RESUME_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_PHY_RESUME_VI_ARM_SUBSYSTEM_POLICY_PHY_RESUME_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_OFFSET             0x000021D0
#define PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_TYPE               UInt32
#define PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK      0xFFFFFFE0
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_MODEMBUS_ACTIVE_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_MODEMBUS_ACTIVE_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_MODEMBUS_ACTIVE_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_MODEMBUS_ACTIVE_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_MODEMBUS_ACTIVE_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEMBUS_ACTIVE_VI_ARM_SUBSYSTEM_POLICY_MODEMBUS_ACTIVE_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x000021D4
#define PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x000021D8
#define PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x000021DC
#define PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_OFFSET                        0x00004000
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_TYPE                          UInt32
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_RESERVED_MASK                 0xFFFFFFF0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_I2C_HARDWARE_SEMAPHORE_WRITE_VALUE_SHIFT 0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_I2C_HARDWARE_SEMAPHORE_WRITE_VALUE_MASK 0x0000000F

#define PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_OFFSET                         0x00004004
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_TYPE                           UInt32
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_RESERVED_MASK                  0xFFFFFFF0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_I2C_HARDWARE_SEMAPHORE_READ_VALUE_SHIFT 0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_I2C_HARDWARE_SEMAPHORE_READ_VALUE_MASK 0x0000000F

#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_OFFSET                    0x00004008
#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_TYPE                      UInt32
#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_RESERVED_MASK             0x00000000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_SHIFT 28
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_MASK 0xF0000000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_SHIFT 22
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_MASK 0x0FC00000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_SHIFT 18
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_MASK 0x003C0000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_SHIFT 12
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_MASK 0x0003F000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_ZEROV_SHIFT 6
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_ZEROV_MASK 0x00000FC0
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_POINTER_SHIFT 0
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_POINTER_MASK 0x0000003F

#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_OFFSET                    0x0000400C
#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_TYPE                      UInt32
#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_RESERVED_MASK             0x00000000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_SHIFT 28
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_MASK 0xF0000000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_SHIFT 22
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_MASK 0x0FC00000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_SHIFT 18
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_MASK 0x003C0000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_SHIFT 12
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_MASK 0x0003F000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_ZEROV_SHIFT 6
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_ZEROV_MASK 0x00000FC0
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_POINTER_SHIFT 0
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_POINTER_MASK 0x0000003F

#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_OFFSET                    0x00004010
#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_TYPE                      UInt32
#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_RESERVED_MASK             0x00000000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_SHIFT 28
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_MASK 0xF0000000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_SHIFT 22
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_MASK 0x0FC00000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_SHIFT 18
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_MASK 0x003C0000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_SHIFT 12
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_MASK 0x0003F000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_ZEROV_SHIFT 6
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_ZEROV_MASK 0x00000FC0
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_POINTER_SHIFT 0
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_POINTER_MASK 0x0000003F

#define PWRMGR_VI_TO_VO0_MAP_OFFSET                                       0x00004014
#define PWRMGR_VI_TO_VO0_MAP_TYPE                                         UInt32
#define PWRMGR_VI_TO_VO0_MAP_RESERVED_MASK                                0xFFFFFFE0
#define    PWRMGR_VI_TO_VO0_MAP_VI_MODEM_TO_VO0_MAP_SHIFT                 4
#define    PWRMGR_VI_TO_VO0_MAP_VI_MODEM_TO_VO0_MAP_MASK                  0x00000010
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_SUBSYSTEM_TO_VO0_MAP_SHIFT         3
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_SUBSYSTEM_TO_VO0_MAP_MASK          0x00000008
#define    PWRMGR_VI_TO_VO0_MAP_VI_HUB_TO_VO0_MAP_SHIFT                   2
#define    PWRMGR_VI_TO_VO0_MAP_VI_HUB_TO_VO0_MAP_MASK                    0x00000004
#define    PWRMGR_VI_TO_VO0_MAP_VI_MM_TO_VO0_MAP_SHIFT                    1
#define    PWRMGR_VI_TO_VO0_MAP_VI_MM_TO_VO0_MAP_MASK                     0x00000002
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_CORE_TO_VO0_MAP_SHIFT              0
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_CORE_TO_VO0_MAP_MASK               0x00000001

#define PWRMGR_VI_TO_VO1_MAP_OFFSET                                       0x00004018
#define PWRMGR_VI_TO_VO1_MAP_TYPE                                         UInt32
#define PWRMGR_VI_TO_VO1_MAP_RESERVED_MASK                                0xFFFFFFE0
#define    PWRMGR_VI_TO_VO1_MAP_VI_MODEM_TO_VO1_MAP_SHIFT                 4
#define    PWRMGR_VI_TO_VO1_MAP_VI_MODEM_TO_VO1_MAP_MASK                  0x00000010
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_SUBSYSTEM_TO_VO1_MAP_SHIFT         3
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_SUBSYSTEM_TO_VO1_MAP_MASK          0x00000008
#define    PWRMGR_VI_TO_VO1_MAP_VI_HUB_TO_VO1_MAP_SHIFT                   2
#define    PWRMGR_VI_TO_VO1_MAP_VI_HUB_TO_VO1_MAP_MASK                    0x00000004
#define    PWRMGR_VI_TO_VO1_MAP_VI_MM_TO_VO1_MAP_SHIFT                    1
#define    PWRMGR_VI_TO_VO1_MAP_VI_MM_TO_VO1_MAP_MASK                     0x00000002
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_CORE_TO_VO1_MAP_SHIFT              0
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_CORE_TO_VO1_MAP_MASK               0x00000001

#define PWRMGR_VI_TO_VO2_MAP_OFFSET                                       0x0000401C
#define PWRMGR_VI_TO_VO2_MAP_TYPE                                         UInt32
#define PWRMGR_VI_TO_VO2_MAP_RESERVED_MASK                                0xFFFFFFE0
#define    PWRMGR_VI_TO_VO2_MAP_VI_MODEM_TO_VO2_MAP_SHIFT                 4
#define    PWRMGR_VI_TO_VO2_MAP_VI_MODEM_TO_VO2_MAP_MASK                  0x00000010
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_SUBSYSTEM_TO_VO2_MAP_SHIFT         3
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_SUBSYSTEM_TO_VO2_MAP_MASK          0x00000008
#define    PWRMGR_VI_TO_VO2_MAP_VI_HUB_TO_VO2_MAP_SHIFT                   2
#define    PWRMGR_VI_TO_VO2_MAP_VI_HUB_TO_VO2_MAP_MASK                    0x00000004
#define    PWRMGR_VI_TO_VO2_MAP_VI_MM_TO_VO2_MAP_SHIFT                    1
#define    PWRMGR_VI_TO_VO2_MAP_VI_MM_TO_VO2_MAP_MASK                     0x00000002
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_CORE_TO_VO2_MAP_SHIFT              0
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_CORE_TO_VO2_MAP_MASK               0x00000001

#define PWRMGR_FIXED_VOLTAGE_MAP_OFFSET                                   0x00004020
#define PWRMGR_FIXED_VOLTAGE_MAP_TYPE                                     UInt32
#define PWRMGR_FIXED_VOLTAGE_MAP_RESERVED_MASK                            0xFFFFFFE0
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MODEM_FIXED_VOLTAGE_MAP_SHIFT      4
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MODEM_FIXED_VOLTAGE_MAP_MASK       0x00000010
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_SUBSYSTEM_FIXED_VOLTAGE_MAP_SHIFT 3
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_SUBSYSTEM_FIXED_VOLTAGE_MAP_MASK 0x00000008
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_HUB_FIXED_VOLTAGE_MAP_SHIFT        2
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_HUB_FIXED_VOLTAGE_MAP_MASK         0x00000004
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MM_FIXED_VOLTAGE_MAP_SHIFT         1
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MM_FIXED_VOLTAGE_MAP_MASK          0x00000002
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_CORE_FIXED_VOLTAGE_MAP_SHIFT   0
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_CORE_FIXED_VOLTAGE_MAP_MASK    0x00000001

#define PWRMGR_PI_DEFAULT_POWER_STATE_OFFSET                              0x00004024
#define PWRMGR_PI_DEFAULT_POWER_STATE_TYPE                                UInt32
#define PWRMGR_PI_DEFAULT_POWER_STATE_RESERVED_MASK                       0x009E8282
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_TIMER_MAX_SHIFT         24
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_TIMER_MAX_MASK          0xFF000000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_IGNORE_DAP_POWERUPREQ_SHIFT      22
#define    PWRMGR_PI_DEFAULT_POWER_STATE_IGNORE_DAP_POWERUPREQ_MASK       0x00400000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_MASK_SHIFT              21
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_MASK_MASK               0x00200000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_ARM_CORE_DORMANT_DISABLE_SHIFT   16
#define    PWRMGR_PI_DEFAULT_POWER_STATE_ARM_CORE_DORMANT_DISABLE_MASK    0x00010000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_RETENTION_CLAMP_DISABLE_SHIFT 14
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_RETENTION_CLAMP_DISABLE_MASK 0x00004000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_RETENTION_CLAMP_DISABLE_SHIFT 13
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_RETENTION_CLAMP_DISABLE_MASK 0x00002000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_RETENTION_CLAMP_DISABLE_SHIFT 12
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_RETENTION_CLAMP_DISABLE_MASK 0x00001000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_RETENTION_CLAMP_DISABLE_SHIFT 11
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_RETENTION_CLAMP_DISABLE_MASK 0x00000800
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_RETENTION_CLAMP_DISABLE_SHIFT 10
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_RETENTION_CLAMP_DISABLE_MASK 0x00000400
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_RETENTION_CLAMP_DISABLE_SHIFT 8
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_RETENTION_CLAMP_DISABLE_MASK 0x00000100
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_WAKEUP_OVERRIDE_SHIFT   6
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_WAKEUP_OVERRIDE_MASK    0x00000040
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_WAKEUP_OVERRIDE_SHIFT 5
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_WAKEUP_OVERRIDE_MASK  0x00000020
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_WAKEUP_OVERRIDE_SHIFT 4
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_WAKEUP_OVERRIDE_MASK 0x00000010
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_WAKEUP_OVERRIDE_SHIFT 3
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_WAKEUP_OVERRIDE_MASK 0x00000008
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_WAKEUP_OVERRIDE_SHIFT      2
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_WAKEUP_OVERRIDE_MASK       0x00000004
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_WAKEUP_OVERRIDE_SHIFT 0
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_WAKEUP_OVERRIDE_MASK 0x00000001

#define PWRMGR_PC_PIN_OVERRIDE_CONTROL_OFFSET                             0x00004028
#define PWRMGR_PC_PIN_OVERRIDE_CONTROL_TYPE                               UInt32
#define PWRMGR_PC_PIN_OVERRIDE_CONTROL_RESERVED_MASK                      0x00000000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_CLEAR_PI_COUNTERS_SHIFT         31
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_CLEAR_PI_COUNTERS_MASK          0x80000000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_ATB_ID_SHIFT                    24
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_ATB_ID_MASK                     0x7F000000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_DEBUG_BUS_SELECT_SHIFT          20
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_DEBUG_BUS_SELECT_MASK           0x00F00000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_VALUE_SHIFT     19
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_VALUE_MASK      0x00080000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_VALUE_SHIFT     18
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_VALUE_MASK      0x00040000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_VALUE_SHIFT     17
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_VALUE_MASK      0x00020000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_VALUE_SHIFT     16
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_VALUE_MASK      0x00010000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_ENABLE_SHIFT    15
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_ENABLE_MASK     0x00008000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_ENABLE_SHIFT    14
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_ENABLE_MASK     0x00004000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_ENABLE_SHIFT    13
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_ENABLE_MASK     0x00002000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_ENABLE_SHIFT    12
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_ENABLE_MASK     0x00001000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_VALUE_SHIFT 11
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_VALUE_MASK  0x00000800
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_VALUE_SHIFT 10
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_VALUE_MASK  0x00000400
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_VALUE_SHIFT 9
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_VALUE_MASK  0x00000200
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_VALUE_SHIFT 8
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_VALUE_MASK  0x00000100
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_ENABLE_SHIFT 7
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000080
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_ENABLE_SHIFT 6
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000040
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_ENABLE_SHIFT 5
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000020
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_ENABLE_SHIFT 4
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000010
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CURRENT_VALUE_SHIFT         3
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CURRENT_VALUE_MASK          0x00000008
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CURRENT_VALUE_SHIFT         2
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CURRENT_VALUE_MASK          0x00000004
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CURRENT_VALUE_SHIFT         1
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CURRENT_VALUE_MASK          0x00000002
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CURRENT_VALUE_SHIFT         0
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CURRENT_VALUE_MASK          0x00000001

#define PWRMGR_PI_ARM_CORE_ON_COUNTER_OFFSET                              0x0000402C
#define PWRMGR_PI_ARM_CORE_ON_COUNTER_TYPE                                UInt32
#define PWRMGR_PI_ARM_CORE_ON_COUNTER_RESERVED_MASK                       0x00000000
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_SHIFT     0
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_MASK      0x3FFFFFFF

#define PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_OFFSET                         0x00004030
#define PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_TYPE                           UInt32
#define PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_RESERVED_MASK                  0x00000000
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_SHIFT 0
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_MASK 0x3FFFFFFF

#define PWRMGR_PI_MODEM_ON_COUNTER_OFFSET                                 0x00004034
#define PWRMGR_PI_MODEM_ON_COUNTER_TYPE                                   UInt32
#define PWRMGR_PI_MODEM_ON_COUNTER_RESERVED_MASK                          0x00000000
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_ENABLE_SHIFT    31
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_ENABLE_MASK     0x80000000
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_OVERFLOW_SHIFT  30
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_OVERFLOW_MASK   0x40000000
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_SHIFT           0
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_MASK            0x3FFFFFFF

#define PWRMGR_PI_MM_ON_COUNTER_OFFSET                                    0x00004040
#define PWRMGR_PI_MM_ON_COUNTER_TYPE                                      UInt32
#define PWRMGR_PI_MM_ON_COUNTER_RESERVED_MASK                             0x00000000
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_ENABLE_SHIFT          31
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_ENABLE_MASK           0x80000000
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_OVERFLOW_SHIFT        30
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_OVERFLOW_MASK         0x40000000
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_SHIFT                 0
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_MASK                  0x3FFFFFFF

#define PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_OFFSET                        0x00004044
#define PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_TYPE                          UInt32
#define PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_RESERVED_MASK                 0x00000000
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_SHIFT 0
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_MASK 0x3FFFFFFF

#define PWRMGR_PI_HUB_AON_ON_COUNTER_OFFSET                               0x00004048
#define PWRMGR_PI_HUB_AON_ON_COUNTER_TYPE                                 UInt32
#define PWRMGR_PI_HUB_AON_ON_COUNTER_RESERVED_MASK                        0x00000000
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_SHIFT       0
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_MASK        0x3FFFFFFF

#define PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_OFFSET                      0x000040A0
#define PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_TYPE                        UInt32
#define PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_RESERVED_MASK               0xFFFFFFFC
#define    PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_ALL_EVENT_OR_STATUS_SHIFT 1
#define    PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_ALL_EVENT_OR_STATUS_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_I2C_SEQUENCER_TRANSACTION_COMPLETE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_INTERRUPT_STATUS_I2C_SEQUENCER_TRANSACTION_COMPLETE_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_INTERRUPT_MASK_OFFSET                        0x000040A4
#define PWRMGR_POWER_MANAGER_INTERRUPT_MASK_TYPE                          UInt32
#define PWRMGR_POWER_MANAGER_INTERRUPT_MASK_RESERVED_MASK                 0xFFFFFFFC
#define    PWRMGR_POWER_MANAGER_INTERRUPT_MASK_MASK_ALL_EVENT_OR_STATUS_SHIFT 1
#define    PWRMGR_POWER_MANAGER_INTERRUPT_MASK_MASK_ALL_EVENT_OR_STATUS_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_INTERRUPT_MASK_MASK_I2C_SEQUENCER_TRANSACTION_COMPLETE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_INTERRUPT_MASK_MASK_I2C_SEQUENCER_TRANSACTION_COMPLETE_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_EVENT_BANK_1_OFFSET                          0x000040A8
#define PWRMGR_POWER_MANAGER_EVENT_BANK_1_TYPE                            UInt32
#define PWRMGR_POWER_MANAGER_EVENT_BANK_1_RESERVED_MASK                   0x00000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_KEY_R2_CONDITION_ACTIVE_SHIFT 31
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_KEY_R2_CONDITION_ACTIVE_MASK 0x80000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_KEY_R1_CONDITION_ACTIVE_SHIFT 30
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_KEY_R1_CONDITION_ACTIVE_MASK 0x40000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_KEY_R0_CONDITION_ACTIVE_SHIFT 29
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_KEY_R0_CONDITION_ACTIVE_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SWDIOTMS_CONDITION_ACTIVE_SHIFT 28
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SWDIOTMS_CONDITION_ACTIVE_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SWCLKTCK_CONDITION_ACTIVE_SHIFT 27
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SWCLKTCK_CONDITION_ACTIVE_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SD1DAT3_CONDITION_ACTIVE_SHIFT 26
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SD1DAT3_CONDITION_ACTIVE_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_HUB2MM_WKP_CONDITION_ACTIVE_SHIFT 25
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_HUB2MM_WKP_CONDITION_ACTIVE_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SDDAT1_CONDITION_ACTIVE_SHIFT 24
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SDDAT1_CONDITION_ACTIVE_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SDDAT3_CONDITION_ACTIVE_SHIFT 23
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SDDAT3_CONDITION_ACTIVE_MASK 0x00800000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC1D1_CONDITION_ACTIVE_SHIFT 22
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC1D1_CONDITION_ACTIVE_MASK 0x00400000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC1D3_CONDITION_ACTIVE_SHIFT 21
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC1D3_CONDITION_ACTIVE_MASK 0x00200000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC0D1_CONDITION_ACTIVE_SHIFT 20
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC0D1_CONDITION_ACTIVE_MASK 0x00100000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC0D3_CONDITION_ACTIVE_SHIFT 19
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_MMC0D3_CONDITION_ACTIVE_MASK 0x00080000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SIM2DET_CONDITION_ACTIVE_SHIFT 18
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SIM2DET_CONDITION_ACTIVE_MASK 0x00040000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SIMDET_CONDITION_ACTIVE_SHIFT 17
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SIMDET_CONDITION_ACTIVE_MASK 0x00020000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UB2CTSN_CONDITION_ACTIVE_SHIFT 16
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UB2CTSN_CONDITION_ACTIVE_MASK 0x00010000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UB2RX_CONDITION_ACTIVE_SHIFT 15
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UB2RX_CONDITION_ACTIVE_MASK  0x00008000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UBCTSN_CONDITION_ACTIVE_SHIFT 14
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UBCTSN_CONDITION_ACTIVE_MASK 0x00004000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UBRX_CONDITION_ACTIVE_SHIFT  13
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_UBRX_CONDITION_ACTIVE_MASK   0x00002000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SYSCLKREQ_CONDITION_ACTIVE_SHIFT 12
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SYSCLKREQ_CONDITION_ACTIVE_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_ANA_SYS_REQ_CONDITION_ACTIVE_SHIFT 11
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_ANA_SYS_REQ_CONDITION_ACTIVE_MASK 0x00000800
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_DIGCLKREQ_CONDITION_ACTIVE_SHIFT 10
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_DIGCLKREQ_CONDITION_ACTIVE_MASK 0x00000400
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP0CK_CONDITION_ACTIVE_SHIFT 9
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP0CK_CONDITION_ACTIVE_MASK 0x00000200
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP0DI_CONDITION_ACTIVE_SHIFT 8
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP0DI_CONDITION_ACTIVE_MASK 0x00000100
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP0SYN_CONDITION_ACTIVE_SHIFT 7
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP0SYN_CONDITION_ACTIVE_MASK 0x00000080
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP1CK_CONDITION_ACTIVE_SHIFT 6
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP1CK_CONDITION_ACTIVE_MASK 0x00000040
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP1DI_CONDITION_ACTIVE_SHIFT 5
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP1DI_CONDITION_ACTIVE_MASK 0x00000020
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP1SYN_CONDITION_ACTIVE_SHIFT 4
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP1SYN_CONDITION_ACTIVE_MASK 0x00000010
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP2CK_CONDITION_ACTIVE_SHIFT 3
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP2CK_CONDITION_ACTIVE_MASK 0x00000008
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP2DI_CONDITION_ACTIVE_SHIFT 2
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP2DI_CONDITION_ACTIVE_MASK 0x00000004
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP2SYN_CONDITION_ACTIVE_SHIFT 1
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_SSP2SYN_CONDITION_ACTIVE_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_LCDTE_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_1_LCDTE_CONDITION_ACTIVE_MASK  0x00000001

#define PWRMGR_POWER_MANAGER_EVENT_BANK_2_OFFSET                          0x000040AC
#define PWRMGR_POWER_MANAGER_EVENT_BANK_2_TYPE                            UInt32
#define PWRMGR_POWER_MANAGER_EVENT_BANK_2_RESERVED_MASK                   0x00000060
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO19_A_CONDITION_ACTIVE_SHIFT 31
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO19_A_CONDITION_ACTIVE_MASK 0x80000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO18_A_CONDITION_ACTIVE_SHIFT 30
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO18_A_CONDITION_ACTIVE_MASK 0x40000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO111_A_CONDITION_ACTIVE_SHIFT 29
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO111_A_CONDITION_ACTIVE_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO100_A_CONDITION_ACTIVE_SHIFT 28
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO100_A_CONDITION_ACTIVE_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO99_A_CONDITION_ACTIVE_SHIFT 27
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO99_A_CONDITION_ACTIVE_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO96_A_CONDITION_ACTIVE_SHIFT 26
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO96_A_CONDITION_ACTIVE_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO95_A_CONDITION_ACTIVE_SHIFT 25
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO95_A_CONDITION_ACTIVE_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO74_A_CONDITION_ACTIVE_SHIFT 24
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO74_A_CONDITION_ACTIVE_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO73_A_CONDITION_ACTIVE_SHIFT 23
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO73_A_CONDITION_ACTIVE_MASK 0x00800000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO72_A_CONDITION_ACTIVE_SHIFT 22
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO72_A_CONDITION_ACTIVE_MASK 0x00400000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO71_A_CONDITION_ACTIVE_SHIFT 21
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO71_A_CONDITION_ACTIVE_MASK 0x00200000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO48_A_CONDITION_ACTIVE_SHIFT 20
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO48_A_CONDITION_ACTIVE_MASK 0x00100000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO47_A_CONDITION_ACTIVE_SHIFT 19
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO47_A_CONDITION_ACTIVE_MASK 0x00080000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO46_A_CONDITION_ACTIVE_SHIFT 18
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO46_A_CONDITION_ACTIVE_MASK 0x00040000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO45_A_CONDITION_ACTIVE_SHIFT 17
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO45_A_CONDITION_ACTIVE_MASK 0x00020000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO44_A_CONDITION_ACTIVE_SHIFT 16
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO44_A_CONDITION_ACTIVE_MASK 0x00010000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO43_A_CONDITION_ACTIVE_SHIFT 15
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO43_A_CONDITION_ACTIVE_MASK 0x00008000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO33_A_CONDITION_ACTIVE_SHIFT 14
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO33_A_CONDITION_ACTIVE_MASK 0x00004000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO32_A_CONDITION_ACTIVE_SHIFT 13
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO32_A_CONDITION_ACTIVE_MASK 0x00002000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO29_A_CONDITION_ACTIVE_SHIFT 12
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_GPIO29_A_CONDITION_ACTIVE_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_RXD_CONDITION_ACTIVE_SHIFT   11
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_RXD_CONDITION_ACTIVE_MASK    0x00000800
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_USBDN_CONDITION_ACTIVE_SHIFT 10
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_USBDN_CONDITION_ACTIVE_MASK  0x00000400
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_USBDP_CONDITION_ACTIVE_SHIFT 9
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_USBDP_CONDITION_ACTIVE_MASK  0x00000200
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_BATRM_CONDITION_ACTIVE_SHIFT 8
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_BATRM_CONDITION_ACTIVE_MASK  0x00000100
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_MISC_WKP_CONDITION_ACTIVE_SHIFT 7
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_MISC_WKP_CONDITION_ACTIVE_MASK 0x00000080
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R7_CONDITION_ACTIVE_SHIFT 4
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R7_CONDITION_ACTIVE_MASK 0x00000010
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R6_CONDITION_ACTIVE_SHIFT 3
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R6_CONDITION_ACTIVE_MASK 0x00000008
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R5_CONDITION_ACTIVE_SHIFT 2
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R5_CONDITION_ACTIVE_MASK 0x00000004
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R4_CONDITION_ACTIVE_SHIFT 1
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R4_CONDITION_ACTIVE_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R3_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_2_KEY_R3_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_EVENT_BANK_3_OFFSET                          0x000040B0
#define PWRMGR_POWER_MANAGER_EVENT_BANK_3_TYPE                            UInt32
#define PWRMGR_POWER_MANAGER_EVENT_BANK_3_RESERVED_MASK                   0x00000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO111_B_CONDITION_ACTIVE_SHIFT 31
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO111_B_CONDITION_ACTIVE_MASK 0x80000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO100_B_CONDITION_ACTIVE_SHIFT 30
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO100_B_CONDITION_ACTIVE_MASK 0x40000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO99_B_CONDITION_ACTIVE_SHIFT 29
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO99_B_CONDITION_ACTIVE_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO96_B_CONDITION_ACTIVE_SHIFT 28
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO96_B_CONDITION_ACTIVE_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO95_B_CONDITION_ACTIVE_SHIFT 27
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO95_B_CONDITION_ACTIVE_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO74_B_CONDITION_ACTIVE_SHIFT 26
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO74_B_CONDITION_ACTIVE_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO73_B_CONDITION_ACTIVE_SHIFT 25
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO73_B_CONDITION_ACTIVE_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO72_B_CONDITION_ACTIVE_SHIFT 24
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO72_B_CONDITION_ACTIVE_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO71_B_CONDITION_ACTIVE_SHIFT 23
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO71_B_CONDITION_ACTIVE_MASK 0x00800000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO48_B_CONDITION_ACTIVE_SHIFT 22
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO48_B_CONDITION_ACTIVE_MASK 0x00400000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO47_B_CONDITION_ACTIVE_SHIFT 21
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO47_B_CONDITION_ACTIVE_MASK 0x00200000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO46_B_CONDITION_ACTIVE_SHIFT 20
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO46_B_CONDITION_ACTIVE_MASK 0x00100000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO45_B_CONDITION_ACTIVE_SHIFT 19
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO45_B_CONDITION_ACTIVE_MASK 0x00080000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO44_B_CONDITION_ACTIVE_SHIFT 18
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO44_B_CONDITION_ACTIVE_MASK 0x00040000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO43_B_CONDITION_ACTIVE_SHIFT 17
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO43_B_CONDITION_ACTIVE_MASK 0x00020000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO33_B_CONDITION_ACTIVE_SHIFT 16
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO33_B_CONDITION_ACTIVE_MASK 0x00010000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO32_B_CONDITION_ACTIVE_SHIFT 15
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO32_B_CONDITION_ACTIVE_MASK 0x00008000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO29_B_CONDITION_ACTIVE_SHIFT 14
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO29_B_CONDITION_ACTIVE_MASK 0x00004000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO93_B_CONDITION_ACTIVE_SHIFT 13
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO93_B_CONDITION_ACTIVE_MASK 0x00002000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO92_B_CONDITION_ACTIVE_SHIFT 12
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO92_B_CONDITION_ACTIVE_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO91_B_CONDITION_ACTIVE_SHIFT 11
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO91_B_CONDITION_ACTIVE_MASK 0x00000800
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO90_B_CONDITION_ACTIVE_SHIFT 10
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO90_B_CONDITION_ACTIVE_MASK 0x00000400
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO89_B_CONDITION_ACTIVE_SHIFT 9
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO89_B_CONDITION_ACTIVE_MASK 0x00000200
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO20_B_CONDITION_ACTIVE_SHIFT 8
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO20_B_CONDITION_ACTIVE_MASK 0x00000100
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO19_B_CONDITION_ACTIVE_SHIFT 7
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO19_B_CONDITION_ACTIVE_MASK 0x00000080
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO18_B_CONDITION_ACTIVE_SHIFT 6
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO18_B_CONDITION_ACTIVE_MASK 0x00000040
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO93_A_CONDITION_ACTIVE_SHIFT 5
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO93_A_CONDITION_ACTIVE_MASK 0x00000020
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO92_A_CONDITION_ACTIVE_SHIFT 4
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO92_A_CONDITION_ACTIVE_MASK 0x00000010
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO91_A_CONDITION_ACTIVE_SHIFT 3
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO91_A_CONDITION_ACTIVE_MASK 0x00000008
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO90_A_CONDITION_ACTIVE_SHIFT 2
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO90_A_CONDITION_ACTIVE_MASK 0x00000004
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO89_A_CONDITION_ACTIVE_SHIFT 1
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO89_A_CONDITION_ACTIVE_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO20_A_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_3_GPIO20_A_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_EVENT_BANK_4_OFFSET                          0x000040B4
#define PWRMGR_POWER_MANAGER_EVENT_BANK_4_TYPE                            UInt32
#define PWRMGR_POWER_MANAGER_EVENT_BANK_4_RESERVED_MASK                   0x00000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_31_SHIFT 31
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_31_MASK 0x80000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_30_SHIFT 30
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_30_MASK 0x40000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_29_SHIFT 29
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_29_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_28_SHIFT 28
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_28_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_27_SHIFT 27
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_27_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_26_SHIFT 26
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_26_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_25_SHIFT 25
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_25_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_24_SHIFT 24
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_24_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_23_SHIFT 23
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_POWER_MANAGER_EVENT_BANK_4_BIT_23_MASK 0x00800000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_SOFTWARE_2_CONDITION_ACTIVE_SHIFT 22
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_SOFTWARE_2_CONDITION_ACTIVE_MASK 0x00400000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_SOFTWARE_1_CONDITION_ACTIVE_SHIFT 21
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_SOFTWARE_1_CONDITION_ACTIVE_MASK 0x00200000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_SOFTWARE_0_CONDITION_ACTIVE_SHIFT 20
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_SOFTWARE_0_CONDITION_ACTIVE_MASK 0x00100000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEMBUS_ACTIVE_CONDITION_ACTIVE_SHIFT 19
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEMBUS_ACTIVE_CONDITION_ACTIVE_MASK 0x00080000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_PHY_RESUME_CONDITION_ACTIVE_SHIFT 18
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_PHY_RESUME_CONDITION_ACTIVE_MASK 0x00040000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_ACI_CONDITION_ACTIVE_SHIFT   17
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_ACI_CONDITION_ACTIVE_MASK    0x00020000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_DBR_IRQ_CONDITION_ACTIVE_SHIFT 16
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_DBR_IRQ_CONDITION_ACTIVE_MASK 0x00010000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_GPIO_EXP_IRQ_CONDITION_ACTIVE_SHIFT 15
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_GPIO_EXP_IRQ_CONDITION_ACTIVE_MASK 0x00008000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_USBOTG_CONDITION_ACTIVE_SHIFT 14
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_USBOTG_CONDITION_ACTIVE_MASK 0x00004000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_VREQ_NONZERO_PI_MODEM_CONDITION_ACTIVE_SHIFT 13
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_VREQ_NONZERO_PI_MODEM_CONDITION_ACTIVE_MASK 0x00002000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_BRIDGE_TO_MODEM_CONDITION_ACTIVE_SHIFT 12
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_BRIDGE_TO_MODEM_CONDITION_ACTIVE_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_BRIDGE_TO_AC_CONDITION_ACTIVE_SHIFT 11
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_BRIDGE_TO_AC_CONDITION_ACTIVE_MASK 0x00000800
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEM_UART_CONDITION_ACTIVE_SHIFT 10
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEM_UART_CONDITION_ACTIVE_MASK 0x00000400
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEM2_CONDITION_ACTIVE_SHIFT 9
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEM2_CONDITION_ACTIVE_MASK 0x00000200
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEM1_CONDITION_ACTIVE_SHIFT 8
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_MODEM1_CONDITION_ACTIVE_MASK 0x00000100
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_DMA_REQUEST_CONDITION_ACTIVE_SHIFT 7
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_DMA_REQUEST_CONDITION_ACTIVE_MASK 0x00000080
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_TZCFG_INT_TO_AC_CONDITION_ACTIVE_SHIFT 6
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_TZCFG_INT_TO_AC_CONDITION_ACTIVE_MASK 0x00000040
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_INT_TO_AC_CONDITION_ACTIVE_SHIFT 5
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_INT_TO_AC_CONDITION_ACTIVE_MASK 0x00000020
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_4_CONDITION_ACTIVE_SHIFT 4
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_4_CONDITION_ACTIVE_MASK 0x00000010
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_3_CONDITION_ACTIVE_SHIFT 3
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_3_CONDITION_ACTIVE_MASK 0x00000008
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_2_CONDITION_ACTIVE_SHIFT 2
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_2_CONDITION_ACTIVE_MASK 0x00000004
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_1_CONDITION_ACTIVE_SHIFT 1
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_1_CONDITION_ACTIVE_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_0_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_4_COMMON_TIMER_0_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_EVENT_BANK_5_OFFSET                          0x000040B8
#define PWRMGR_POWER_MANAGER_EVENT_BANK_5_TYPE                            UInt32
#define PWRMGR_POWER_MANAGER_EVENT_BANK_5_RESERVED_MASK                   0x00000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_31_SHIFT 31
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_31_MASK 0x80000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_30_SHIFT 30
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_30_MASK 0x40000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_29_SHIFT 29
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_29_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_28_SHIFT 28
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_28_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_27_SHIFT 27
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_27_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_26_SHIFT 26
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_26_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_25_SHIFT 25
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_25_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_24_SHIFT 24
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_24_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_23_SHIFT 23
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_23_MASK 0x00800000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_22_SHIFT 22
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_22_MASK 0x00400000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_21_SHIFT 21
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_21_MASK 0x00200000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_20_SHIFT 20
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_20_MASK 0x00100000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_19_SHIFT 19
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_19_MASK 0x00080000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_18_SHIFT 18
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_18_MASK 0x00040000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_17_SHIFT 17
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_17_MASK 0x00020000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_16_SHIFT 16
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_16_MASK 0x00010000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_15_SHIFT 15
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_15_MASK 0x00008000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_14_SHIFT 14
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_14_MASK 0x00004000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_13_SHIFT 13
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_13_MASK 0x00002000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_12_SHIFT 12
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_12_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_11_SHIFT 11
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_11_MASK 0x00000800
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_10_SHIFT 10
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_10_MASK 0x00000400
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_9_SHIFT 9
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_9_MASK 0x00000200
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_8_SHIFT 8
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_8_MASK 0x00000100
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_7_SHIFT 7
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_7_MASK 0x00000080
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_6_SHIFT 6
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_6_MASK 0x00000040
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_5_SHIFT 5
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_5_MASK 0x00000020
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_4_SHIFT 4
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_4_MASK 0x00000010
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_3_SHIFT 3
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_3_MASK 0x00000008
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_2_SHIFT 2
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_2_MASK 0x00000004
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_1_SHIFT 1
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_1_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_5_POWER_MANAGER_EVENT_BANK_5_BIT_0_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_EVENT_BANK_6_OFFSET                          0x000040BC
#define PWRMGR_POWER_MANAGER_EVENT_BANK_6_TYPE                            UInt32
#define PWRMGR_POWER_MANAGER_EVENT_BANK_6_RESERVED_MASK                   0x00000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_31_SHIFT 31
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_31_MASK 0x80000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_30_SHIFT 30
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_30_MASK 0x40000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_29_SHIFT 29
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_29_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_28_SHIFT 28
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_28_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_27_SHIFT 27
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_27_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_26_SHIFT 26
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_26_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_25_SHIFT 25
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_25_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_24_SHIFT 24
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_24_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_23_SHIFT 23
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_23_MASK 0x00800000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_22_SHIFT 22
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_22_MASK 0x00400000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_21_SHIFT 21
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_21_MASK 0x00200000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_20_SHIFT 20
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_20_MASK 0x00100000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_19_SHIFT 19
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_19_MASK 0x00080000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_18_SHIFT 18
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_18_MASK 0x00040000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_17_SHIFT 17
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_17_MASK 0x00020000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_16_SHIFT 16
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_16_MASK 0x00010000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_15_SHIFT 15
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_15_MASK 0x00008000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_14_SHIFT 14
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_14_MASK 0x00004000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_13_SHIFT 13
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_13_MASK 0x00002000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_12_SHIFT 12
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_12_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_11_SHIFT 11
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_11_MASK 0x00000800
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_10_SHIFT 10
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_10_MASK 0x00000400
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_9_SHIFT 9
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_9_MASK 0x00000200
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_8_SHIFT 8
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_8_MASK 0x00000100
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_7_SHIFT 7
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_7_MASK 0x00000080
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_6_SHIFT 6
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_6_MASK 0x00000040
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_5_SHIFT 5
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_5_MASK 0x00000020
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_4_SHIFT 4
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_4_MASK 0x00000010
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_3_SHIFT 3
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_3_MASK 0x00000008
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_2_SHIFT 2
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_2_MASK 0x00000004
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_1_SHIFT 1
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_1_MASK 0x00000002
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_EVENT_BANK_6_POWER_MANAGER_EVENT_BANK_6_BIT_0_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_I2C_ENABLE_OFFSET                            0x00004100
#define PWRMGR_POWER_MANAGER_I2C_ENABLE_TYPE                              UInt32
#define PWRMGR_POWER_MANAGER_I2C_ENABLE_RESERVED_MASK                     0x0000FFFE
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_DEBUG_BUS_SHIFT  16
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_DEBUG_BUS_MASK   0xFFFF0000
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_I2C_ENABLE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_I2C_ENABLE_MASK  0x00000001

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_OFFSET          0x00004104
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_OFFSET          0x00004108
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_OFFSET          0x0000410C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_OFFSET          0x00004110
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_OFFSET          0x00004114
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_OFFSET          0x00004118
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_OFFSET          0x0000411C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_OFFSET          0x00004120
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_OFFSET          0x00004124
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_OFFSET          0x00004128
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_OFFSET          0x0000412C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_OFFSET          0x00004130
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_OFFSET          0x00004134
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_OFFSET          0x00004138
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_OFFSET          0x0000413C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_OFFSET          0x00004140
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_OFFSET          0x00004144
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_OFFSET          0x00004148
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_OFFSET          0x0000414C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_OFFSET          0x00004150
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_OFFSET          0x00004154
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_OFFSET          0x00004158
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_OFFSET          0x0000415C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_OFFSET          0x00004160
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_OFFSET          0x00004164
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_OFFSET          0x00004168
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_OFFSET          0x0000416C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_OFFSET          0x00004170
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_OFFSET          0x00004174
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_OFFSET          0x00004178
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_OFFSET          0x0000417C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_OFFSET          0x00004180
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_OFFSET         0x000041A0
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_00_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_00_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_01_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_01_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_02_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_02_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_03_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_03_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_OFFSET         0x000041A4
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_04_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_04_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_05_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_05_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_06_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_06_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_07_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_07_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_OFFSET         0x000041A8
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_08_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_08_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_09_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_09_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_10_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_10_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_11_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_11_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_OFFSET         0x000041AC
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_12_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_12_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_13_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_13_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_14_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_14_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_15_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_15_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_OFFSET         0x000041B0
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_16_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_16_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_17_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_17_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_18_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_18_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_19_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_19_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_OFFSET         0x000041B4
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_20_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_20_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_21_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_21_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_22_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_22_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_23_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_23_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_OFFSET          0x000041B8
#define PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_RESERVED_MASK   0xFF80E000
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_SOFTWARE_START_ADDRESS_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_SOFTWARE_START_ADDRESS_MASK 0x007F0000
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_I2C_REQUEST_BUSY_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_I2C_REQUEST_BUSY_MASK 0x00001000
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_I2C_REQUEST_TRIGGER_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_I2C_REQUEST_TRIGGER_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_I2C_READ_DATA_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_SOFTWARE_COMMAND_CONTROL_I2C_READ_DATA_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_OFFSET                     0x000041BC
#define PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_TYPE                       UInt32
#define PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_RESERVED_MASK              0xC0000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_AON_VOLTAGE_ACTUAL_VALID_SHIFT 29
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_AON_VOLTAGE_ACTUAL_VALID_MASK 0x20000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MM_VOLTAGE_ACTUAL_VALID_SHIFT 28
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MM_VOLTAGE_ACTUAL_VALID_MASK 0x10000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MODEM_VOLTAGE_ACTUAL_VALID_SHIFT 27
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MODEM_VOLTAGE_ACTUAL_VALID_MASK 0x08000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_SWITCHABLE_VOLTAGE_ACTUAL_VALID_SHIFT 26
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_SWITCHABLE_VOLTAGE_ACTUAL_VALID_MASK 0x04000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_SUBSYSTEM_VOLTAGE_ACTUAL_VALID_SHIFT 25
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_SUBSYSTEM_VOLTAGE_ACTUAL_VALID_MASK 0x02000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_CORE_VOLTAGE_ACTUAL_VALID_SHIFT 24
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_CORE_VOLTAGE_ACTUAL_VALID_MASK 0x01000000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_AON_VOLTAGE_ACTUAL_SHIFT 20
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_AON_VOLTAGE_ACTUAL_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MM_VOLTAGE_ACTUAL_SHIFT 16
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MM_VOLTAGE_ACTUAL_MASK 0x000F0000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MODEM_VOLTAGE_ACTUAL_SHIFT 12
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_MODEM_VOLTAGE_ACTUAL_MASK 0x0000F000
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_SWITCHABLE_VOLTAGE_ACTUAL_SHIFT 8
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_HUB_SWITCHABLE_VOLTAGE_ACTUAL_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_SUBSYSTEM_VOLTAGE_ACTUAL_SHIFT 4
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_SUBSYSTEM_VOLTAGE_ACTUAL_MASK 0x000000F0
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_CORE_VOLTAGE_ACTUAL_SHIFT 0
#define    PWRMGR_POWER_MANAGER_PI_VOLTAGE_ACTUAL_PI_ARM_CORE_VOLTAGE_ACTUAL_MASK 0x0000000F

#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_OFFSET               0x000041C0
#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_TYPE                 UInt32
#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_RESERVED_MASK        0xFFFFEEEE
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_ADDL_BIT_SHIFT 12
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_ADDL_BIT_MASK 0x00001000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_ADDL_IT_SHIFT 8
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_ADDL_IT_MASK 0x00000100
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_ZEROV_ADDL_BIT_SHIFT 4
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_ZEROV_ADDL_BIT_MASK 0x00000010
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_POINTER_ADDL_BIT_SHIFT 0
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO0_SPECIFIC_I2C_COMMAND_POINTER_ADDL_BIT_MASK 0x00000001

#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_OFFSET               0x000041C4
#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_TYPE                 UInt32
#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_RESERVED_MASK        0xFFFFEEEE
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_ADDL_BIT_SHIFT 12
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_ADDL_BIT_MASK 0x00001000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_ADDL_IT_SHIFT 8
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_ADDL_IT_MASK 0x00000100
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_ZEROV_ADDL_BIT_SHIFT 4
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_ZEROV_ADDL_BIT_MASK 0x00000010
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_POINTER_ADDL_BIT_SHIFT 0
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO1_SPECIFIC_I2C_COMMAND_POINTER_ADDL_BIT_MASK 0x00000001

#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_OFFSET               0x000041C8
#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_TYPE                 UInt32
#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_RESERVED_MASK        0xFFFFEEEE
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_ADDL_BIT_SHIFT 12
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_ADDL_BIT_MASK 0x00001000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_ADDL_IT_SHIFT 8
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_ADDL_IT_MASK 0x00000100
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_ZEROV_ADDL_BIT_SHIFT 4
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_ZEROV_ADDL_BIT_MASK 0x00000010
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_POINTER_ADDL_BIT_SHIFT 0
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_ADDL_POINTER_VO2_SPECIFIC_I2C_COMMAND_POINTER_ADDL_BIT_MASK 0x00000001

#define PWRMGR_POWER_MANAGER_APB_READ_OFFSET                              0x000041CC
#define PWRMGR_POWER_MANAGER_APB_READ_TYPE                                UInt32
#define PWRMGR_POWER_MANAGER_APB_READ_RESERVED_MASK                       0xFFFFFF00
#define    PWRMGR_POWER_MANAGER_APB_READ_I2C_APB_READ_DATA_SHIFT          0
#define    PWRMGR_POWER_MANAGER_APB_READ_I2C_APB_READ_DATA_MASK           0x000000FF

#define PWRMGR_INTERRUPT_MASK0_OFFSET                                     0x000041D0
#define PWRMGR_INTERRUPT_MASK0_TYPE                                       UInt32
#define PWRMGR_INTERRUPT_MASK0_RESERVED_MASK                              0x00000000
#define    PWRMGR_INTERRUPT_MASK0_INTR_MASK0_SHIFT                        0
#define    PWRMGR_INTERRUPT_MASK0_INTR_MASK0_MASK                         0xFFFFFFFF

#define PWRMGR_INTERRUPT_MASK1_OFFSET                                     0x000041D4
#define PWRMGR_INTERRUPT_MASK1_TYPE                                       UInt32
#define PWRMGR_INTERRUPT_MASK1_RESERVED_MASK                              0x00000000
#define    PWRMGR_INTERRUPT_MASK1_ENA_ARM_SYS_IDLE_DBG_SHIFT              31
#define    PWRMGR_INTERRUPT_MASK1_ENA_ARM_SYS_IDLE_DBG_MASK               0x80000000
#define    PWRMGR_INTERRUPT_MASK1_INTR_MASK1_SHIFT                        0
#define    PWRMGR_INTERRUPT_MASK1_INTR_MASK1_MASK                         0x7FFFFFFF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_OFFSET          0x00004280
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND__33_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND__33_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND_DATA__33_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND_DATA__33_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND__33_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND__33_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND_DATA__33_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_33_I2C_COMMAND_DATA__33_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_OFFSET          0x00004284
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND__34_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND__34_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND_DATA__34_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND_DATA__34_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND__34_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND__34_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND_DATA__34_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_34_I2C_COMMAND_DATA__34_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_OFFSET          0x00004288
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND__35_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND__35_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND_DATA__35_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND_DATA__35_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND__35_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND__35_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND_DATA__35_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_35_I2C_COMMAND_DATA__35_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_OFFSET          0x0000428C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND__36_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND__36_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND_DATA__36_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND_DATA__36_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND__36_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND__36_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND_DATA__36_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_36_I2C_COMMAND_DATA__36_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_OFFSET          0x00004290
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND__37_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND__37_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND_DATA__37_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND_DATA__37_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND__37_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND__37_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND_DATA__37_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_37_I2C_COMMAND_DATA__37_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_OFFSET          0x00004294
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND__38_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND__38_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND_DATA__38_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND_DATA__38_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND__38_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND__38_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND_DATA__38_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_38_I2C_COMMAND_DATA__38_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_OFFSET          0x00004298
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND__39_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND__39_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND_DATA__39_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND_DATA__39_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND__39_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND__39_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND_DATA__39_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_39_I2C_COMMAND_DATA__39_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_OFFSET          0x0000429C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND__40_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND__40_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND_DATA__40_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND_DATA__40_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND__40_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND__40_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND_DATA__40_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_40_I2C_COMMAND_DATA__40_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_OFFSET          0x000042A0
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND__41_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND__41_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND_DATA__41_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND_DATA__41_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND__41_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND__41_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND_DATA__41_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_41_I2C_COMMAND_DATA__41_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_OFFSET          0x000042A4
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND__42_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND__42_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND_DATA__42_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND_DATA__42_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND__42_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND__42_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND_DATA__42_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_42_I2C_COMMAND_DATA__42_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_OFFSET          0x000042A8
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND__43_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND__43_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND_DATA__43_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND_DATA__43_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND__43_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND__43_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND_DATA__43_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_43_I2C_COMMAND_DATA__43_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_OFFSET          0x000042AC
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND__44_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND__44_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND_DATA__44_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND_DATA__44_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND__44_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND__44_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND_DATA__44_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_44_I2C_COMMAND_DATA__44_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_OFFSET          0x000042B0
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND__45_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND__45_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND_DATA__45_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND_DATA__45_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND__45_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND__45_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND_DATA__45_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_45_I2C_COMMAND_DATA__45_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_OFFSET          0x000042B4
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND__46_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND__46_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND_DATA__46_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND_DATA__46_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND__46_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND__46_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND_DATA__46_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_46_I2C_COMMAND_DATA__46_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_OFFSET          0x000042B8
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND__47_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND__47_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND_DATA__47_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND_DATA__47_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND__47_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND__47_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND_DATA__47_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_47_I2C_COMMAND_DATA__47_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_OFFSET          0x000042BC
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND__48_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND__48_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND_DATA__48_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND_DATA__48_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND__48_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND__48_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND_DATA__48_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_48_I2C_COMMAND_DATA__48_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_OFFSET          0x000042C0
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND__49_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND__49_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND_DATA__49_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND_DATA__49_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND__49_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND__49_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND_DATA__49_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_49_I2C_COMMAND_DATA__49_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_OFFSET          0x000042C4
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND__50_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND__50_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND_DATA__50_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND_DATA__50_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND__50_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND__50_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND_DATA__50_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_50_I2C_COMMAND_DATA__50_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_OFFSET          0x000042C8
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND__51_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND__51_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND_DATA__51_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND_DATA__51_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND__51_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND__51_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND_DATA__51_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_51_I2C_COMMAND_DATA__51_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_OFFSET          0x000042CC
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND__52_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND__52_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND_DATA__52_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND_DATA__52_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND__52_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND__52_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND_DATA__52_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_52_I2C_COMMAND_DATA__52_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_OFFSET          0x000042D0
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND__53_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND__53_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND_DATA__53_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND_DATA__53_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND__53_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND__53_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND_DATA__53_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_53_I2C_COMMAND_DATA__53_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_OFFSET          0x000042D4
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND__54_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND__54_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND_DATA__54_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND_DATA__54_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND__54_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND__54_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND_DATA__54_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_54_I2C_COMMAND_DATA__54_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_OFFSET          0x000042D8
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND__55_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND__55_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND_DATA__55_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND_DATA__55_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND__55_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND__55_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND_DATA__55_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_55_I2C_COMMAND_DATA__55_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_OFFSET          0x000042DC
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND__56_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND__56_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND_DATA__56_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND_DATA__56_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND__56_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND__56_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND_DATA__56_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_56_I2C_COMMAND_DATA__56_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_OFFSET          0x000042E0
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND__57_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND__57_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND_DATA__57_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND_DATA__57_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND__57_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND__57_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND_DATA__57_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_57_I2C_COMMAND_DATA__57_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_OFFSET          0x000042E4
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND__58_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND__58_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND_DATA__58_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND_DATA__58_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND__58_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND__58_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND_DATA__58_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_58_I2C_COMMAND_DATA__58_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_OFFSET          0x000042E8
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND__59_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND__59_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND_DATA__59_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND_DATA__59_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND__59_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND__59_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND_DATA__59_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_59_I2C_COMMAND_DATA__59_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_OFFSET          0x000042EC
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND__60_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND__60_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND_DATA__60_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND_DATA__60_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND__60_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND__60_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND_DATA__60_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_60_I2C_COMMAND_DATA__60_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_OFFSET          0x000042F0
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND__61_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND__61_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND_DATA__61_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND_DATA__61_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND__61_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND__61_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND_DATA__61_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_61_I2C_COMMAND_DATA__61_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_OFFSET          0x000042F4
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND__62_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND__62_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND_DATA__62_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND_DATA__62_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND__62_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND__62_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND_DATA__62_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_62_I2C_COMMAND_DATA__62_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_OFFSET          0x000042F8
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND__63_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND__63_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND_DATA__63_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND_DATA__63_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND__63_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND__63_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND_DATA__63_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_63_I2C_COMMAND_DATA__63_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_OFFSET          0x000042FC
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND__64_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND__64_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND_DATA__64_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND_DATA__64_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND__64_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND__64_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND_DATA__64_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_64_I2C_COMMAND_DATA__64_0_MASK 0x000000FF

#endif /* __BRCM_RDB_PWRMGR_H__ */


