Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 634D2C43458
	for <qemu-riscv@archiver.kernel.org>; Wed,  8 Jul 2026 16:20:20 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1whUzY-00013r-7N; Wed, 08 Jul 2026 12:19:20 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1whUzW-00012w-CH
 for qemu-riscv@nongnu.org; Wed, 08 Jul 2026 12:19:18 -0400
Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1whUzU-0006y9-No
 for qemu-riscv@nongnu.org; Wed, 08 Jul 2026 12:19:18 -0400
Received: by mail-pl1-x630.google.com with SMTP id
 d9443c01a7336-2cacb8416a1so8600705ad.1
 for <qemu-riscv@nongnu.org>; Wed, 08 Jul 2026 09:19:16 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1783527555; x=1784132355; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=xxHnlMV1JLQeffQVz+3d7Qr7bAg99XcAJ/gdYyuVnYk=;
 b=f4HmxCy9f8Cmb4R53cXaCxLxtqZgJPDpwDxpnQvjzDybF7Q0l91VjGuVz5d7utF2U7
 +te/9Edvd12YPPm6b0nGwgJFVWUZUVXMIyHLM2kzbQpbGPjLfQKxuqO6COOteCcgHP8e
 E6j1U8IZ5Eb89j/urzCxWPO14jG5MF7hVnfEeWeMKfdwlOlaacUlGEz30Ucl2sAlSdo1
 o2H5iTq0J3ovSJXl3SH+HUAL5YgL3pzEgRtxRSpOPdtJQCYOvptjpbteeAtPjd2G6ZIu
 vIAaeaj3EJbBXSngfvlTvWe95owiURMtX2QtmweWP3u+G62zQLZWspEc6csKPH/DbL9x
 dGTQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1783527555; x=1784132355;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to:content-type;
 bh=xxHnlMV1JLQeffQVz+3d7Qr7bAg99XcAJ/gdYyuVnYk=;
 b=cBBxWK5Johre8NJYHQJGaafNdO6zxbBw2YNcEK/tTRyzj8/eQL8fo4AEpVWJyJ4XHm
 TV5l3Il6EvaumnodAG86f4HWXFS4dBgliBZOtFLgEOnj2fx0TfdvyKwIzz6P0W4D/T4A
 soOm2dY/Iz57rUQe2FCt2BrMtLwd5qNuIjrEBm9i+iEaN+oDBjDO+kAmzqN3wL/akJLt
 lco085YjR2MniDjWFgXVv6+/PiLMBYvjRakIW+fxPSh/+EfmOuauD3l6XOu4puQrafqr
 9Gpui7l6RlQHHNO0mDCH0Q8xnezP3YxwZEvzvU8AekeOXfgj3dwTxbJSnjm+5ZjoiKHE
 O3ew==
X-Forwarded-Encrypted: i=1;
 AHgh+RqkCCEpQDEL4bXc5VpZG1/71Dfo0h+Z1Vedj8Qi7w2Tjtc5e1qZwBGGqE+BKlj4tkWVjBwFTSAL6Ipo@nongnu.org
X-Gm-Message-State: AOJu0Yy0LYiIQ6o6gVv4ieywhR2vMqTgmiuD3T+XiU1Cx8RHaVnauxDX
 RoeRWCGZ0S0bjfFgmYPdoXA184DxHWsbwaOnaQSGAS6gxtPcPDmGvFyh5UoVh5MyhEowj3QFGF/
 qM6X3
X-Gm-Gg: AfdE7ckwXvKutZHoDJNhtt33+BrnQfgCwK0pQENOtDQxqtV+Cm7JakEGUxM0bjwjXN6
 /HL7Vxmlc4C5yt8tVl09c+aPoCvuEyA6R5RJeqYgEVydNCTs7hGU8YvMIFvPXPdWymZaSZqekGD
 XPPq5FEcEbxVCJChlXl6VCZawSnPYn5BL8TjFz02N91kYkWrnoIy7C+RL1xRT11kdaAYgtsXWsp
 DTV7qTC4bm14pOnjKBv5pK03BrxjnZd4j3/4v0yiPoLqR8FWxWuN+jNISDU9RmiF/txQZniBbMb
 aYtcg0NbhyBb75MwcBiiQu11GWeGufxje3JA3HVNEtOR8Z00nuDZXwa3KFpQkxi0IR70k7Nq6OM
 miycv4sSfWSg4oMbvOKW6miNcZ1xcCWsXMDN13CtM+ONgavFj/EQDd9pohDBn9U1c2E7aKBplBw
 TktGJ8zmD+8nh0+qvT5LJjMAVTIyIaXvQAbVOc4Q/qPvkENbLORVT+wVpysU13jziqhC0kGfkQ5
 J9ldLo5POJk1/5z
X-Received: by 2002:a17:903:3250:b0:2ca:2079:91cc with SMTP id
 d9443c01a7336-2ccea371b35mr31671735ad.5.1783527555365; 
 Wed, 08 Jul 2026 09:19:15 -0700 (PDT)
Received: from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.
 [114.35.142.126]) by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-2ccc9bdb56fsm30789265ad.15.2026.07.08.09.19.12
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Wed, 08 Jul 2026 09:19:15 -0700 (PDT)
From: Max Chou <max.chou@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Aurelien Jarno <aurelien@aurel32.net>,
 Peter Maydell <peter.maydell@linaro.org>,
 =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Weiwei Li <liwei1518@gmail.com>, Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Chao Liu <chao.liu.zevorn@gmail.com>, Max Chou <max.chou@sifive.com>,
 Alistair Francis <alistair.francis@wdc.com>
Subject: [PATCH v6 3/9] target/riscv: Add cfg property for Zvfofp8min extension
Date: Thu,  9 Jul 2026 00:18:53 +0800
Message-ID: <20260708161859.1124848-4-max.chou@sifive.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260708161859.1124848-1-max.chou@sifive.com>
References: <20260708161859.1124848-1-max.chou@sifive.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::630;
 envelope-from=max.chou@sifive.com; helo=mail-pl1-x630.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

According to the ISA spec of Zvfofp8min extension,

"The Zvfofp8min extension requires on the Zve32f extension."

Reviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Max Chou <max.chou@sifive.com>
---
 target/riscv/cpu.c                | 1 +
 target/riscv/cpu_cfg_fields.h.inc | 1 +
 target/riscv/tcg/tcg-cpu.c        | 5 +++++
 target/riscv/tcg/vector_helper.c  | 3 ++-
 4 files changed, 9 insertions(+), 1 deletion(-)

diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 5a82e6563b..38c580a22a 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -231,6 +231,7 @@ const RISCVIsaExtData isa_edata_arr[] = {
     ISA_EXT_DATA_ENTRY(zvfbfwma, PRIV_VERSION_1_12_0, ext_zvfbfwma),
     ISA_EXT_DATA_ENTRY(zvfh, PRIV_VERSION_1_12_0, ext_zvfh),
     ISA_EXT_DATA_ENTRY(zvfhmin, PRIV_VERSION_1_12_0, ext_zvfhmin),
+    ISA_EXT_DATA_ENTRY(zvfofp8min, PRIV_VERSION_1_12_0, ext_zvfofp8min),
     ISA_EXT_DATA_ENTRY(zvkb, PRIV_VERSION_1_12_0, ext_zvkb),
     ISA_EXT_DATA_ENTRY(zvkg, PRIV_VERSION_1_12_0, ext_zvkg),
     ISA_EXT_DATA_ENTRY(zvkn, PRIV_VERSION_1_12_0, ext_zvkn),
diff --git a/target/riscv/cpu_cfg_fields.h.inc b/target/riscv/cpu_cfg_fields.h.inc
index 9eb47af0a7..af78c19a9d 100644
--- a/target/riscv/cpu_cfg_fields.h.inc
+++ b/target/riscv/cpu_cfg_fields.h.inc
@@ -105,6 +105,7 @@ BOOL_FIELD(ext_zvfbfmin)
 BOOL_FIELD(ext_zvfbfwma)
 BOOL_FIELD(ext_zvfh)
 BOOL_FIELD(ext_zvfhmin)
+BOOL_FIELD(ext_zvfofp8min)
 BOOL_FIELD(ext_smaia)
 BOOL_FIELD(ext_ssaia)
 BOOL_FIELD(ext_smctr)
diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
index 4af5cd9c73..5c3f79fbd5 100644
--- a/target/riscv/tcg/tcg-cpu.c
+++ b/target/riscv/tcg/tcg-cpu.c
@@ -639,6 +639,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
         return;
     }
 
+    if (cpu->cfg.ext_zvfofp8min && !cpu->cfg.ext_zve32f) {
+        error_setg(errp, "Zvfofp8min extension depends on Zve32f extension");
+        return;
+    }
+
     if (cpu->cfg.ext_zvfh && !cpu->cfg.ext_zfhmin) {
         error_setg(errp, "Zvfh extensions requires Zfhmin extension");
         return;
diff --git a/target/riscv/tcg/vector_helper.c b/target/riscv/tcg/vector_helper.c
index 944f176b74..6b736948ff 100644
--- a/target/riscv/tcg/vector_helper.c
+++ b/target/riscv/tcg/vector_helper.c
@@ -38,7 +38,8 @@ static target_ulong vtype_reserved(CPURISCVState *env, target_ulong vtype)
     int xlen = riscv_cpu_xlen(env);
     target_ulong reserved = 0;
 
-    if (riscv_cpu_cfg(env)->ext_zvfbfa) {
+    if (riscv_cpu_cfg(env)->ext_zvfbfa ||
+        riscv_cpu_cfg(env)->ext_zvfofp8min) {
         reserved = vtype & MAKE_64BIT_MASK(R_VTYPE_RESERVED_SHIFT,
                                            xlen - 1 - R_VTYPE_RESERVED_SHIFT);
     } else {
-- 
2.55.0


