Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 21 11:55:02 2023
| Host         : Simulacion10 running 64-bit major release  (build 9200)
| Command      : report_methodology -file micro_computer_methodology_drc_routed.rpt -pb micro_computer_methodology_drc_routed.pb -rpx micro_computer_methodology_drc_routed.rpx
| Design       : micro_computer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 478
+-----------+------------------+-----------------------------------------------------------+------------+
| Rule      | Severity         | Description                                               | Violations |
+-----------+------------------+-----------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                               | 19         |
| SYNTH-5   | Warning          | Mapped onto distributed RAM because of timing constraints | 128        |
| SYNTH-10  | Warning          | Wide multiplier                                           | 3          |
| TIMING-16 | Warning          | Large setup violation                                     | 296        |
| TIMING-18 | Warning          | Missing input or output delay                             | 32         |
+-----------+------------------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U_QUITA_R/pulso_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/FSM_onehot_estadoActual_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin U_UART/U_RX/word_signal_reg[7]/C is not reached by a timing clock
Related violations: <none>

SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_0_255_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#33 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#34 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#35 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#36 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#37 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#38 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#39 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#40 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#41 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#42 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#43 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#44 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#45 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#46 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#47 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#48 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#49 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#50 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#51 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#52 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#53 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#54 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#55 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#56 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#57 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#58 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#59 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#60 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#61 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#62 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#63 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#64 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_256_511_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#65 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#66 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#67 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#68 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#69 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#70 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#71 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#72 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#73 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#74 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#75 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#76 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#77 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#78 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#79 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#80 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#81 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#82 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#83 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#84 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#85 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#86 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#87 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#88 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#89 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#90 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#91 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#92 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#93 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#94 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#95 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#96 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_512_767_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#97 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#98 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#99 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#100 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#101 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#102 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#103 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#104 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#105 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#106 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#107 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#108 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#109 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#110 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#111 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#112 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#113 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#114 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#115 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#116 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#117 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#118 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#119 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#120 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#121 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#122 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#123 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#124 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#125 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#126 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#127 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#128 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_MEMORY/memoria_reg_768_1023_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at arquitecture/U_ALU/multOp of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at arquitecture/U_ALU/multOp__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at arquitecture/U_ALU/multOp__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA_D1/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB_D1/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC_D1/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMD/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMD_D1/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMB/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMB_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMC/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMC_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMD/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMD_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_512_767_28_28/RAMS64E_A/WADR6 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_512_767_28_28/RAMS64E_B/WADR6 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_512_767_28_28/RAMS64E_C/WADR6 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_512_767_28_28/RAMS64E_D/WADR6 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_25_25/RAMS64E_A/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_25_25/RAMS64E_B/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_25_25/RAMS64E_C/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_25_25/RAMS64E_D/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMA/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMA_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMB/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMB_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMC/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMC_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMD/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_0_5/RAMD_D1/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA_D1/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMB/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMB_D1/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMC/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMC_D1/WADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMD/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMD_D1/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA/WADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA_D1/WADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB/WADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB_D1/WADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC/WADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC_D1/WADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMD/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMD_D1/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_29_29/RAMS64E_A/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_29_29/RAMS64E_B/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_29_29/RAMS64E_C/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_29_29/RAMS64E_D/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_A/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_B/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_C/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_D/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_29_29/RAMS64E_A/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_29_29/RAMS64E_B/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_29_29/RAMS64E_C/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_29_29/RAMS64E_D/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_30_30/RAMS64E_A/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_30_30/RAMS64E_B/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_30_30/RAMS64E_C/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_30_30/RAMS64E_D/ADR3 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[17]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[24]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_A/WADR7 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_B/WADR7 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_C/WADR7 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_D/WADR7 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMA/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMA_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMB/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMB_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMC/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMC_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMD/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMD_D1/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_28_28/RAMS64E_A/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_28_28/RAMS64E_B/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_28_28/RAMS64E_C/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_0_255_28_28/RAMS64E_D/ADR1 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_5_5/RAMS64E_A/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_5_5/RAMS64E_B/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_5_5/RAMS64E_C/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and U_MEMORY/memoria_reg_256_511_5_5/RAMS64E_D/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[25]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[27]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[28]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[29]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMA/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMA_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMB/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMB_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMC/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMC_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMD/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_12_17/RAMD_D1/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.587 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[1]/C (clocked by sys_clk_pin) and arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]_replica/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMA_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMB/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMB_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMC/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMC_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMD/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_24_29/RAMD_D1/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r2_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMA_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMB_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMC_D1/WADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMD/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_REGISTERS/registros_reg_r1_0_31_18_23/RAMD_D1/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.420 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.533 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.770 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.811 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.819 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.856 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.022 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.027 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.033 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.054 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.060 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.065 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.067 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.069 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.071 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.089 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.110 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.166 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.200 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.207 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.249 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.304 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.312 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.321 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.330 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.335 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.341 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.350 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.388 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.412 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.426 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -3.428 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -3.435 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -3.436 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -3.456 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -3.463 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -3.468 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -3.468 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -3.471 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -3.472 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -3.484 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -3.488 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -3.493 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -3.522 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -3.550 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -3.565 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -3.607 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -3.619 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -3.622 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -3.637 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -3.715 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -3.811 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -3.819 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -3.821 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -3.845 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -3.857 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -3.880 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -3.880 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -3.901 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -3.926 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -3.930 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -3.937 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -3.946 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -3.979 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -4.022 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -4.023 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -4.071 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -4.086 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -4.219 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -4.344 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -4.355 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_MEMORY_DATA_REGISTER/reg_output_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -4.356 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -4.372 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -4.408 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -4.473 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -4.548 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -4.555 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]/C (clocked by sys_clk_pin) and arquitecture/U_INSTRUCTION_REGISTER/reg_output_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -4.597 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -5.127 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -6.035 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -6.211 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -6.275 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -6.325 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -6.373 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -6.375 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -6.396 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -6.431 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -6.467 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -6.510 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -6.526 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -6.531 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -6.537 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -6.548 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -6.662 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -6.705 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -6.722 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -6.733 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -6.741 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -6.879 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -6.930 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -6.957 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -7.022 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -7.060 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -7.096 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -7.196 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -7.209 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -7.518 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_ALUOUT/reg_output_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -7.519 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[12]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[15]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[17]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[19]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[21]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[26]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[28]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[13]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[14]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[16]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[23]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[24]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[30]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[10]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[11]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[18]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[20]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[22]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[25]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[27]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[29]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[31]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -7.934 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -7.934 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -7.934 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -7.934 ns between arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C (clocked by sys_clk_pin) and arquitecture/U_PC/pcSignal_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on input[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on input[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on input[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on input[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on input[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on input[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on input[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on input[16] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on input[17] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on input[18] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on input[19] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on input[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on input[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on input[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on input[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on input[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on input[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on input[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on input[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on input[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on display[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on display[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on display[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on display[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on display[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on display[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on display[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on enDigit[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on enDigit[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on enDigit[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on enDigit[3] relative to clock(s) sys_clk_pin
Related violations: <none>


