#include "TlbMmu.h"
#include "PtwMemPort.h"
#include "ref.h"

TlbMmu::TlbMmu(SimContext *ctx, PtwMemPort *port, int tlb_entries)
    : ctx(ctx), walker(port), dtlb(tlb_entries > 0 ? tlb_entries : 1),
      tlb_entries(tlb_entries > 0 ? tlb_entries : 1), repl_ptr(0) {
  (void)this->ctx;
  flush();
}

void TlbMmu::set_ptw_mem_port(PtwMemPort *port) { walker.set_mem_port(port); }
void TlbMmu::set_ptw_walk_port(PtwWalkPort *port) { walk_port = port; }

void TlbMmu::flush() {
  for (auto &e : dtlb) {
    e = {};
    e.valid = false;
  }
  repl_ptr = 0;
  walker.flush();
  walk_active = false;
  walk_req_sent = false;
  if (walk_port != nullptr) {
    walk_port->flush_client();
  }
}

bool TlbMmu::lookup(uint32_t v_addr, uint8_t asid, TlbEntry &hit) const {
  uint16_t vpn1 = (v_addr >> 22) & 0x3FF;
  uint16_t vpn0 = (v_addr >> 12) & 0x3FF;
  for (const auto &e : dtlb) {
    if (!e.valid) {
      continue;
    }
    if (!(e.global || e.asid == asid)) {
      continue;
    }
    if (e.vpn1 != vpn1) {
      continue;
    }
    if (e.level == 0 && e.vpn0 != vpn0) {
      continue;
    }
    hit = e;
    return true;
  }
  return false;
}

uint32_t TlbMmu::compose_paddr(uint32_t v_addr, const TlbEntry &e) const {
  if (e.level == 1) {
    const uint32_t mask = (1u << 22) - 1u;
    return ((e.ppn << 12) & ~mask) | (v_addr & mask);
  }
  return (e.ppn << 12) | (v_addr & 0xFFFu);
}

bool TlbMmu::check_perm(uint8_t perm, uint32_t type, int eff_priv, bool sum,
                        bool mxr) const {
  bool r = perm & PTE_R;
  bool w = perm & PTE_W;
  bool x = perm & PTE_X;
  bool u = perm & PTE_U;
  bool a = perm & PTE_A;
  bool d = perm & PTE_D;

  if (type == 0 && !x) {
    return false;
  }
  if (type == 1 && !r && !(mxr && x)) {
    return false;
  }
  if (type == 2 && !w) {
    return false;
  }
  if (eff_priv == 0 && !u) {
    return false;
  }
  if (eff_priv == 1 && u && !sum) {
    return false;
  }
  if (!a) {
    return false;
  }
  if (type == 2 && !d) {
    return false;
  }
  return true;
}

void TlbMmu::refill(uint32_t v_addr, uint8_t asid, uint8_t level,
                    uint32_t pte) {
  TlbEntry &e = dtlb[repl_ptr];
  e = {};
  e.valid = true;
  e.global = (pte & PTE_G) != 0;
  e.asid = asid;
  e.level = level;
  e.vpn1 = (v_addr >> 22) & 0x3FF;
  e.vpn0 = (v_addr >> 12) & 0x3FF;
  e.ppn = (pte >> 10) & 0x3FFFFF;
  e.perm = pte & 0xFF;
  repl_ptr = (repl_ptr + 1) % tlb_entries;
}

AbstractMmu::Result TlbMmu::walk_and_refill(uint32_t &p_addr, uint32_t v_addr,
                                            uint32_t type,
                                            CsrStatusIO *status) {
  uint32_t satp = status->satp;
  uint32_t mstatus = status->mstatus;
  int eff_priv = status->privilege;
  bool mxr = (mstatus & MSTATUS_MXR) != 0;
  bool sum = (mstatus & MSTATUS_SUM) != 0;
  bool mprv = (mstatus & MSTATUS_MPRV) != 0;
  if (type != 0 && mprv) {
    eff_priv = (mstatus >> MSTATUS_MPP_SHIFT) & 0x3;
  }

  if (!walk_active) {
    if (!walker.start(v_addr, satp)) {
      return Result::RETRY;
    }
    walk_active = true;
    walk_v_addr = v_addr;
    walk_type = type;
    walk_satp = satp;
    walk_eff_priv = eff_priv;
    walk_mxr = mxr;
    walk_sum = sum;
  } else {
    // Single walker only. Different request must wait.
    if (walk_v_addr != v_addr || walk_type != type || walk_satp != satp) {
      return Result::RETRY;
    }
  }

  auto st = walker.tick();
  if (st != PtwWalker::State::DONE) {
    if (st == PtwWalker::State::FAULT) {
      walker.flush();
      walk_active = false;
      return Result::FAULT;
    }
    return Result::RETRY;
  }

  uint32_t leaf_pte = walker.leaf_pte();
  uint8_t leaf_level = walker.leaf_level();
  uint8_t perm = leaf_pte & 0xFF;
  if (!check_perm(perm, walk_type, walk_eff_priv, walk_sum, walk_mxr)) {
    walker.flush();
    walk_active = false;
    return Result::FAULT;
  }

  uint8_t asid = (walk_satp >> 22) & 0xFF;
  refill(walk_v_addr, asid, leaf_level, leaf_pte);
  const TlbEntry &e = dtlb[(repl_ptr + tlb_entries - 1) % tlb_entries];
  p_addr = compose_paddr(walk_v_addr, e);
  walker.flush();
  walk_active = false;
  return Result::OK;
}

AbstractMmu::Result
TlbMmu::walk_and_refill_shared(uint32_t &p_addr, uint32_t v_addr, uint32_t type,
                               CsrStatusIO *status) {
  uint32_t satp = status->satp;
  uint32_t mstatus = status->mstatus;
  int eff_priv = status->privilege;
  bool mxr = (mstatus & MSTATUS_MXR) != 0;
  bool sum = (mstatus & MSTATUS_SUM) != 0;
  bool mprv = (mstatus & MSTATUS_MPRV) != 0;
  if (type != 0 && mprv) {
    eff_priv = (mstatus >> MSTATUS_MPP_SHIFT) & 0x3;
  }

  if (!walk_active) {
    walk_active = true;
    walk_req_sent = false;
    walk_v_addr = v_addr;
    walk_type = type;
    walk_satp = satp;
    walk_eff_priv = eff_priv;
    walk_mxr = mxr;
    walk_sum = sum;
  } else {
    if (walk_v_addr != v_addr || walk_type != type || walk_satp != satp) {
      return Result::RETRY;
    }
  }

  if (!walk_req_sent) {
    PtwWalkReq req{};
    req.vaddr = walk_v_addr;
    req.satp = walk_satp;
    req.access_type = walk_type;
    if (!walk_port->send_walk_req(req)) {
      return Result::RETRY;
    }
    walk_req_sent = true;
  }

  if (!walk_port->resp_valid()) {
    return Result::RETRY;
  }

  PtwWalkResp wr = walk_port->resp();
  walk_port->consume_resp();
  walk_active = false;
  walk_req_sent = false;

  if (wr.fault) {
    return Result::FAULT;
  }

  uint8_t perm = wr.leaf_pte & 0xFF;
  if (!check_perm(perm, walk_type, walk_eff_priv, walk_sum, walk_mxr)) {
    return Result::FAULT;
  }

  uint8_t asid = (walk_satp >> 22) & 0xFF;
  refill(walk_v_addr, asid, wr.leaf_level, wr.leaf_pte);
  const TlbEntry &e = dtlb[(repl_ptr + tlb_entries - 1) % tlb_entries];
  p_addr = compose_paddr(walk_v_addr, e);
  return Result::OK;
}

AbstractMmu::Result TlbMmu::translate(uint32_t &p_addr, uint32_t v_addr,
                                      uint32_t type, CsrStatusIO *status) {
  uint32_t mstatus = status->mstatus;
  uint32_t satp = status->satp;
  int eff_priv = status->privilege;
  bool mprv = (mstatus & MSTATUS_MPRV) != 0;
  if (type != 0 && mprv) {
    eff_priv = (mstatus >> MSTATUS_MPP_SHIFT) & 0x3;
  }

  if (eff_priv == 3 || ((satp & 0x80000000u) == 0)) {
    p_addr = v_addr;
    return Result::OK;
  }

  uint8_t asid = (satp >> 22) & 0xFF;
  bool mxr = (mstatus & MSTATUS_MXR) != 0;
  bool sum = (mstatus & MSTATUS_SUM) != 0;

  TlbEntry hit = {};
  if (lookup(v_addr, asid, hit)) {
    if (!check_perm(hit.perm, type, eff_priv, sum, mxr)) {
      return Result::FAULT;
    }
    p_addr = compose_paddr(v_addr, hit);
    return Result::OK;
  }
  if (walk_port != nullptr) {
    return walk_and_refill_shared(p_addr, v_addr, type, status);
  }
  return walk_and_refill(p_addr, v_addr, type, status);
}
