#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  4 20:56:18 2022
# Process ID: 8852
# Current directory: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18532 D:\FPGA_Development\Image-Desampling-FPGA\ModuleTestBenches\TempProject.xpr
# Log file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/vivado.log
# Journal file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.xpr
update_compile_order -fileset sources_1
launch_simulation
source pro_tb.tcl
run all
close_sim
