Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/ise/FrequencyFinder/xfft_v7_1.vhd. Ignore this file from project file "/home/ise/FrequencyFinder/top_module_vhdl.prj".
Compiling vhdl file "/home/ise/FrequencyFinder/Common.vhd" in Library work.
Package <common> compiled.
Package body <common> compiled.
Compiling vhdl file "/home/ise/FrequencyFinder/LCD.vhd" in Library work.
Entity <lcd> compiled.
Entity <lcd> (Architecture <lcd_arch>) compiled.
Compiling vhdl file "/home/ise/FrequencyFinder/AC97.vhd" in Library work.
Architecture ac97_arch of Entity ac97 is up to date.
Compiling vhdl file "/home/ise/FrequencyFinder/LCD_DataSender.vhd" in Library work.
Architecture lcd_datasender_arch of Entity lcd_datasender is up to date.
Compiling vhdl file "/home/ise/FrequencyFinder/Top.vhd" in Library work.
Entity <top_module> compiled.
Entity <top_module> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_module> in library <work> (architecture <behavioral>) with generics.
	HALF_PCM_SAMPLE_SIZE = 512
	frequency_bit_length = 12
	frequency_digit_length = 4

Analyzing hierarchy for entity <AC97> in library <work> (architecture <ac97_arch>).

Analyzing hierarchy for entity <LCD_DataSender> in library <work> (architecture <lcd_datasender_arch>) with generics.
	data_bit_length = 12
	data_digit_length = 4

Analyzing hierarchy for entity <LCD> in library <work> (architecture <lcd_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <top_module> in library <work> (Architecture <behavioral>).
	HALF_PCM_SAMPLE_SIZE = 512
	frequency_bit_length = 12
	frequency_digit_length = 4
WARNING:Xst:2211 - "/home/ise/FrequencyFinder/Top.vhd" line 162: Instantiating black box module <xfft_v7_1>.
WARNING:Xst:1610 - "/home/ise/FrequencyFinder/Top.vhd" line 225: Width mismatch. <frequency> has a width of 12 bits but assigned expression is 24-bit wide.
Entity <top_module> analyzed. Unit <top_module> generated.

Analyzing Entity <AC97> in library <work> (Architecture <ac97_arch>).
INFO:Xst:2679 - Register <reg_RW> in unit <AC97> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <AC97> analyzed. Unit <AC97> generated.

Analyzing generic Entity <LCD_DataSender> in library <work> (Architecture <lcd_datasender_arch>).
	data_bit_length = 12
	data_digit_length = 4
INFO:Xst:1432 - Contents of array <digitsToLCD> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <digitsToLCD> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <controller_data_to_LCD<7>> in unit <LCD_DataSender> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <controller_data_to_LCD<6>> in unit <LCD_DataSender> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <controller_data_to_LCD<8>> in unit <LCD_DataSender> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <LCD_DataSender> analyzed. Unit <LCD_DataSender> generated.

Analyzing Entity <LCD> in library <work> (Architecture <lcd_arch>).
Entity <LCD> analyzed. Unit <LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AC97>.
    Related source file is "/home/ise/FrequencyFinder/AC97.vhd".
WARNING:Xst:1780 - Signal <aud_data_array_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aud_data_array> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | ready_sig                 (positive)           |
    | Reset              | AUD_reset_btn             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 16-bit latch for signal <reg_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 7-bit latch for signal <reg_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <valid_control_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 18432-bit register for signal <PCM_data>.
    Found 1-bit register for signal <AUD_SDO>.
    Found 1-bit register for signal <AUD_SYNC>.
    Found 1-bit register for signal <AUD_RESET>.
    Found 1-bit register for signal <PCM_data_ready>.
    Found 18-bit subtractor for signal <$sub0000> created at line 130.
    Found 32-bit up counter for signal <aud_data_count>.
    Found 18-bit register for signal <aud_in_data>.
    Found 8-bit comparator greatequal for signal <AUD_SDO$cmp_ge0000> created at line 111.
    Found 8-bit comparator greatequal for signal <AUD_SDO$cmp_ge0001> created at line 106.
    Found 8-bit comparator lessequal for signal <AUD_SDO$cmp_le0000> created at line 111.
    Found 8-bit comparator lessequal for signal <AUD_SDO$cmp_le0001> created at line 106.
    Found 8-bit comparator lessequal for signal <AUD_SDO$cmp_le0002> created at line 101.
    Found 8-bit up counter for signal <bit_count>.
    Found 32-bit adder for signal <PCM_data_ready$add0000> created at line 138.
    Found 8-bit comparator greatequal for signal <PCM_data_ready$cmp_ge0000> created at line 126.
    Found 8-bit comparator lessequal for signal <PCM_data_ready$cmp_le0000> created at line 126.
    Found 1-bit register for signal <Q1>.
    Found 8-bit comparator greatequal for signal <Q1$cmp_ge0000> created at line 158.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <ready_sig>.
    Found 13-bit up counter for signal <rst_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 18457 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <AC97> synthesized.


Synthesizing Unit <LCD>.
    Related source file is "/home/ise/FrequencyFinder/LCD.vhd".
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | power_on                                       |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <E>.
    Found 8-bit register for signal <to_LCD>.
    Found 1-bit register for signal <RS>.
    Found 1-bit register for signal <RW>.
    Found 1-bit register for signal <ready_sig>.
    Found 32-bit register for signal <clk_count>.
    Found 32-bit adder for signal <clk_count$add0000> created at line 81.
    Found 32-bit comparator greatequal for signal <cur_state$cmp_ge0000> created at line 63.
    Found 32-bit comparator less for signal <cur_state$cmp_lt0000> created at line 72.
    Found 32-bit comparator less for signal <cur_state$cmp_lt0001> created at line 77.
    Found 32-bit comparator less for signal <cur_state$cmp_lt0002> created at line 107.
    Found 32-bit comparator less for signal <cur_state$cmp_lt0003> created at line 148.
    Found 32-bit comparator less for signal <E$cmp_lt0000> created at line 149.
    Found 32-bit comparator less for signal <E$cmp_lt0001> created at line 150.
    Found 32-bit comparator less for signal <E$cmp_lt0002> created at line 152.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <LCD> synthesized.


Synthesizing Unit <LCD_DataSender>.
    Related source file is "/home/ise/FrequencyFinder/LCD_DataSender.vhd".
WARNING:Xst:643 - "/home/ise/FrequencyFinder/LCD_DataSender.vhd" line 76: The result of a 12x12-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/ise/FrequencyFinder/LCD_DataSender.vhd" line 76: The result of a 12x12-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/ise/FrequencyFinder/LCD_DataSender.vhd" line 76: The result of a 12x12-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/ise/FrequencyFinder/LCD_DataSender.vhd" line 76: The result of a 12x12-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <controller_data_ready>.
    Found 1-bit register for signal <controller_data_to_LCD<9>>.
    Found 6-bit register for signal <controller_data_to_LCD<5:0>>.
    Found 32-bit comparator greatequal for signal <controller_data_to_LCD_0$cmp_ge0000> created at line 128.
    Found 16-bit register for signal <digitsToLCD>.
    Found 12-bit subtractor for signal <divMod$sub0000> created at line 76.
    Found 12-bit subtractor for signal <divMod$sub0001> created at line 76.
    Found 12-bit subtractor for signal <divMod$sub0002> created at line 76.
    Found 12-bit subtractor for signal <divMod$sub0004> created at line 76.
    Found 12-bit adder for signal <n0000_0$addsub0000> created at line 78.
    Found 12-bit subtractor for signal <n0000_1$addsub0000> created at line 79.
    Found 12-bit comparator greater for signal <n0000_1$cmp_gt0000> created at line 77.
    Found 12-bit adder for signal <n0001_0$addsub0000> created at line 78.
    Found 12-bit comparator greater for signal <n0001_0$cmp_gt0000> created at line 77.
    Found 12-bit subtractor for signal <n0001_1$addsub0000> created at line 79.
    Found 12-bit adder for signal <n0002_0$addsub0000> created at line 78.
    Found 12-bit comparator greater for signal <n0002_0$cmp_gt0000> created at line 77.
    Found 12-bit subtractor for signal <n0002_1$addsub0000> created at line 79.
    Found 12-bit subtractor for signal <n0003_1$addsub0000> created at line 79.
    Found 12-bit comparator greater for signal <n0003_1$cmp_gt0000> created at line 77.
    Found 32-bit register for signal <num_count>.
    Found 32-bit adder for signal <num_count$addsub0000> created at line 130.
    Found 32-bit comparator less for signal <num_count$cmp_lt0000> created at line 128.
    Found 12-bit adder for signal <q$add0002> created at line 72.
    Found 12-bit adder for signal <q$add0004> created at line 71.
    Found 12-bit adder for signal <q$add0005> created at line 70.
    Found 12-bit adder for signal <q$addsub0000> created at line 71.
    Found 12-bit adder for signal <q0$add0002> created at line 72.
    Found 12-bit adder for signal <q0$add0004> created at line 71.
    Found 12-bit adder for signal <q0$add0005> created at line 70.
    Found 12-bit adder for signal <q0$addsub0000> created at line 71.
    Found 12-bit adder for signal <q1$add0002> created at line 72.
    Found 12-bit adder for signal <q1$add0004> created at line 71.
    Found 12-bit adder for signal <q1$add0005> created at line 70.
    Found 12-bit adder for signal <q1$addsub0000> created at line 71.
    Found 12-bit adder for signal <q2$add0002> created at line 72.
    Found 12-bit adder for signal <q2$add0004> created at line 71.
    Found 12-bit adder for signal <q2$add0005> created at line 70.
    Found 12-bit adder for signal <q2$addsub0000> created at line 71.
    Found 12x12-bit multiplier for signal <r$mult0001> created at line 76.
    Found 12x12-bit multiplier for signal <r0$mult0001> created at line 76.
    Found 12x12-bit multiplier for signal <r1$mult0001> created at line 76.
    Found 12x12-bit multiplier for signal <r2$mult0001> created at line 76.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  28 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   6 Comparator(s).
Unit <LCD_DataSender> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "/home/ise/FrequencyFinder/Top.vhd".
WARNING:Xst:1306 - Output <dumb> is never assigned.
WARNING:Xst:646 - Signal <fft_rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fft_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fft_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "/home/ise/FrequencyFinder/Top.vhd" line 225: The result of a 12x12-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit up counter for signal <clk_count>.
    Found 18-bit adder for signal <curr$add0000> created at line 219.
    Found 18-bit adder for signal <curr$addsub0000>.
    Found 18-bit adder for signal <curr$addsub0001>.
    Found 1-bit register for signal <fft_start>.
    Found 10-bit comparator greatequal for signal <fft_start$cmp_ge0000> created at line 200.
    Found 18-bit 1024-to-1 multiplexer for signal <fft_Xn_Re>.
    Found 12-bit register for signal <frequency>.
    Found 12x12-bit multiplier for signal <frequency$mult0000> created at line 225.
    Found 32-bit register for signal <max>.
    Found 32-bit comparator less for signal <max$cmp_lt0000> created at line 220.
    Found 12-bit register for signal <max_index>.
    Found 32-bit comparator less for signal <max_index$cmp_lt0000> created at line 220.
    Found 10-bit comparator less for signal <max_index$cmp_lt0001> created at line 220.
    Found 1-bit register for signal <update_frequency>.
    Found 1-bit register for signal <update_pcm_data>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 12x12-bit multiplier                                  : 5
# Adders/Subtractors                                   : 34
 12-bit adder                                          : 19
 12-bit subtractor                                     : 8
 18-bit adder                                          : 3
 18-bit subtractor                                     : 1
 32-bit adder                                          : 3
# Counters                                             : 4
 13-bit up counter                                     : 1
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 1074
 1-bit register                                        : 40
 12-bit register                                       : 2
 18-bit register                                       : 1024
 32-bit register                                       : 3
 4-bit register                                        : 4
 8-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 1
 16-bit latch                                          : 1
 7-bit latch                                           : 1
# Comparators                                          : 26
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 1
 12-bit comparator greater                             : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 10
 8-bit comparator greatequal                           : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 18-bit 1024-to-1 multiplexer                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <LCD/LCD_pmap/cur_state/FSM> on signal <cur_state[1:9]> with one-hot encoding.
------------------------------
 State           | Encoding
------------------------------
 start           | 000000001
 power_on        | 000000010
 func_set        | 000000100
 display_control | 000001000
 display_clear   | 000010000
 entry_mode_set  | 000100000
 init_complete   | 001000000
 ready           | 010000000
 sending         | 100000000
------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <AC97_audio/cur_state/FSM> on signal <cur_state[1:8]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 start              | 00000001
 mic_vol_adjust     | 00000010
 pcm_out_vol_adjust | 00000100
 rec_gain_adjust    | 00010000
 rec_select_adjust  | 00001000
 gen_purpose        | 00100000
 pcm_adc_rate       | 01000000
 reset_done         | 10000000
--------------------------------
Reading core <xfft_v7_1.ngc>.
Reading Secure Unit <blk00000179>.
Loading core <xfft_v7_1> for timing and area information for instance <xfft>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <to_LCD_6> (without init value) has a constant value of 0 in block <LCD_pmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <to_LCD_7> (without init value) has a constant value of 0 in block <LCD_pmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max_index_10> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max_index_11> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <LCD_DataSender>.
	Multiplier <Mmult_r_mult0001> in block <LCD_DataSender> and adder/subtractor <Msub_divMod_sub0000> in block <LCD_DataSender> are combined into a MAC<Maddsub_r_mult0001>.
	Multiplier <Mmult_r0_mult0001> in block <LCD_DataSender> and adder/subtractor <Msub_divMod_sub0001> in block <LCD_DataSender> are combined into a MAC<Maddsub_r0_mult0001>.
	Multiplier <Mmult_r1_mult0001> in block <LCD_DataSender> and adder/subtractor <Msub_divMod_sub0002> in block <LCD_DataSender> are combined into a MAC<Maddsub_r1_mult0001>.
	Multiplier <Mmult_r2_mult0001> in block <LCD_DataSender> and adder/subtractor <Msub_divMod_sub0004> in block <LCD_DataSender> are combined into a MAC<Maddsub_r2_mult0001>.
Unit <LCD_DataSender> synthesized (advanced).

Synthesizing (advanced) Unit <top_module>.
	Found pipelined multiplier on signal <frequency_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_frequency_mult0000 by adding 1 register level(s).
Unit <top_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 4
 12x12-to-12-bit MAC                                   : 4
# Multipliers                                          : 1
 12x12-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 30
 12-bit adder                                          : 19
 18-bit adder                                          : 3
 18-bit subtractor                                     : 1
 32-bit adder                                          : 3
 4-bit subtractor                                      : 4
# Counters                                             : 4
 13-bit up counter                                     : 1
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 18621
 Flip-Flops                                            : 18621
# Latches                                              : 3
 1-bit latch                                           : 1
 16-bit latch                                          : 1
 7-bit latch                                           : 1
# Comparators                                          : 26
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 1
 12-bit comparator greater                             : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 10
 8-bit comparator greatequal                           : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 18-bit 1024-to-1 multiplexer                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <max_index_10> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max_index_11> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <max_17> in Unit <top_module> is equivalent to the following 14 FFs/Latches, which will be removed : <max_18> <max_19> <max_20> <max_21> <max_22> <max_23> <max_24> <max_25> <max_26> <max_27> <max_28> <max_29> <max_30> <max_31> 
INFO:Xst:2261 - The FF/Latch <14> in Unit <LPM_LATCH_1> is equivalent to the following 7 FFs/Latches, which will be removed : <10> <6> <5> <4> <2> <1> <0> 
INFO:Xst:2261 - The FF/Latch <13> in Unit <LPM_LATCH_1> is equivalent to the following 4 FFs/Latches, which will be removed : <12> <9> <8> <7> 
INFO:Xst:2261 - The FF/Latch <reg_address_0> in Unit <AC97> is equivalent to the following FF/Latch, which will be removed : <reg_address_6> 
WARNING:Xst:1710 - FF/Latch <14> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <to_LCD_6> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <to_LCD_7> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_address_0> (without init value) has a constant value of 0 in block <AC97>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reg_address_5> in Unit <AC97> is equivalent to the following FF/Latch, which will be removed : <reg_data_15> 

Optimizing unit <top_module> ...

Optimizing unit <LCD> ...
WARNING:Xst:1710 - FF/Latch <RW> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RW> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AC97> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 108.
Optimizing block <top_module> to meet ratio 100 (+ 5) of 7200 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top_module>, final ratio is 107.
INFO:Xst:2260 - The FF/Latch <blk00000d37> in Unit <xfft> is equivalent to the following 5 FFs/Latches : <blk00000d38> <blk00000d3a> <blk00000d3b> <blk00000d3c> <blk00000d3d> 
INFO:Xst:2260 - The FF/Latch <blk00000f57> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f61> 
INFO:Xst:2260 - The FF/Latch <blk00000f56> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f60> 
INFO:Xst:2260 - The FF/Latch <blk00000f55> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f5f> 
INFO:Xst:2260 - The FF/Latch <blk00000d39> in Unit <xfft> is equivalent to the following 8 FFs/Latches : <blk00000d3e> <blk00000d3f> <blk00000d40> <blk00000d41> <blk00000d42> <blk00000d43> <blk00000f5d> <blk00000f5e> 
INFO:Xst:2260 - The FF/Latch <blk00000f59> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f63> 
INFO:Xst:2260 - The FF/Latch <blk00000f5c> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f66> 
INFO:Xst:2260 - The FF/Latch <blk00000f5b> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f65> 
INFO:Xst:2260 - The FF/Latch <blk00000f58> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f62> 
INFO:Xst:2260 - The FF/Latch <blk00000f5a> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f64> 
INFO:Xst:2260 - The FF/Latch <blk000001d5> in Unit <xfft> is equivalent to the following FF/Latch : <blk000011f0> 
INFO:Xst:2260 - The FF/Latch <blk00000d37> in Unit <xfft> is equivalent to the following 5 FFs/Latches : <blk00000d38> <blk00000d3a> <blk00000d3b> <blk00000d3c> <blk00000d3d> 
INFO:Xst:2260 - The FF/Latch <blk00000f57> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f61> 
INFO:Xst:2260 - The FF/Latch <blk00000f56> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f60> 
INFO:Xst:2260 - The FF/Latch <blk00000f55> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f5f> 
INFO:Xst:2260 - The FF/Latch <blk00000d39> in Unit <xfft> is equivalent to the following 8 FFs/Latches : <blk00000d3e> <blk00000d3f> <blk00000d40> <blk00000d41> <blk00000d42> <blk00000d43> <blk00000f5d> <blk00000f5e> 
INFO:Xst:2260 - The FF/Latch <blk00000f59> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f63> 
INFO:Xst:2260 - The FF/Latch <blk00000f5c> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f66> 
INFO:Xst:2260 - The FF/Latch <blk00000f5b> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f65> 
INFO:Xst:2260 - The FF/Latch <blk00000f58> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f62> 
INFO:Xst:2260 - The FF/Latch <blk00000f5a> in Unit <xfft> is equivalent to the following FF/Latch : <blk00000f64> 
INFO:Xst:2260 - The FF/Latch <blk000001d5> in Unit <xfft> is equivalent to the following FF/Latch : <blk000011f0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18687
 Flip-Flops                                            : 18687

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 9885
#      GND                         : 6
#      INV                         : 61
#      LUT1                        : 209
#      LUT2                        : 91
#      LUT3                        : 423
#      LUT4                        : 116
#      LUT5                        : 188
#      LUT6                        : 7948
#      MUXCY                       : 423
#      MUXF7                       : 77
#      MUXF8                       : 8
#      VCC                         : 2
#      XORCY                       : 333
# FlipFlops/Latches                : 20077
#      FD                          : 159
#      FD_1                        : 19
#      FDC                         : 49
#      FDE                         : 442
#      FDE_1                       : 18432
#      FDP                         : 1
#      FDR                         : 54
#      FDRE                        : 907
#      FDS                         : 2
#      FDSE                        : 3
#      LD_1                        : 9
# RAMS                             : 7
#      RAMB18                      : 3
#      RAMB18SDP                   : 4
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14
# DSPs                             : 17
#      DSP48E                      : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           20077  out of  28800    69%  
 Number of Slice LUTs:                 9045  out of  28800    31%  
    Number used as Logic:              9036  out of  28800    31%  
    Number used as Memory:                9  out of   7680     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  27904
   Number with an unused Flip Flop:    7827  out of  27904    28%  
   Number with an unused LUT:         18859  out of  27904    67%  
   Number of fully used LUT-FF pairs:  1218  out of  27904     4%  
   Number of unique control sets:      1058

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  20  out of    480     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     60     6%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48Es:                      17  out of     48    35%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+------------------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)              | Load  |
---------------------------------------------------------+------------------------------------+-------+
clk                                                      | BUFGP                              | 2308  |
AC97_audio/reg_data_or0000(AC97_audio/reg_data_or00001:O)| NONE(*)(AC97_audio/reg_data_13)    | 8     |
AUD_BIT_CLK                                              | BUFGP                              | 18493 |
AC97_audio/cur_state_FSM_FFd8                            | NONE(AC97_audio/valid_control_data)| 1     |
---------------------------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------+------------------------+-------+
Control Signal                      | Buffer(FF name)        | Load  |
------------------------------------+------------------------+-------+
LCD_reset_btn                       | IBUF                   | 42    |
AUD_reset_btn                       | IBUF                   | 8     |
xfft/sig00000001(xfft/blk00000001:P)| NONE(xfft/blk000011f7) | 3     |
xfft/sig00000c53(xfft/blk00000002:G)| NONE(xfft/blk000011f7) | 3     |
------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 41.961ns (Maximum Frequency: 23.832MHz)
   Minimum input arrival time before clock: 2.889ns
   Maximum output required time after clock: 3.270ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 41.961ns (frequency: 23.832MHz)
  Total number of paths / destination ports: 770885923540906803200 / 3588
-------------------------------------------------------------------------
Delay:               41.961ns (Levels of Logic = 110)
  Source:            Mmult_frequency_mult0000 (DSP)
  Destination:       LCD/digitsToLCD_0_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mmult_frequency_mult0000 to LCD/digitsToLCD_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E:CLK->P1        1   0.556   0.576  Mmult_frequency_mult0000 (frequency<1>)
     LUT2:I0->O            1   0.094   0.000  LCD/Madd_q_add0005_lut<0> (LCD/Madd_q_add0005_lut<0>)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q_add0005_cy<0> (LCD/Madd_q_add0005_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0005_cy<1> (LCD/Madd_q_add0005_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0005_cy<2> (LCD/Madd_q_add0005_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0005_cy<3> (LCD/Madd_q_add0005_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0005_cy<4> (LCD/Madd_q_add0005_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0005_cy<5> (LCD/Madd_q_add0005_cy<5>)
     XORCY:CI->O           8   0.357   0.518  LCD/Madd_q_add0005_xor<6> (LCD/q_add0005<6>)
     LUT2:I1->O            1   0.094   0.000  LCD/Madd_q_add0004_lut<2> (LCD/Madd_q_add0004_lut<2>)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q_add0004_cy<2> (LCD/Madd_q_add0004_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<3> (LCD/Madd_q_add0004_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<4> (LCD/Madd_q_add0004_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<5> (LCD/Madd_q_add0004_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<6> (LCD/Madd_q_add0004_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<7> (LCD/Madd_q_add0004_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<8> (LCD/Madd_q_add0004_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0004_cy<9> (LCD/Madd_q_add0004_cy<9>)
     XORCY:CI->O           3   0.357   0.587  LCD/Madd_q_add0004_xor<10> (LCD/q_add0004<10>)
     LUT6:I4->O            1   0.094   0.000  LCD/Madd_q_add0002_Madd_lut<3> (LCD/Madd_q_add0002_Madd_lut<3>)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q_add0002_Madd_cy<3> (LCD/Madd_q_add0002_Madd_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<4> (LCD/Madd_q_add0002_Madd_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<5> (LCD/Madd_q_add0002_Madd_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<6> (LCD/Madd_q_add0002_Madd_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<7> (LCD/Madd_q_add0002_Madd_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<8> (LCD/Madd_q_add0002_Madd_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<9> (LCD/Madd_q_add0002_Madd_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q_add0002_Madd_cy<10> (LCD/Madd_q_add0002_Madd_cy<10>)
     XORCY:CI->O           7   0.357   0.369  LCD/Madd_q_add0002_Madd_xor<11> (LCD/Madd_n0000_0_addsub0000_lut<8>)
     DSP48E:A8->P4         1   3.646   1.069  LCD/Maddsub_r_mult0001 (LCD/divMod_sub0000<4>)
     LUT6:I0->O           11   0.094   0.535  LCD/n0000_1_cmp_gt00001_SW0 (N50)
     LUT6:I5->O           12   0.094   0.540  LCD/n0000_1_cmp_gt00001 (LCD/n0000_1_cmp_gt0000)
     LUT6:I5->O            1   0.094   0.336  LCD/n0000_0_mux0000<4>1 (LCD/n0000_0_mux0000<4>)
     MUXCY:DI->O           1   0.362   0.000  LCD/Madd_q0_add0005_cy<3> (LCD/Madd_q0_add0005_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0005_cy<4> (LCD/Madd_q0_add0005_cy<4>)
     XORCY:CI->O           8   0.357   0.518  LCD/Madd_q0_add0005_xor<5> (LCD/q0_add0005<5>)
     LUT2:I1->O            1   0.094   0.000  LCD/Madd_q0_add0004_lut<1> (LCD/Madd_q0_add0004_lut<1>)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q0_add0004_cy<1> (LCD/Madd_q0_add0004_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<2> (LCD/Madd_q0_add0004_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<3> (LCD/Madd_q0_add0004_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<4> (LCD/Madd_q0_add0004_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<5> (LCD/Madd_q0_add0004_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<6> (LCD/Madd_q0_add0004_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<7> (LCD/Madd_q0_add0004_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0004_cy<8> (LCD/Madd_q0_add0004_cy<8>)
     XORCY:CI->O           3   0.357   0.587  LCD/Madd_q0_add0004_xor<9> (LCD/q0_add0004<9>)
     LUT6:I4->O            1   0.094   0.000  LCD/Madd_q0_add0002_Madd_lut<2> (LCD/Madd_q0_add0002_Madd_lut<2>)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q0_add0002_Madd_cy<2> (LCD/Madd_q0_add0002_Madd_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<3> (LCD/Madd_q0_add0002_Madd_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<4> (LCD/Madd_q0_add0002_Madd_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<5> (LCD/Madd_q0_add0002_Madd_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<6> (LCD/Madd_q0_add0002_Madd_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<7> (LCD/Madd_q0_add0002_Madd_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<8> (LCD/Madd_q0_add0002_Madd_cy<8>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q0_add0002_Madd_cy<9> (LCD/Madd_q0_add0002_Madd_cy<9>)
     XORCY:CI->O           6   0.357   0.363  LCD/Madd_q0_add0002_Madd_xor<10> (LCD/Madd_n0001_0_addsub0000_lut<7>)
     DSP48E:A7->P4         1   3.646   1.069  LCD/Maddsub_r0_mult0001 (LCD/divMod_sub0001<4>)
     LUT6:I0->O           14   0.094   0.551  LCD/n0001_0_cmp_gt00001_SW0 (N48)
     LUT6:I5->O            7   0.094   0.513  LCD/n0001_0_cmp_gt00001 (LCD/n0001_0_cmp_gt0000)
     LUT6:I5->O            1   0.094   0.336  LCD/n0001_0_mux0000<4>1 (LCD/n0001_0_mux0000<4>)
     MUXCY:DI->O           1   0.362   0.000  LCD/Madd_q1_add0005_cy<3> (LCD/Madd_q1_add0005_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0005_cy<4> (LCD/Madd_q1_add0005_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0005_cy<5> (LCD/Madd_q1_add0005_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0005_cy<6> (LCD/Madd_q1_add0005_cy<6>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q1_add0005_cy<7> (LCD/Madd_q1_add0005_cy<7>)
     XORCY:CI->O           6   0.357   0.507  LCD/Madd_q1_add0005_xor<8> (LCD/Madd_q1_add0002C3_mand)
     LUT2:I1->O            1   0.094   0.000  LCD/Madd_q1_add0004_lut<4> (LCD/Madd_q1_add0002R3)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q1_add0004_cy<4> (LCD/Madd_q1_add0004_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0004_cy<5> (LCD/Madd_q1_add0004_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0004_cy<6> (LCD/Madd_q1_add0004_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0004_cy<7> (LCD/Madd_q1_add0004_cy<7>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q1_add0004_cy<8> (LCD/Madd_q1_add0004_cy<8>)
     XORCY:CI->O           3   0.357   0.491  LCD/Madd_q1_add0004_xor<9> (LCD/q1_add0004<9>)
     LUT3:I2->O            1   0.094   0.000  LCD/Madd_q1_add0002R1 (LCD/Madd_q1_add0002R)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q1_add0002_Madd_cy<1> (LCD/Madd_q1_add0002_Madd_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<2> (LCD/Madd_q1_add0002_Madd_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<3> (LCD/Madd_q1_add0002_Madd_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<4> (LCD/Madd_q1_add0002_Madd_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<5> (LCD/Madd_q1_add0002_Madd_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<6> (LCD/Madd_q1_add0002_Madd_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<7> (LCD/Madd_q1_add0002_Madd_cy<7>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q1_add0002_Madd_cy<8> (LCD/Madd_q1_add0002_Madd_cy<8>)
     XORCY:CI->O           6   0.357   0.363  LCD/Madd_q1_add0002_Madd_xor<9> (LCD/Madd_n0002_0_addsub0000_lut<6>)
     DSP48E:A6->P4         1   3.646   1.069  LCD/Maddsub_r1_mult0001 (LCD/divMod_sub0002<4>)
     LUT6:I0->O           12   0.094   0.540  LCD/n0002_0_cmp_gt00001_SW0 (N46)
     LUT6:I5->O            7   0.094   0.513  LCD/n0002_0_cmp_gt00001 (LCD/n0002_0_cmp_gt0000)
     LUT6:I5->O            1   0.094   0.336  LCD/n0002_0_mux0000<4>1 (LCD/n0002_0_mux0000<4>)
     MUXCY:DI->O           1   0.362   0.000  LCD/Madd_q2_add0005_cy<3> (LCD/Madd_q2_add0005_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0005_cy<4> (LCD/Madd_q2_add0005_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0005_cy<5> (LCD/Madd_q2_add0005_cy<5>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q2_add0005_cy<6> (LCD/Madd_q2_add0005_cy<6>)
     XORCY:CI->O           6   0.357   0.507  LCD/Madd_q2_add0005_xor<7> (LCD/Madd_q2_add0002_Madd_lut<7>)
     LUT2:I1->O            1   0.094   0.000  LCD/Madd_q2_add0004_lut<3> (LCD/Madd_q2_add0002R2)
     MUXCY:S->O            1   0.372   0.000  LCD/Madd_q2_add0004_cy<3> (LCD/Madd_q2_add0004_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0004_cy<4> (LCD/Madd_q2_add0004_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0004_cy<5> (LCD/Madd_q2_add0004_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0004_cy<6> (LCD/Madd_q2_add0004_cy<6>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q2_add0004_cy<7> (LCD/Madd_q2_add0004_cy<7>)
     XORCY:CI->O           1   0.357   0.336  LCD/Madd_q2_add0004_xor<8> (LCD/q2_add0004<8>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<0> (LCD/Madd_q2_add0002_Madd_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<1> (LCD/Madd_q2_add0002_Madd_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<2> (LCD/Madd_q2_add0002_Madd_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<3> (LCD/Madd_q2_add0002_Madd_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<4> (LCD/Madd_q2_add0002_Madd_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<5> (LCD/Madd_q2_add0002_Madd_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<6> (LCD/Madd_q2_add0002_Madd_cy<6>)
     MUXCY:CI->O           0   0.026   0.000  LCD/Madd_q2_add0002_Madd_cy<7> (LCD/Madd_q2_add0002_Madd_cy<7>)
     XORCY:CI->O           1   0.357   0.336  LCD/Madd_q2_add0002_Madd_xor<8> (LCD/q2_add0002<8>)
     DSP48E:A5->P4         1   3.646   1.069  LCD/Maddsub_r2_mult0001 (LCD/divMod_sub0004<4>)
     LUT6:I0->O            3   0.094   0.491  LCD/n0003_1_cmp_gt00001_SW0 (N44)
     LUT6:I5->O            1   0.094   0.000  LCD/n0003_1_mux0000<1>1 (LCD/_n0004<0><1>)
     FDE:D                    -0.018          LCD/digitsToLCD_0_1
    ----------------------------------------
    Total                     41.961ns (26.936ns logic, 15.025ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AUD_BIT_CLK'
  Clock period: 12.798ns (frequency: 78.135MHz)
  Total number of paths / destination ports: 913939 / 36989
-------------------------------------------------------------------------
Delay:               6.399ns (Levels of Logic = 5)
  Source:            AC97_audio/bit_count_3 (FF)
  Destination:       AC97_audio/PCM_data_497_17 (FF)
  Source Clock:      AUD_BIT_CLK rising
  Destination Clock: AUD_BIT_CLK falling

  Data Path: AC97_audio/bit_count_3 to AC97_audio/PCM_data_497_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.471   0.877  AC97_audio/bit_count_3 (AC97_audio/bit_count_3)
     LUT4:I0->O            1   0.094   0.480  AC97_audio/PCM_data_0_not000111_SW0 (N42)
     LUT6:I5->O           35   0.094   1.101  AC97_audio/PCM_data_0_not000111 (AC97_audio/aud_data_count_not0001)
     LUT5:I0->O           18   0.094   1.162  AC97_audio/PCM_data_0_not00011184 (AC97_audio/N6)
     LUT6:I0->O           32   0.094   1.196  AC97_audio/PCM_data_401_not000111 (AC97_audio/N85)
     LUT6:I0->O           18   0.094   0.429  AC97_audio/PCM_data_467_not00011 (AC97_audio/PCM_data_467_not0001)
     FDE_1:CE                  0.213          AC97_audio/PCM_data_467_0
    ----------------------------------------
    Total                      6.399ns (1.154ns logic, 5.245ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              2.780ns (Levels of Logic = 2)
  Source:            AUD_reset_btn (PAD)
  Destination:       AC97_audio/rst_counter_12 (FF)
  Destination Clock: clk rising

  Data Path: AUD_reset_btn to AC97_audio/rst_counter_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.818   0.893  AUD_reset_btn_IBUF (AUD_reset_btn_IBUF)
     LUT4:I0->O           13   0.094   0.402  AC97_audio/rst_counter_or00001 (AC97_audio/rst_counter_or0000)
     FDR:R                     0.573          AC97_audio/rst_counter_0
    ----------------------------------------
    Total                      2.780ns (1.485ns logic, 1.295ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AUD_BIT_CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.889ns (Levels of Logic = 3)
  Source:            AUD_reset_btn (PAD)
  Destination:       AC97_audio/AUD_SDO (FF)
  Destination Clock: AUD_BIT_CLK rising

  Data Path: AUD_reset_btn to AC97_audio/AUD_SDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.818   1.173  AUD_reset_btn_IBUF (AUD_reset_btn_IBUF)
     LUT6:I0->O            1   0.094   0.710  AC97_audio/AUD_SDO_and00001 (AC97_audio/AUD_SDO_and0000)
     LUT3:I0->O            1   0.094   0.000  AC97_audio/AUD_SDO_rstpot (AC97_audio/AUD_SDO_rstpot)
     FD:D                     -0.018          AC97_audio/AUD_SDO
    ----------------------------------------
    Total                      2.889ns (1.006ns logic, 1.883ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.270ns (Levels of Logic = 1)
  Source:            LCD/LCD_pmap/E (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      clk rising

  Data Path: LCD/LCD_pmap/E to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   0.347  LCD/LCD_pmap/E (LCD/LCD_pmap/E)
     OBUF:I->O                 2.452          LCD_E_OBUF (LCD_E)
    ----------------------------------------
    Total                      3.270ns (2.923ns logic, 0.347ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AUD_BIT_CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.270ns (Levels of Logic = 1)
  Source:            AC97_audio/AUD_SYNC (FF)
  Destination:       AUD_SYNC (PAD)
  Source Clock:      AUD_BIT_CLK rising

  Data Path: AC97_audio/AUD_SYNC to AUD_SYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.471   0.347  AC97_audio/AUD_SYNC (AC97_audio/AUD_SYNC)
     OBUF:I->O                 2.452          AUD_SYNC_OBUF (AUD_SYNC)
    ----------------------------------------
    Total                      3.270ns (2.923ns logic, 0.347ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================


Total REAL time to Xst completion: 273.00 secs
Total CPU time to Xst completion: 264.37 secs
 
--> 


Total memory usage is 1016776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :   38 (   0 filtered)

