[06/04 10:34:28      0s] 
[06/04 10:34:28      0s] Cadence Innovus(TM) Implementation System.
[06/04 10:34:28      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/04 10:34:28      0s] 
[06/04 10:34:28      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[06/04 10:34:28      0s] Options:	
[06/04 10:34:28      0s] Date:		Wed Jun  4 10:34:28 2025
[06/04 10:34:28      0s] Host:		eda (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*4cpus*AMD Ryzen 5 5600X 6-Core Processor 512KB)
[06/04 10:34:28      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/04 10:34:28      0s] 
[06/04 10:34:28      0s] License:
[06/04 10:34:28      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/04 10:34:28      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/04 10:34:28      0s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
[06/04 10:34:28      0s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
[06/04 10:34:28      0s] INFO: OA features are disabled in this session.
[06/04 10:34:35     10s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[06/04 10:34:35     10s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 10:34:35     10s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[06/04 10:34:35     10s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 10:34:35     10s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[06/04 10:34:35     10s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[06/04 10:34:35     10s] @(#)CDS: CPE v20.10-p006
[06/04 10:34:35     10s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 10:34:35     10s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[06/04 10:34:35     10s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[06/04 10:34:35     10s] @(#)CDS: RCDB 11.15.0
[06/04 10:34:35     10s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[06/04 10:34:35     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_44722_eda_host_M9Z9MG.

[06/04 10:34:35     10s] Change the soft stacksize limit to 0.2%RAM (25 mbytes). Set global soft_stack_size_limit to change the value.
[06/04 10:34:36     11s] 
[06/04 10:34:36     11s] **INFO:  MMMC transition support version v31-84 
[06/04 10:34:36     11s] 
[06/04 10:34:36     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/04 10:34:36     11s] <CMD> suppressMessage ENCEXT-2799
[06/04 10:34:36     11s] <CMD> win
[06/04 10:34:44     11s] <CMD> setDesignMode -process 180
[06/04 10:34:44     11s] ##  Process: 180           (User Set)               
[06/04 10:34:44     11s] ##     Node: (not set)                           
[06/04 10:34:44     11s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/04 10:34:44     11s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/04 10:34:44     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/04 10:34:44     11s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/04 10:34:44     11s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/04 10:34:44     11s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/04 10:34:44     11s] <CMD> set restore_db_stop_at_design_in_memory 0
[06/04 10:35:04     14s] <CMD> encMessage warning 0
[06/04 10:35:04     14s] Suppress "**WARN ..." messages.
[06/04 10:35:04     14s] <CMD> encMessage debug 0
[06/04 10:35:04     14s] <CMD> encMessage info 0
[06/04 10:35:04     14s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:35:05     14s] *** End library_loading (cpu=0.00min, real=0.02min, mem=8.0M, fe_cpu=0.24min, fe_real=0.62min, fe_mem=708.4M) ***
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:35:05     14s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:35:05     14s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:35:05     14s] *** Netlist is unique.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:35:05     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:35:05     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:35:05     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:35:05     14s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:35:05     14s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:35:05     14s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:35:05     14s] Loading place ...
[06/04 10:35:05     15s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:35:05     15s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:35:05     15s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:35:06     15s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[06/04 10:35:06     15s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:35:06     15s] timing_enable_default_delay_arc
[06/04 10:35:20     17s] <CMD> fit
[06/04 10:35:21     17s] <CMD> setDrawView ameba
[06/04 10:35:21     17s] <CMD> setDrawView place
[06/04 10:37:39     22s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:37:39     22s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc0KcSWb/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:37:39     22s] Current (total cpu=0:00:22.2, real=0:03:11, peak res=894.8M, current mem=857.9M)
[06/04 10:37:39     22s] INFO (CTE): Constraints read successfully.
[06/04 10:37:39     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=873.1M, current mem=873.1M)
[06/04 10:37:39     22s] Current (total cpu=0:00:22.2, real=0:03:11, peak res=894.8M, current mem=873.1M)
[06/04 10:37:39     22s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:37:39     22s] Current (total cpu=0:00:22.2, real=0:03:11, peak res=894.8M, current mem=873.1M)
[06/04 10:37:39     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 214).
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 215).
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:37:39     22s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=873.4M, current mem=873.4M)
[06/04 10:37:39     22s] Current (total cpu=0:00:22.3, real=0:03:11, peak res=894.8M, current mem=873.4M)
[06/04 10:37:39     22s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc0KcSWb/views/AV_func_max/latency.sdc' ...
[06/04 10:37:39     22s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc0KcSWb/views/AV_func_min/latency.sdc' ...
[06/04 10:37:39     22s] Current (total cpu=0:00:22.3, real=0:03:11, peak res=894.8M, current mem=873.4M)
[06/04 10:37:39     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=874.7M, current mem=874.7M)
[06/04 10:37:39     22s] Current (total cpu=0:00:22.3, real=0:03:11, peak res=894.8M, current mem=874.7M)
[06/04 10:37:39     22s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:37:39     22s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:37:39     22s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:37:39     22s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:37:39     22s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:37:39     22s] Summary for sequential cells identification: 
[06/04 10:37:39     22s]   Identified SBFF number: 14
[06/04 10:37:39     22s]   Identified MBFF number: 0
[06/04 10:37:39     22s]   Identified SB Latch number: 0
[06/04 10:37:39     22s]   Identified MB Latch number: 0
[06/04 10:37:39     22s]   Not identified SBFF number: 0
[06/04 10:37:39     22s]   Not identified MBFF number: 0
[06/04 10:37:39     22s]   Not identified SB Latch number: 0
[06/04 10:37:39     22s]   Not identified MB Latch number: 0
[06/04 10:37:39     22s]   Number of sequential cells which are not FFs: 13
[06/04 10:37:39     22s]  Visiting view : AV_func_max
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:37:39     22s]  Visiting view : AV_scan_max
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:37:39     22s]  Visiting view : AV_func_min
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:37:39     22s]  Visiting view : AV_scan_min
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:37:39     22s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:37:39     22s]  Setting StdDelay to 58.40
[06/04 10:37:39     22s] Creating Cell Server, finished. 
[06/04 10:37:39     22s] 
[06/04 10:37:39     22s] Reset timing graph...
[06/04 10:37:39     22s] Ignoring AAE DB Resetting ...
[06/04 10:37:39     22s] Reset timing graph done.
[06/04 10:37:39     22s] Ignoring AAE DB Resetting ...
[06/04 10:37:39     22s] Analyzing clock structure...
[06/04 10:37:39     22s] Analyzing clock structure done.
[06/04 10:37:39     22s] Reset timing graph...
[06/04 10:37:40     22s] Ignoring AAE DB Resetting ...
[06/04 10:37:40     22s] Reset timing graph done.
[06/04 10:37:40     22s] Wrote: ../ccopt/ccopt.spec
[06/04 10:37:40     22s] <CMD> get_ccopt_clock_trees
[06/04 10:37:40     22s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:37:40     22s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:37:40     22s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:37:40     22s] Extracting original clock gating for clk...
[06/04 10:37:40     22s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:37:40     22s]   Extraction for clk complete.
[06/04 10:37:40     22s] Extracting original clock gating for clk done.
[06/04 10:37:40     22s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:37:40     22s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:37:40     22s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:37:40     22s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:37:40     22s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:37:40     22s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:37:40     22s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:37:40     22s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:37:40     22s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:37:40     22s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:37:40     22s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:37:40     22s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:37:40     22s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:37:40     22s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:37:40     22s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:37:40     22s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal_cts 1.000
[06/04 10:37:40     22s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:37:40     22s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:37:40     22s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:37:40     22s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:37:40     22s] Checking clock tree convergence...
[06/04 10:37:40     22s] Checking clock tree convergence done.
[06/04 10:37:40     22s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:37:40     22s] <CMD> ccopt_design -cts
[06/04 10:37:40     22s] #% Begin ccopt_design (date=06/04 10:37:40, mem=836.8M)
[06/04 10:37:40     22s] Turning off fast DC mode./nRuntime...
[06/04 10:37:40     22s] **INFO: User's settings:
[06/04 10:37:40     22s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:37:40     22s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:37:40     22s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:37:40     22s] setNanoRouteMode -timingEngine                      {}
[06/04 10:37:40     22s] setDesignMode -process                              180
[06/04 10:37:40     22s] setExtractRCMode -coupling_c_th                     3
[06/04 10:37:40     22s] setExtractRCMode -engine                            preRoute
[06/04 10:37:40     22s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:37:40     22s] setExtractRCMode -total_c_th                        5
[06/04 10:37:40     22s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:37:40     22s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:37:40     22s] setDelayCalMode -engine                             aae
[06/04 10:37:40     22s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:37:40     22s] setPlaceMode -maxRouteLayer                         6
[06/04 10:37:40     22s] setPlaceMode -place_detail_check_route              false
[06/04 10:37:40     22s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:37:40     22s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:37:40     22s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:37:40     22s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:37:40     22s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:37:40     22s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:37:40     22s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:37:40     22s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:37:40     22s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:37:40     22s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:37:40     22s] setPlaceMode -powerDriven                           false
[06/04 10:37:40     22s] setPlaceMode -timingDriven                          true
[06/04 10:37:40     22s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:37:40     22s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:37:40     22s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:37:40     22s] Set place::cacheFPlanSiteMark to 1
[06/04 10:37:40     22s] CCOpt::Phase::Initialization...
[06/04 10:37:40     22s] Check Prerequisites...
[06/04 10:37:40     22s] Leaving CCOpt scope - CheckPlace...
[06/04 10:37:40     22s] OPERPROF: Starting checkPlace at level 1, MEM:1002.6M
[06/04 10:37:40     22s] #spOpts: N=180 
[06/04 10:37:40     22s] # Building CONV llgBox search-tree.
[06/04 10:37:40     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1002.6M
[06/04 10:37:40     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1002.6M
[06/04 10:37:40     22s] Core basic site is Core8T
[06/04 10:37:40     22s] Use non-trimmed site array because memory saving is not enough.
[06/04 10:37:40     22s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:37:40     22s] SiteArray: use 208,896 bytes
[06/04 10:37:40     22s] SiteArray: current memory after site array memory allocation 1034.8M
[06/04 10:37:40     22s] SiteArray: FP blocked sites are writable
[06/04 10:37:40     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.005, MEM:1034.8M
[06/04 10:37:40     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1034.8M
[06/04 10:37:40     22s] Begin checking placement ... (start mem=1002.6M, init mem=1034.8M)
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ...checkPlace normal is done!
[06/04 10:37:40     22s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1034.8M
[06/04 10:37:40     22s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1034.8M
[06/04 10:37:40     22s] *info: Placed = 2073          
[06/04 10:37:40     22s] *info: Unplaced = 0           
[06/04 10:37:40     22s] Placement Density:58.72%(46408/79027)
[06/04 10:37:40     22s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:37:40     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1034.8M
[06/04 10:37:40     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1034.8M
[06/04 10:37:40     22s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1034.8M)
[06/04 10:37:40     22s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.020, MEM:1034.8M
[06/04 10:37:40     22s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:37:40     22s]  * CCOpt property update_io_latency is false
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] Executing ccopt post-processing.
[06/04 10:37:40     22s] Synthesizing clock trees with CCOpt...
[06/04 10:37:40     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:37:40     22s] CCOpt::Phase::PreparingToBalance...
[06/04 10:37:40     22s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:37:40     22s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Positive (advancing) pin insertion delays
[06/04 10:37:40     22s] =========================================
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Negative (delaying) pin insertion delays
[06/04 10:37:40     22s] ========================================
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/CM_ideal_cts has been identified as a duplicate of: clk/CM_ideal
[06/04 10:37:40     22s] The skew group clk/CM_ideal_cts has been identified as a duplicate of: clk/CM_ideal, so it will not be cloned.
[06/04 10:37:40     22s] Notify start of optimization...
[06/04 10:37:40     22s] Notify start of optimization done.
[06/04 10:37:40     22s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:37:40     22s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:37:40     22s] All LLGs are deleted
[06/04 10:37:40     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1042.8M
[06/04 10:37:40     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1042.8M
[06/04 10:37:40     22s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:37:40     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.5 mem=1042.8M
[06/04 10:37:40     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.5 mem=1042.8M
[06/04 10:37:40     22s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Loading and Dumping File ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Reading DB...
[06/04 10:37:40     22s] (I)       Read data from FE... (mem=1042.8M)
[06/04 10:37:40     22s] (I)       Read nodes and places... (mem=1042.8M)
[06/04 10:37:40     22s] (I)       Done Read nodes and places (cpu=0.000s, mem=1042.8M)
[06/04 10:37:40     22s] (I)       Read nets... (mem=1042.8M)
[06/04 10:37:40     22s] (I)       Done Read nets (cpu=0.010s, mem=1042.8M)
[06/04 10:37:40     22s] (I)       Done Read data from FE (cpu=0.010s, mem=1042.8M)
[06/04 10:37:40     22s] (I)       before initializing RouteDB syMemory usage = 1042.8 MB
[06/04 10:37:40     22s] (I)       == Non-default Options ==
[06/04 10:37:40     22s] (I)       Maximum routing layer                              : 6
[06/04 10:37:40     22s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:37:40     22s] (I)       Use row-based GCell size
[06/04 10:37:40     22s] (I)       GCell unit size  : 4480
[06/04 10:37:40     22s] (I)       GCell multiplier : 1
[06/04 10:37:40     22s] (I)       build grid graph
[06/04 10:37:40     22s] (I)       build grid graph start
[06/04 10:37:40     22s] [NR-eGR] Track table information for default rule: 
[06/04 10:37:40     22s] [NR-eGR] ME1 has no routable track
[06/04 10:37:40     22s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:37:40     22s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:37:40     22s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:37:40     22s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:37:40     22s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:37:40     22s] (I)       build grid graph end
[06/04 10:37:40     22s] (I)       ===========================================================================
[06/04 10:37:40     22s] (I)       == Report All Rule Vias ==
[06/04 10:37:40     22s] (I)       ===========================================================================
[06/04 10:37:40     22s] (I)        Via Rule : (Default)
[06/04 10:37:40     22s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:37:40     22s] (I)       ---------------------------------------------------------------------------
[06/04 10:37:40     22s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:37:40     22s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:37:40     22s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:37:40     22s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:37:40     22s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:37:40     22s] (I)       ===========================================================================
[06/04 10:37:40     22s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Num PG vias on layer 2 : 0
[06/04 10:37:40     22s] (I)       Num PG vias on layer 3 : 0
[06/04 10:37:40     22s] (I)       Num PG vias on layer 4 : 0
[06/04 10:37:40     22s] (I)       Num PG vias on layer 5 : 0
[06/04 10:37:40     22s] (I)       Num PG vias on layer 6 : 0
[06/04 10:37:40     22s] [NR-eGR] Read 9034 PG shapes
[06/04 10:37:40     22s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:37:40     22s] [NR-eGR] #Instance Blockages : 0
[06/04 10:37:40     22s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:37:40     22s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:37:40     22s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:37:40     22s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:37:40     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:37:40     22s] (I)       readDataFromPlaceDB
[06/04 10:37:40     22s] (I)       Read net information..
[06/04 10:37:40     22s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:37:40     22s] (I)       Read testcase time = 0.000 seconds
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] (I)       early_global_route_priority property id does not exist.
[06/04 10:37:40     22s] (I)       Start initializing grid graph
[06/04 10:37:40     22s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:37:40     22s] (I)       End initializing grid graph
[06/04 10:37:40     22s] (I)       Model blockages into capacity
[06/04 10:37:40     22s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:37:40     22s] (I)       Started Modeling ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:37:40     22s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:37:40     22s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:37:40     22s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:37:40     22s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:37:40     22s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       -- layer congestion ratio --
[06/04 10:37:40     22s] (I)       Layer 1 : 0.100000
[06/04 10:37:40     22s] (I)       Layer 2 : 0.700000
[06/04 10:37:40     22s] (I)       Layer 3 : 0.700000
[06/04 10:37:40     22s] (I)       Layer 4 : 0.700000
[06/04 10:37:40     22s] (I)       Layer 5 : 0.700000
[06/04 10:37:40     22s] (I)       Layer 6 : 0.700000
[06/04 10:37:40     22s] (I)       ----------------------------
[06/04 10:37:40     22s] (I)       Number of ignored nets = 0
[06/04 10:37:40     22s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:37:40     22s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:37:40     22s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:37:40     22s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:37:40     22s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:37:40     22s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:37:40     22s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:37:40     22s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:37:40     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:37:40     22s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:37:40     22s] (I)       Before initializing Early Global Route syMemory usage = 1042.8 MB
[06/04 10:37:40     22s] (I)       Ndr track 0 does not exist
[06/04 10:37:40     22s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:37:40     22s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:37:40     22s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:37:40     22s] (I)       Site width          :   560  (dbu)
[06/04 10:37:40     22s] (I)       Row height          :  4480  (dbu)
[06/04 10:37:40     22s] (I)       GCell width         :  4480  (dbu)
[06/04 10:37:40     22s] (I)       GCell height        :  4480  (dbu)
[06/04 10:37:40     22s] (I)       Grid                :    93    90     6
[06/04 10:37:40     22s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:37:40     22s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:37:40     22s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:37:40     22s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:37:40     22s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:37:40     22s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:37:40     22s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:37:40     22s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:37:40     22s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:37:40     22s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:37:40     22s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:37:40     22s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:37:40     22s] (I)       --------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] [NR-eGR] ============ Routing rule table ============
[06/04 10:37:40     22s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:37:40     22s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:37:40     22s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:37:40     22s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:37:40     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:37:40     22s] [NR-eGR] ========================================
[06/04 10:37:40     22s] [NR-eGR] 
[06/04 10:37:40     22s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:37:40     22s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:37:40     22s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:37:40     22s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:37:40     22s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:37:40     22s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:37:40     22s] (I)       After initializing Early Global Route syMemory usage = 1042.8 MB
[06/04 10:37:40     22s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Reset routing kernel
[06/04 10:37:40     22s] (I)       Started Global Routing ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       ============= Initialization =============
[06/04 10:37:40     22s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:37:40     22s] (I)       Started Net group 1 ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Build MST ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Generate topology with single threads
[06/04 10:37:40     22s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:37:40     22s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] (I)       ============  Phase 1a Route ============
[06/04 10:37:40     22s] (I)       Started Phase 1a ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Pattern routing ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:37:40     22s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:37:40     22s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] (I)       ============  Phase 1b Route ============
[06/04 10:37:40     22s] (I)       Started Phase 1b ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Monotonic routing ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:37:40     22s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:37:40     22s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] (I)       ============  Phase 1c Route ============
[06/04 10:37:40     22s] (I)       Started Phase 1c ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Two level routing ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Level2 Grid: 19 x 18
[06/04 10:37:40     22s] (I)       Started Two Level Routing ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:37:40     22s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] (I)       ============  Phase 1d Route ============
[06/04 10:37:40     22s] (I)       Started Phase 1d ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Detoured routing ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:37:40     22s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] (I)       ============  Phase 1e Route ============
[06/04 10:37:40     22s] (I)       Started Phase 1e ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Route legalization ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:37:40     22s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:37:40     22s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Layer assignment ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Running layer assignment with 1 threads
[06/04 10:37:40     22s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] (I)       ============  Phase 1l Route ============
[06/04 10:37:40     22s] (I)       Started Phase 1l ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       
[06/04 10:37:40     22s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:37:40     22s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:37:40     22s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:37:40     22s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:37:40     22s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:37:40     22s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:37:40     22s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:37:40     22s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:37:40     22s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:37:40     22s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:37:40     22s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:37:40     22s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:37:40     22s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:37:40     22s] [NR-eGR] 
[06/04 10:37:40     22s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:37:40     22s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:37:40     22s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:37:40     22s] (I)       ============= track Assignment ============
[06/04 10:37:40     22s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Started Track Assignment ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:37:40     22s] (I)       Running track assignment with 1 threads
[06/04 10:37:40     22s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] (I)       Run Multi-thread track assignment
[06/04 10:37:40     22s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] Started Export DB wires ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] Started Export all nets ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] Started Set wire vias ( Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:37:40     22s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:37:40     22s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:37:40     22s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:37:40     22s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:37:40     22s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:37:40     22s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:37:40     22s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:37:40     22s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:37:40     22s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:37:40     22s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:37:40     22s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1042.81 MB )
[06/04 10:37:40     22s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:37:40     22s] Rebuilding timing graph...
[06/04 10:37:40     22s] Rebuilding timing graph done.
[06/04 10:37:40     22s] Legalization setup...
[06/04 10:37:40     22s] Using cell based legalization.
[06/04 10:37:40     22s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:37:40     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1073.4M
[06/04 10:37:40     22s] #spOpts: N=180 
[06/04 10:37:40     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1073.4M
[06/04 10:37:40     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1073.4M
[06/04 10:37:40     22s] Core basic site is Core8T
[06/04 10:37:40     22s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:37:40     22s] SiteArray: use 208,896 bytes
[06/04 10:37:40     22s] SiteArray: current memory after site array memory allocation 1073.4M
[06/04 10:37:40     22s] SiteArray: FP blocked sites are writable
[06/04 10:37:40     22s] Estimated cell power/ground rail width = 0.560 um
[06/04 10:37:40     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:37:40     22s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1073.4M
[06/04 10:37:40     22s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1073.4M
[06/04 10:37:40     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.011, MEM:1073.4M
[06/04 10:37:40     22s] OPERPROF:     Starting CMU at level 3, MEM:1073.4M
[06/04 10:37:40     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1073.4M
[06/04 10:37:40     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1073.4M
[06/04 10:37:40     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1073.4MB).
[06/04 10:37:40     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1073.4M
[06/04 10:37:40     22s] (I)       Load db... (mem=1073.4M)
[06/04 10:37:40     22s] (I)       Read data from FE... (mem=1073.4M)
[06/04 10:37:40     22s] (I)       Read nodes and places... (mem=1073.4M)
[06/04 10:37:40     22s] (I)       Number of ignored instance 0
[06/04 10:37:40     22s] (I)       Number of inbound cells 0
[06/04 10:37:40     22s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:37:40     22s] (I)       cell height: 4480, count: 2073
[06/04 10:37:40     22s] (I)       Done Read nodes and places (cpu=0.000s, mem=1074.4M)
[06/04 10:37:40     22s] (I)       Read rows... (mem=1074.4M)
[06/04 10:37:40     22s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:37:40     22s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:37:40     22s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:37:40     22s] (I)       Done Read rows (cpu=0.000s, mem=1074.4M)
[06/04 10:37:40     22s] (I)       Done Read data from FE (cpu=0.000s, mem=1074.4M)
[06/04 10:37:40     22s] (I)       Done Load db (cpu=0.000s, mem=1074.4M)
[06/04 10:37:40     22s] (I)       Constructing placeable region... (mem=1074.4M)
[06/04 10:37:40     22s] (I)       Constructing bin map
[06/04 10:37:40     22s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:37:40     22s] (I)       Done constructing bin map
[06/04 10:37:40     22s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:37:40     22s] (I)       Compute region effective width... (mem=1074.4M)
[06/04 10:37:40     22s] (I)       Done Compute region effective width (cpu=0.000s, mem=1074.4M)
[06/04 10:37:40     22s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1074.4M)
[06/04 10:37:40     22s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] Validating CTS configuration...
[06/04 10:37:40     22s] Checking module port directions...
[06/04 10:37:40     22s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] Non-default CCOpt properties:
[06/04 10:37:40     22s] route_type is set for at least one object
[06/04 10:37:40     22s] source_max_capacitance is set for at least one object
[06/04 10:37:40     22s] target_insertion_delay is set for at least one object
[06/04 10:37:40     22s] target_max_trans_sdc is set for at least one object
[06/04 10:37:40     22s] update_io_latency: 0 (default: true)
[06/04 10:37:40     22s] Route type trimming info:
[06/04 10:37:40     22s]   No route type modifications were made.
[06/04 10:37:40     22s] Accumulated time to calculate placeable region: 0
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:37:40     22s] Accumulated time to calculate placeable region: 0
[06/04 10:37:40     22s] (I)       Initializing Steiner engine. 
[06/04 10:37:40     22s] LayerId::1 widthSet size::4
[06/04 10:37:40     22s] LayerId::2 widthSet size::4
[06/04 10:37:40     22s] LayerId::3 widthSet size::4
[06/04 10:37:40     22s] LayerId::4 widthSet size::4
[06/04 10:37:40     22s] LayerId::5 widthSet size::4
[06/04 10:37:40     22s] LayerId::6 widthSet size::2
[06/04 10:37:40     22s] Updating RC grid for preRoute extraction ...
[06/04 10:37:40     22s] Initializing multi-corner capacitance tables ... 
[06/04 10:37:40     22s] Initializing multi-corner resistance tables ...
[06/04 10:37:40     22s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:37:40     22s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:37:40     22s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:37:40     22s] Start AAE Lib Loading. (MEM=1075.44)
[06/04 10:37:40     22s] End AAE Lib Loading. (MEM=1094.52 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:37:40     22s] End AAE Lib Interpolated Model. (MEM=1094.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:37:40     22s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:37:40     22s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:37:40     22s] Non-default CCOpt properties:
[06/04 10:37:40     22s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:37:40     22s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:37:40     22s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:37:40     22s]   source_max_capacitance: 150 (default: auto)
[06/04 10:37:40     22s] For power domain auto-default:
[06/04 10:37:40     22s]   Buffers:     DEL1 
[06/04 10:37:40     22s]   Inverters:   
[06/04 10:37:40     22s]   Clock gates: ICGD1 
[06/04 10:37:40     22s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:37:40     22s] Top Routing info:
[06/04 10:37:40     22s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:37:40     22s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:37:40     22s] Trunk Routing info:
[06/04 10:37:40     22s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:37:40     22s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:37:40     22s] Leaf Routing info:
[06/04 10:37:40     22s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:37:40     22s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:37:40     22s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:37:40     22s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:37:40     22s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:37:40     22s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:37:40     22s]   Buffer unit delay: 0.350ns
[06/04 10:37:40     22s]   Buffer max distance: 40.000um
[06/04 10:37:40     22s] Fastest wire driving cells and distances:
[06/04 10:37:40     22s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:37:40     22s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Logic Sizing Table:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ----------------------------------------------------------
[06/04 10:37:40     22s] Cell    Instance count    Source    Eligible library cells
[06/04 10:37:40     22s] ----------------------------------------------------------
[06/04 10:37:40     22s]   (empty table)
[06/04 10:37:40     22s] ----------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:37:40     22s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:37:40     22s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:37:40     22s]   Sources:                     pin clk
[06/04 10:37:40     22s]   Total number of sinks:       155
[06/04 10:37:40     22s]   Delay constrained sinks:     147
[06/04 10:37:40     22s]   Non-leaf sinks:              0
[06/04 10:37:40     22s]   Ignore pins:                 0
[06/04 10:37:40     22s]  Timing corner DC_max:setup.late:
[06/04 10:37:40     22s]   Skew target:                 0.000ns
[06/04 10:37:40     22s]   Insertion delay target:      1.000ns
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:37:40     22s] Primary reporting skew groups are:
[06/04 10:37:40     22s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Clock DAG stats initial state:
[06/04 10:37:40     22s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:37:40     22s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:37:40     22s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:37:40     22s] Clock DAG library cell distribution initial state {count}:
[06/04 10:37:40     22s]   NICGs: AN2D1: 8 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] -----------------------------------------------------------------------------
[06/04 10:37:40     22s] Min ICG    Max ICG    Count    HPWL
[06/04 10:37:40     22s] Depth      Depth               (um)
[06/04 10:37:40     22s] -----------------------------------------------------------------------------
[06/04 10:37:40     22s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:37:40     22s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:37:40     22s] -----------------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:37:40     22s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Layer information for route type default_route_type_leaf:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:37:40     22s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] ME1      N            H          0.327         0.166         0.054
[06/04 10:37:40     22s] ME2      N            V          0.236         0.183         0.043
[06/04 10:37:40     22s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:37:40     22s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:37:40     22s] ME5      N            H          0.236         0.186         0.044
[06/04 10:37:40     22s] ME6      N            V          0.016         0.207         0.003
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:37:40     22s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Layer information for route type default_route_type_nonleaf:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:37:40     22s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] ME1      N            H          0.327         0.237         0.078
[06/04 10:37:40     22s] ME2      N            V          0.236         0.260         0.061
[06/04 10:37:40     22s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:37:40     22s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:37:40     22s] ME5      N            H          0.236         0.274         0.065
[06/04 10:37:40     22s] ME6      N            V          0.016         0.264         0.004
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:37:40     22s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Layer information for route type default_route_type_nonleaf:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:37:40     22s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] ME1      N            H          0.327         0.166         0.054
[06/04 10:37:40     22s] ME2      N            V          0.236         0.183         0.043
[06/04 10:37:40     22s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:37:40     22s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:37:40     22s] ME5      N            H          0.236         0.186         0.044
[06/04 10:37:40     22s] ME6      N            V          0.016         0.207         0.003
[06/04 10:37:40     22s] --------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Via selection for estimated routes (rule default):
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] -------------------------------------------------------------------------
[06/04 10:37:40     22s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:37:40     22s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:37:40     22s] -------------------------------------------------------------------------
[06/04 10:37:40     22s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:37:40     22s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:37:40     22s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:37:40     22s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:37:40     22s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:37:40     22s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:37:40     22s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:37:40     22s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:37:40     22s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:37:40     22s] -------------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Ideal and dont_touch net fanout counts:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] -----------------------------------------------------------
[06/04 10:37:40     22s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:37:40     22s] -----------------------------------------------------------
[06/04 10:37:40     22s]       1            10                      0
[06/04 10:37:40     22s]      11           100                      1
[06/04 10:37:40     22s]     101          1000                      0
[06/04 10:37:40     22s]    1001         10000                      0
[06/04 10:37:40     22s]   10001           +                        0
[06/04 10:37:40     22s] -----------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Top ideal and dont_touch nets by fanout:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ---------------------
[06/04 10:37:40     22s] Net name    Fanout ()
[06/04 10:37:40     22s] ---------------------
[06/04 10:37:40     22s] clk            27
[06/04 10:37:40     22s] ---------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] No dont_touch hnets found in the clock tree
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Filtering reasons for cell type: buffer
[06/04 10:37:40     22s] =======================================
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:37:40     22s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:37:40     22s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Filtering reasons for cell type: inverter
[06/04 10:37:40     22s] =========================================
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:37:40     22s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:37:40     22s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:37:40     22s] Check the log for details of problem(s) found:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ---------------------------------------------------
[06/04 10:37:40     22s] Design configuration problems
[06/04 10:37:40     22s] ---------------------------------------------------
[06/04 10:37:40     22s] One or more clock trees have configuration problems
[06/04 10:37:40     22s] ---------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Clock tree configuration problems:
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ------------------------------------------------------
[06/04 10:37:40     22s] Clock tree    Problem
[06/04 10:37:40     22s] ------------------------------------------------------
[06/04 10:37:40     22s] clk           The maximum transition target is too low
[06/04 10:37:40     22s] ------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Copying last skew targets (including wire skew targets) from clk/CM_ideal to clk/CM_ideal_cts (the duplicate skew group).
[06/04 10:37:40     22s] Copying last insertion target (including wire insertion delay target) from clk/CM_ideal to clk/CM_ideal_cts (the duplicate skew group).
[06/04 10:37:40     22s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:37:40     22s] Runtime done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 10:37:40     22s] Runtime Report Coverage % = 91.2
[06/04 10:37:40     22s] Runtime Summary
[06/04 10:37:40     22s] ===============
[06/04 10:37:40     22s] Clock Runtime:  (71%) Core CTS           0.19 (Init 0.19, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:37:40     22s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:37:40     22s] Clock Runtime:  (28%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:37:40     22s] Clock Runtime: (100%) Total              0.26
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] Runtime Summary:
[06/04 10:37:40     22s] ================
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] ------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] wall  % time  children  called  name
[06/04 10:37:40     22s] ------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] 0.28  100.00    0.28      0       
[06/04 10:37:40     22s] 0.28  100.00    0.26      1     Runtime
[06/04 10:37:40     22s] 0.02    8.75    0.02      1     CCOpt::Phase::Initialization
[06/04 10:37:40     22s] 0.02    8.73    0.02      1       Check Prerequisites
[06/04 10:37:40     22s] 0.02    7.40    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:37:40     22s] 0.23   82.43    0.17      1     CCOpt::Phase::PreparingToBalance
[06/04 10:37:40     22s] 0.00    0.07    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:37:40     22s] 0.05   18.42    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:37:40     22s] 0.03    9.57    0.00      1       Legalization setup
[06/04 10:37:40     22s] 0.09   33.06    0.01      1       Validating CTS configuration
[06/04 10:37:40     22s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:37:40     22s] 0.01    2.48    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:37:40     22s] ------------------------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:37:40     22s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:37:40     22s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:37:40     22s] Set place::cacheFPlanSiteMark to 0
[06/04 10:37:40     22s] All LLGs are deleted
[06/04 10:37:40     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1151.8M
[06/04 10:37:40     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1151.8M
[06/04 10:37:40     22s] 3
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:37:40     22s] Severity  ID               Count  Summary                                  
[06/04 10:37:40     22s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:37:40     22s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:37:40     22s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:37:40     22s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/04 10:37:40     22s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:37:40     22s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:37:40     22s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:37:40     22s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:37:40     22s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:37:40     22s] *** Message Summary: 11 warning(s), 3 error(s)
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] =============================================================================================
[06/04 10:37:40     22s]  Final TAT Report for ccopt_design
[06/04 10:37:40     22s] =============================================================================================
[06/04 10:37:40     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:37:40     22s] ---------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:37:40     22s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:37:40     22s] ---------------------------------------------------------------------------------------------
[06/04 10:37:40     22s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:37:40     22s] ---------------------------------------------------------------------------------------------
[06/04 10:37:40     22s] 
[06/04 10:37:40     22s] #% End ccopt_design (date=06/04 10:37:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=896.0M, current mem=896.0M)
[06/04 10:37:40     22s] 
[06/04 10:41:36     33s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:41:36     33s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmclbQrWu/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:41:37     33s] Current (total cpu=0:00:33.2, real=0:07:09, peak res=908.8M, current mem=886.9M)
[06/04 10:41:37     33s] INFO (CTE): Constraints read successfully.
[06/04 10:41:37     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=900.3M, current mem=900.3M)
[06/04 10:41:37     33s] Current (total cpu=0:00:33.3, real=0:07:09, peak res=908.8M, current mem=900.3M)
[06/04 10:41:37     33s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:41:37     33s] Current (total cpu=0:00:33.3, real=0:07:09, peak res=908.8M, current mem=900.3M)
[06/04 10:41:37     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:41:37     33s] 
[06/04 10:41:37     33s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:41:37     33s] 
[06/04 10:41:37     33s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 207).
[06/04 10:41:37     33s] 
[06/04 10:41:37     33s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 208).
[06/04 10:41:37     33s] 
[06/04 10:41:37     33s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:41:37     33s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:41:37     33s] 
[06/04 10:41:37     33s] 
[06/04 10:41:37     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=900.7M, current mem=900.7M)
[06/04 10:41:37     33s] Current (total cpu=0:00:33.3, real=0:07:09, peak res=908.8M, current mem=900.7M)
[06/04 10:41:37     33s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmclbQrWu/views/AV_func_max/latency.sdc' ...
[06/04 10:41:37     33s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmclbQrWu/views/AV_func_min/latency.sdc' ...
[06/04 10:41:37     33s] Current (total cpu=0:00:33.3, real=0:07:09, peak res=908.8M, current mem=900.7M)
[06/04 10:41:37     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=901.8M, current mem=901.8M)
[06/04 10:41:37     33s] Current (total cpu=0:00:33.3, real=0:07:09, peak res=908.8M, current mem=901.8M)
[06/04 10:41:37     33s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:41:37     33s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:41:37     33s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:41:37     33s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:41:37     33s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

[06/04 10:41:56     35s] <CMD> encMessage warning 0
[06/04 10:41:56     35s] Suppress "**WARN ..." messages.
[06/04 10:41:56     35s] <CMD> encMessage debug 0
[06/04 10:41:56     35s] <CMD> encMessage info 0
[06/04 10:41:56     35s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:41:56     35s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:41:56     35s] Free PSO.
[06/04 10:41:56     35s] 
[06/04 10:41:56     35s] 
[06/04 10:41:56     35s] Info (SM2C): Status of key globals:
[06/04 10:41:56     35s] 	 MMMC-by-default flow     : 1
[06/04 10:41:56     35s] 	 Default MMMC objs envvar : 0
[06/04 10:41:56     35s] 	 Data portability         : 0
[06/04 10:41:56     35s] 	 MMMC PV Emulation        : 0
[06/04 10:41:56     35s] 	 MMMC debug               : 0
[06/04 10:41:56     35s] 	 Init_Design flow         : 1
[06/04 10:41:56     35s] 
[06/04 10:41:56     35s] 
[06/04 10:41:56     35s] 	 CTE SM2C global          : false
[06/04 10:41:56     35s] 	 Reporting view filter    : false
[06/04 10:41:56     35s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:41:57     35s] *** End library_loading (cpu=0.00min, real=0.00min, mem=9.0M, fe_cpu=0.60min, fe_real=7.48min, fe_mem=904.7M) ***
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:41:57     35s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:41:57     35s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:41:57     35s] *** Netlist is unique.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     35s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:41:57     35s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:41:57     35s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:41:57     35s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:41:57     35s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:41:57     35s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:41:57     35s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:41:57     35s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:41:57     35s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:41:57     35s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:41:57     35s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:41:57     36s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:41:57     36s] Loading place ...
[06/04 10:41:58     36s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:41:58     36s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:41:58     36s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:41:58     36s] timing_enable_default_delay_arc
[06/04 10:42:08     37s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:42:08     37s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmckPziio/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:42:08     37s] Current (total cpu=0:00:37.5, real=0:07:40, peak res=938.9M, current mem=891.8M)
[06/04 10:42:08     37s] INFO (CTE): Constraints read successfully.
[06/04 10:42:08     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=905.6M, current mem=905.6M)
[06/04 10:42:08     37s] Current (total cpu=0:00:37.5, real=0:07:40, peak res=938.9M, current mem=905.6M)
[06/04 10:42:08     37s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:42:08     37s] Current (total cpu=0:00:37.5, real=0:07:40, peak res=938.9M, current mem=905.6M)
[06/04 10:42:08     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 207).
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 208).
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:42:08     37s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=905.9M, current mem=905.9M)
[06/04 10:42:08     37s] Current (total cpu=0:00:37.6, real=0:07:40, peak res=938.9M, current mem=905.9M)
[06/04 10:42:08     37s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmckPziio/views/AV_func_max/latency.sdc' ...
[06/04 10:42:08     37s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmckPziio/views/AV_func_min/latency.sdc' ...
[06/04 10:42:08     37s] Current (total cpu=0:00:37.6, real=0:07:40, peak res=938.9M, current mem=905.9M)
[06/04 10:42:08     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=907.0M, current mem=907.0M)
[06/04 10:42:08     37s] Current (total cpu=0:00:37.6, real=0:07:40, peak res=938.9M, current mem=907.0M)
[06/04 10:42:08     37s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:42:08     37s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:42:08     37s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:42:08     37s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:42:08     37s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:42:08     37s] Summary for sequential cells identification: 
[06/04 10:42:08     37s]   Identified SBFF number: 14
[06/04 10:42:08     37s]   Identified MBFF number: 0
[06/04 10:42:08     37s]   Identified SB Latch number: 0
[06/04 10:42:08     37s]   Identified MB Latch number: 0
[06/04 10:42:08     37s]   Not identified SBFF number: 0
[06/04 10:42:08     37s]   Not identified MBFF number: 0
[06/04 10:42:08     37s]   Not identified SB Latch number: 0
[06/04 10:42:08     37s]   Not identified MB Latch number: 0
[06/04 10:42:08     37s]   Number of sequential cells which are not FFs: 13
[06/04 10:42:08     37s]  Visiting view : AV_func_max
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:42:08     37s]  Visiting view : AV_scan_max
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:42:08     37s]  Visiting view : AV_func_min
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:42:08     37s]  Visiting view : AV_scan_min
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:42:08     37s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:42:08     37s]  Setting StdDelay to 58.40
[06/04 10:42:08     37s] Creating Cell Server, finished. 
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Reset timing graph...
[06/04 10:42:08     37s] Ignoring AAE DB Resetting ...
[06/04 10:42:08     37s] Reset timing graph done.
[06/04 10:42:08     37s] Ignoring AAE DB Resetting ...
[06/04 10:42:08     37s] Analyzing clock structure...
[06/04 10:42:08     37s] Analyzing clock structure done.
[06/04 10:42:08     37s] Reset timing graph...
[06/04 10:42:08     37s] Ignoring AAE DB Resetting ...
[06/04 10:42:08     37s] Reset timing graph done.
[06/04 10:42:08     37s] Wrote: ../ccopt/ccopt.spec
[06/04 10:42:08     37s] <CMD> get_ccopt_clock_trees
[06/04 10:42:08     37s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:42:08     37s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:42:08     37s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:42:08     37s] Extracting original clock gating for clk...
[06/04 10:42:08     37s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:42:08     37s]   Extraction for clk complete.
[06/04 10:42:08     37s] Extracting original clock gating for clk done.
[06/04 10:42:08     37s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:42:08     37s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:42:08     37s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:42:08     37s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:42:08     37s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:42:08     37s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:42:08     37s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:42:08     37s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:42:08     37s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:42:08     37s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:42:08     37s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:42:08     37s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:42:08     37s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:42:08     37s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:42:08     37s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:42:08     37s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:42:08     37s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:42:08     37s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:42:08     37s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:42:08     37s] Checking clock tree convergence...
[06/04 10:42:08     37s] Checking clock tree convergence done.
[06/04 10:42:08     37s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:42:08     37s] <CMD> ccopt_design -cts
[06/04 10:42:08     37s] #% Begin ccopt_design (date=06/04 10:42:08, mem=863.7M)
[06/04 10:42:08     37s] Turning off fast DC mode./nRuntime...
[06/04 10:42:08     37s] **INFO: User's settings:
[06/04 10:42:08     37s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:42:08     37s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:42:08     37s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:42:08     37s] setNanoRouteMode -timingEngine                      {}
[06/04 10:42:08     37s] setDesignMode -process                              180
[06/04 10:42:08     37s] setExtractRCMode -coupling_c_th                     3
[06/04 10:42:08     37s] setExtractRCMode -engine                            preRoute
[06/04 10:42:08     37s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:42:08     37s] setExtractRCMode -total_c_th                        5
[06/04 10:42:08     37s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:42:08     37s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:42:08     37s] setDelayCalMode -engine                             aae
[06/04 10:42:08     37s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:42:08     37s] setPlaceMode -maxRouteLayer                         6
[06/04 10:42:08     37s] setPlaceMode -place_detail_check_route              false
[06/04 10:42:08     37s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:42:08     37s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:42:08     37s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:42:08     37s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:42:08     37s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:42:08     37s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:42:08     37s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:42:08     37s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:42:08     37s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:42:08     37s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:42:08     37s] setPlaceMode -powerDriven                           false
[06/04 10:42:08     37s] setPlaceMode -timingDriven                          true
[06/04 10:42:08     37s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:42:08     37s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:42:08     37s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:42:08     37s] Set place::cacheFPlanSiteMark to 1
[06/04 10:42:08     37s] CCOpt::Phase::Initialization...
[06/04 10:42:08     37s] Check Prerequisites...
[06/04 10:42:08     37s] Leaving CCOpt scope - CheckPlace...
[06/04 10:42:08     37s] OPERPROF: Starting checkPlace at level 1, MEM:1069.3M
[06/04 10:42:08     37s] #spOpts: N=180 
[06/04 10:42:08     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1069.3M
[06/04 10:42:08     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1069.3M
[06/04 10:42:08     37s] Core basic site is Core8T
[06/04 10:42:08     37s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:42:08     37s] SiteArray: use 208,896 bytes
[06/04 10:42:08     37s] SiteArray: current memory after site array memory allocation 1077.3M
[06/04 10:42:08     37s] SiteArray: FP blocked sites are writable
[06/04 10:42:08     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1077.3M
[06/04 10:42:08     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1077.3M
[06/04 10:42:08     37s] Begin checking placement ... (start mem=1069.3M, init mem=1077.3M)
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] ...checkPlace normal is done!
[06/04 10:42:08     37s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1077.3M
[06/04 10:42:08     37s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:1077.3M
[06/04 10:42:08     37s] *info: Placed = 2073          
[06/04 10:42:08     37s] *info: Unplaced = 0           
[06/04 10:42:08     37s] Placement Density:58.72%(46408/79027)
[06/04 10:42:08     37s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:42:08     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1077.3M
[06/04 10:42:08     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1077.3M
[06/04 10:42:08     37s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1077.3M)
[06/04 10:42:08     37s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.018, MEM:1077.3M
[06/04 10:42:08     37s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:42:08     37s]  * CCOpt property update_io_latency is false
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] Executing ccopt post-processing.
[06/04 10:42:08     37s] Synthesizing clock trees with CCOpt...
[06/04 10:42:08     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:42:08     37s] CCOpt::Phase::PreparingToBalance...
[06/04 10:42:08     37s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:42:08     37s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Positive (advancing) pin insertion delays
[06/04 10:42:08     37s] =========================================
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Negative (delaying) pin insertion delays
[06/04 10:42:08     37s] ========================================
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:42:08     37s] Notify start of optimization...
[06/04 10:42:08     37s] Notify start of optimization done.
[06/04 10:42:08     37s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:42:08     37s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:42:08     37s] All LLGs are deleted
[06/04 10:42:08     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1085.4M
[06/04 10:42:08     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1085.4M
[06/04 10:42:08     37s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:42:08     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.8 mem=1085.4M
[06/04 10:42:08     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.8 mem=1085.4M
[06/04 10:42:08     37s] (I)       Started Loading and Dumping File ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Reading DB...
[06/04 10:42:08     37s] (I)       Read data from FE... (mem=1085.4M)
[06/04 10:42:08     37s] (I)       Read nodes and places... (mem=1085.4M)
[06/04 10:42:08     37s] (I)       Done Read nodes and places (cpu=0.000s, mem=1085.4M)
[06/04 10:42:08     37s] (I)       Read nets... (mem=1085.4M)
[06/04 10:42:08     37s] (I)       Done Read nets (cpu=0.000s, mem=1085.4M)
[06/04 10:42:08     37s] (I)       Done Read data from FE (cpu=0.000s, mem=1085.4M)
[06/04 10:42:08     37s] (I)       before initializing RouteDB syMemory usage = 1085.4 MB
[06/04 10:42:08     37s] (I)       == Non-default Options ==
[06/04 10:42:08     37s] (I)       Maximum routing layer                              : 6
[06/04 10:42:08     37s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:42:08     37s] (I)       Use row-based GCell size
[06/04 10:42:08     37s] (I)       GCell unit size  : 4480
[06/04 10:42:08     37s] (I)       GCell multiplier : 1
[06/04 10:42:08     37s] (I)       build grid graph
[06/04 10:42:08     37s] (I)       build grid graph start
[06/04 10:42:08     37s] [NR-eGR] Track table information for default rule: 
[06/04 10:42:08     37s] [NR-eGR] ME1 has no routable track
[06/04 10:42:08     37s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:42:08     37s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:42:08     37s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:42:08     37s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:42:08     37s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:42:08     37s] (I)       build grid graph end
[06/04 10:42:08     37s] (I)       ===========================================================================
[06/04 10:42:08     37s] (I)       == Report All Rule Vias ==
[06/04 10:42:08     37s] (I)       ===========================================================================
[06/04 10:42:08     37s] (I)        Via Rule : (Default)
[06/04 10:42:08     37s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:42:08     37s] (I)       ---------------------------------------------------------------------------
[06/04 10:42:08     37s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:42:08     37s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:42:08     37s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:42:08     37s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:42:08     37s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:42:08     37s] (I)       ===========================================================================
[06/04 10:42:08     37s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Num PG vias on layer 2 : 0
[06/04 10:42:08     37s] (I)       Num PG vias on layer 3 : 0
[06/04 10:42:08     37s] (I)       Num PG vias on layer 4 : 0
[06/04 10:42:08     37s] (I)       Num PG vias on layer 5 : 0
[06/04 10:42:08     37s] (I)       Num PG vias on layer 6 : 0
[06/04 10:42:08     37s] [NR-eGR] Read 9034 PG shapes
[06/04 10:42:08     37s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:42:08     37s] [NR-eGR] #Instance Blockages : 0
[06/04 10:42:08     37s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:42:08     37s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:42:08     37s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:42:08     37s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:42:08     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:42:08     37s] (I)       readDataFromPlaceDB
[06/04 10:42:08     37s] (I)       Read net information..
[06/04 10:42:08     37s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:42:08     37s] (I)       Read testcase time = 0.000 seconds
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] (I)       early_global_route_priority property id does not exist.
[06/04 10:42:08     37s] (I)       Start initializing grid graph
[06/04 10:42:08     37s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:42:08     37s] (I)       End initializing grid graph
[06/04 10:42:08     37s] (I)       Model blockages into capacity
[06/04 10:42:08     37s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:42:08     37s] (I)       Started Modeling ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:42:08     37s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:42:08     37s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:42:08     37s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:42:08     37s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:42:08     37s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       -- layer congestion ratio --
[06/04 10:42:08     37s] (I)       Layer 1 : 0.100000
[06/04 10:42:08     37s] (I)       Layer 2 : 0.700000
[06/04 10:42:08     37s] (I)       Layer 3 : 0.700000
[06/04 10:42:08     37s] (I)       Layer 4 : 0.700000
[06/04 10:42:08     37s] (I)       Layer 5 : 0.700000
[06/04 10:42:08     37s] (I)       Layer 6 : 0.700000
[06/04 10:42:08     37s] (I)       ----------------------------
[06/04 10:42:08     37s] (I)       Number of ignored nets = 0
[06/04 10:42:08     37s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:42:08     37s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:42:08     37s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:42:08     37s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:42:08     37s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:42:08     37s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:42:08     37s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:42:08     37s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:42:08     37s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:42:08     37s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:42:08     37s] (I)       Before initializing Early Global Route syMemory usage = 1085.4 MB
[06/04 10:42:08     37s] (I)       Ndr track 0 does not exist
[06/04 10:42:08     37s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:42:08     37s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:42:08     37s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:42:08     37s] (I)       Site width          :   560  (dbu)
[06/04 10:42:08     37s] (I)       Row height          :  4480  (dbu)
[06/04 10:42:08     37s] (I)       GCell width         :  4480  (dbu)
[06/04 10:42:08     37s] (I)       GCell height        :  4480  (dbu)
[06/04 10:42:08     37s] (I)       Grid                :    93    90     6
[06/04 10:42:08     37s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:42:08     37s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:42:08     37s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:42:08     37s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:42:08     37s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:42:08     37s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:42:08     37s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:42:08     37s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:42:08     37s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:42:08     37s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:42:08     37s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:42:08     37s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:42:08     37s] (I)       --------------------------------------------------------
[06/04 10:42:08     37s] 
[06/04 10:42:08     37s] [NR-eGR] ============ Routing rule table ============
[06/04 10:42:08     37s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:42:08     37s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:42:08     37s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:42:08     37s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:42:08     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:42:08     37s] [NR-eGR] ========================================
[06/04 10:42:08     37s] [NR-eGR] 
[06/04 10:42:08     37s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:42:08     37s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:42:08     37s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:42:08     37s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:42:08     37s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:42:08     37s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:42:08     37s] (I)       After initializing Early Global Route syMemory usage = 1085.4 MB
[06/04 10:42:08     37s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Reset routing kernel
[06/04 10:42:08     37s] (I)       Started Global Routing ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       ============= Initialization =============
[06/04 10:42:08     37s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:42:08     37s] (I)       Started Net group 1 ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Build MST ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Generate topology with single threads
[06/04 10:42:08     37s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:42:08     37s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] (I)       ============  Phase 1a Route ============
[06/04 10:42:08     37s] (I)       Started Phase 1a ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Pattern routing ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:42:08     37s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:42:08     37s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] (I)       ============  Phase 1b Route ============
[06/04 10:42:08     37s] (I)       Started Phase 1b ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Monotonic routing ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:42:08     37s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:42:08     37s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] (I)       ============  Phase 1c Route ============
[06/04 10:42:08     37s] (I)       Started Phase 1c ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Two level routing ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Level2 Grid: 19 x 18
[06/04 10:42:08     37s] (I)       Started Two Level Routing ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:42:08     37s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] (I)       ============  Phase 1d Route ============
[06/04 10:42:08     37s] (I)       Started Phase 1d ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Detoured routing ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:42:08     37s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] (I)       ============  Phase 1e Route ============
[06/04 10:42:08     37s] (I)       Started Phase 1e ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Route legalization ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:42:08     37s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:42:08     37s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Layer assignment ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Running layer assignment with 1 threads
[06/04 10:42:08     37s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] (I)       ============  Phase 1l Route ============
[06/04 10:42:08     37s] (I)       Started Phase 1l ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       
[06/04 10:42:08     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:42:08     37s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:42:08     37s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:42:08     37s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:42:08     37s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:42:08     37s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:42:08     37s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:42:08     37s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:42:08     37s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:42:08     37s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:42:08     37s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:42:08     37s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:42:08     37s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:42:08     37s] [NR-eGR] 
[06/04 10:42:08     37s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:42:08     37s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:42:08     37s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:42:08     37s] (I)       ============= track Assignment ============
[06/04 10:42:08     37s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Started Track Assignment ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:42:08     37s] (I)       Running track assignment with 1 threads
[06/04 10:42:08     37s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] (I)       Run Multi-thread track assignment
[06/04 10:42:08     37s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] Started Export DB wires ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] Started Export all nets ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] Started Set wire vias ( Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:42:08     37s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:42:08     37s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:42:08     37s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:42:08     37s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:42:08     37s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:42:08     37s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:42:08     37s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:42:08     37s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:42:08     37s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:42:08     37s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:42:08     37s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1085.38 MB )
[06/04 10:42:08     37s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] Rebuilding timing graph...
[06/04 10:42:08     37s] Rebuilding timing graph done.
[06/04 10:42:08     37s] Legalization setup...
[06/04 10:42:08     37s] Using cell based legalization.
[06/04 10:42:08     37s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:42:08     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1116.8M
[06/04 10:42:08     37s] #spOpts: N=180 
[06/04 10:42:08     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1116.8M
[06/04 10:42:08     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1116.8M
[06/04 10:42:08     37s] Core basic site is Core8T
[06/04 10:42:08     37s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:42:08     37s] SiteArray: use 208,896 bytes
[06/04 10:42:08     37s] SiteArray: current memory after site array memory allocation 1116.8M
[06/04 10:42:08     37s] SiteArray: FP blocked sites are writable
[06/04 10:42:08     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:42:08     37s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1116.8M
[06/04 10:42:08     37s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1116.8M
[06/04 10:42:08     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1116.8M
[06/04 10:42:08     37s] OPERPROF:     Starting CMU at level 3, MEM:1116.8M
[06/04 10:42:08     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1116.8M
[06/04 10:42:08     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1116.8M
[06/04 10:42:08     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1116.8MB).
[06/04 10:42:08     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:1116.8M
[06/04 10:42:08     37s] (I)       Load db... (mem=1116.8M)
[06/04 10:42:08     37s] (I)       Read data from FE... (mem=1116.8M)
[06/04 10:42:08     37s] (I)       Read nodes and places... (mem=1116.8M)
[06/04 10:42:08     37s] (I)       Number of ignored instance 0
[06/04 10:42:08     37s] (I)       Number of inbound cells 0
[06/04 10:42:08     37s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:42:08     37s] (I)       cell height: 4480, count: 2073
[06/04 10:42:08     37s] (I)       Done Read nodes and places (cpu=0.000s, mem=1116.8M)
[06/04 10:42:08     37s] (I)       Read rows... (mem=1116.8M)
[06/04 10:42:08     37s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:42:08     37s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:42:08     37s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:42:08     37s] (I)       Done Read rows (cpu=0.000s, mem=1116.8M)
[06/04 10:42:08     37s] (I)       Done Read data from FE (cpu=0.000s, mem=1116.8M)
[06/04 10:42:08     37s] (I)       Done Load db (cpu=0.000s, mem=1116.8M)
[06/04 10:42:08     37s] (I)       Constructing placeable region... (mem=1116.8M)
[06/04 10:42:08     37s] (I)       Constructing bin map
[06/04 10:42:08     37s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:42:08     37s] (I)       Done constructing bin map
[06/04 10:42:08     37s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:42:08     37s] (I)       Compute region effective width... (mem=1116.8M)
[06/04 10:42:08     37s] (I)       Done Compute region effective width (cpu=0.000s, mem=1116.8M)
[06/04 10:42:08     37s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1116.8M)
[06/04 10:42:08     37s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] Validating CTS configuration...
[06/04 10:42:08     37s] Checking module port directions...
[06/04 10:42:08     37s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     37s] Non-default CCOpt properties:
[06/04 10:42:08     37s] route_type is set for at least one object
[06/04 10:42:08     37s] source_max_capacitance is set for at least one object
[06/04 10:42:08     37s] target_insertion_delay is set for at least one object
[06/04 10:42:08     37s] target_max_trans_sdc is set for at least one object
[06/04 10:42:08     37s] update_io_latency: 0 (default: true)
[06/04 10:42:08     37s] Route type trimming info:
[06/04 10:42:08     37s]   No route type modifications were made.
[06/04 10:42:08     37s] Accumulated time to calculate placeable region: 0
[06/04 10:42:08     37s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:42:08     37s] Accumulated time to calculate placeable region: 0
[06/04 10:42:08     37s] (I)       Initializing Steiner engine. 
[06/04 10:42:08     37s] LayerId::1 widthSet size::4
[06/04 10:42:08     37s] LayerId::2 widthSet size::4
[06/04 10:42:08     37s] LayerId::3 widthSet size::4
[06/04 10:42:08     37s] LayerId::4 widthSet size::4
[06/04 10:42:08     37s] LayerId::5 widthSet size::4
[06/04 10:42:08     37s] LayerId::6 widthSet size::2
[06/04 10:42:08     37s] Updating RC grid for preRoute extraction ...
[06/04 10:42:08     37s] Initializing multi-corner capacitance tables ... 
[06/04 10:42:08     37s] Initializing multi-corner resistance tables ...
[06/04 10:42:08     37s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:42:08     37s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:42:08     37s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:42:08     37s] Start AAE Lib Loading. (MEM=1116.76)
[06/04 10:42:08     37s] End AAE Lib Loading. (MEM=1126.3 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:42:08     38s] End AAE Lib Interpolated Model. (MEM=1126.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:42:08     38s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:42:08     38s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:42:08     38s] Non-default CCOpt properties:
[06/04 10:42:08     38s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:42:08     38s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:42:08     38s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:42:08     38s]   source_max_capacitance: 150 (default: auto)
[06/04 10:42:08     38s] For power domain auto-default:
[06/04 10:42:08     38s]   Buffers:     DEL1 
[06/04 10:42:08     38s]   Inverters:   
[06/04 10:42:08     38s]   Clock gates: ICGD1 
[06/04 10:42:08     38s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:42:08     38s] Top Routing info:
[06/04 10:42:08     38s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:42:08     38s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:42:08     38s] Trunk Routing info:
[06/04 10:42:08     38s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:42:08     38s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:42:08     38s] Leaf Routing info:
[06/04 10:42:08     38s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:42:08     38s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:42:08     38s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:42:08     38s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:42:08     38s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:42:08     38s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:42:08     38s]   Buffer unit delay: 0.350ns
[06/04 10:42:08     38s]   Buffer max distance: 40.000um
[06/04 10:42:08     38s] Fastest wire driving cells and distances:
[06/04 10:42:08     38s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:42:08     38s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Logic Sizing Table:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] ----------------------------------------------------------
[06/04 10:42:08     38s] Cell    Instance count    Source    Eligible library cells
[06/04 10:42:08     38s] ----------------------------------------------------------
[06/04 10:42:08     38s]   (empty table)
[06/04 10:42:08     38s] ----------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:42:08     38s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:42:08     38s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:42:08     38s]   Sources:                     pin clk
[06/04 10:42:08     38s]   Total number of sinks:       155
[06/04 10:42:08     38s]   Delay constrained sinks:     147
[06/04 10:42:08     38s]   Non-leaf sinks:              0
[06/04 10:42:08     38s]   Ignore pins:                 0
[06/04 10:42:08     38s]  Timing corner DC_max:setup.late:
[06/04 10:42:08     38s]   Skew target:                 0.000ns
[06/04 10:42:08     38s]   Insertion delay target:      1.000ns
[06/04 10:42:08     38s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 10:42:08     38s]   Sources:                     pin clk
[06/04 10:42:08     38s]   Total number of sinks:       155
[06/04 10:42:08     38s]   Delay constrained sinks:     147
[06/04 10:42:08     38s]   Non-leaf sinks:              0
[06/04 10:42:08     38s]   Ignore pins:                 0
[06/04 10:42:08     38s]  Timing corner DC_max:setup.late:
[06/04 10:42:08     38s]   Skew target:                 0.000ns
[06/04 10:42:08     38s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:42:08     38s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:42:08     38s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:42:08     38s] Primary reporting skew groups are:
[06/04 10:42:08     38s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Clock DAG stats initial state:
[06/04 10:42:08     38s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:42:08     38s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:42:08     38s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:42:08     38s] Clock DAG library cell distribution initial state {count}:
[06/04 10:42:08     38s]   NICGs: AN2D1: 8 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] -----------------------------------------------------------------------------
[06/04 10:42:08     38s] Min ICG    Max ICG    Count    HPWL
[06/04 10:42:08     38s] Depth      Depth               (um)
[06/04 10:42:08     38s] -----------------------------------------------------------------------------
[06/04 10:42:08     38s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:42:08     38s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:42:08     38s] -----------------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:42:08     38s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Layer information for route type default_route_type_leaf:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:42:08     38s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] ME1      N            H          0.327         0.166         0.054
[06/04 10:42:08     38s] ME2      N            V          0.236         0.183         0.043
[06/04 10:42:08     38s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:42:08     38s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:42:08     38s] ME5      N            H          0.236         0.186         0.044
[06/04 10:42:08     38s] ME6      N            V          0.016         0.207         0.003
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:42:08     38s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Layer information for route type default_route_type_nonleaf:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:42:08     38s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] ME1      N            H          0.327         0.237         0.078
[06/04 10:42:08     38s] ME2      N            V          0.236         0.260         0.061
[06/04 10:42:08     38s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:42:08     38s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:42:08     38s] ME5      N            H          0.236         0.274         0.065
[06/04 10:42:08     38s] ME6      N            V          0.016         0.264         0.004
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:42:08     38s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Layer information for route type default_route_type_nonleaf:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:42:08     38s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] ME1      N            H          0.327         0.166         0.054
[06/04 10:42:08     38s] ME2      N            V          0.236         0.183         0.043
[06/04 10:42:08     38s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:42:08     38s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:42:08     38s] ME5      N            H          0.236         0.186         0.044
[06/04 10:42:08     38s] ME6      N            V          0.016         0.207         0.003
[06/04 10:42:08     38s] --------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Via selection for estimated routes (rule default):
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] -------------------------------------------------------------------------
[06/04 10:42:08     38s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:42:08     38s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:42:08     38s] -------------------------------------------------------------------------
[06/04 10:42:08     38s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:42:08     38s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:42:08     38s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:42:08     38s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:42:08     38s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:42:08     38s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:42:08     38s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:42:08     38s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:42:08     38s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:42:08     38s] -------------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Ideal and dont_touch net fanout counts:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] -----------------------------------------------------------
[06/04 10:42:08     38s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:42:08     38s] -----------------------------------------------------------
[06/04 10:42:08     38s]       1            10                      0
[06/04 10:42:08     38s]      11           100                      1
[06/04 10:42:08     38s]     101          1000                      0
[06/04 10:42:08     38s]    1001         10000                      0
[06/04 10:42:08     38s]   10001           +                        0
[06/04 10:42:08     38s] -----------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Top ideal and dont_touch nets by fanout:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] ---------------------
[06/04 10:42:08     38s] Net name    Fanout ()
[06/04 10:42:08     38s] ---------------------
[06/04 10:42:08     38s] clk            27
[06/04 10:42:08     38s] ---------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] No dont_touch hnets found in the clock tree
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Filtering reasons for cell type: buffer
[06/04 10:42:08     38s] =======================================
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:42:08     38s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:42:08     38s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Filtering reasons for cell type: inverter
[06/04 10:42:08     38s] =========================================
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:42:08     38s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:42:08     38s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:42:08     38s] Check the log for details of problem(s) found:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] ---------------------------------------------------
[06/04 10:42:08     38s] Design configuration problems
[06/04 10:42:08     38s] ---------------------------------------------------
[06/04 10:42:08     38s] One or more clock trees have configuration problems
[06/04 10:42:08     38s] ---------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Clock tree configuration problems:
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] ------------------------------------------------------
[06/04 10:42:08     38s] Clock tree    Problem
[06/04 10:42:08     38s] ------------------------------------------------------
[06/04 10:42:08     38s] clk           The maximum transition target is too low
[06/04 10:42:08     38s] ------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:42:08     38s] Runtime done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:42:08     38s] Runtime Report Coverage % = 94.6
[06/04 10:42:08     38s] Runtime Summary
[06/04 10:42:08     38s] ===============
[06/04 10:42:08     38s] Clock Runtime:  (69%) Core CTS           0.15 (Init 0.15, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:42:08     38s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:42:08     38s] Clock Runtime:  (30%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:42:08     38s] Clock Runtime: (100%) Total              0.22
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] Runtime Summary:
[06/04 10:42:08     38s] ================
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] ------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] wall  % time  children  called  name
[06/04 10:42:08     38s] ------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] 0.24  100.00    0.24      0       
[06/04 10:42:08     38s] 0.24  100.00    0.22      1     Runtime
[06/04 10:42:08     38s] 0.02    9.02    0.02      1     CCOpt::Phase::Initialization
[06/04 10:42:08     38s] 0.02    9.00    0.02      1       Check Prerequisites
[06/04 10:42:08     38s] 0.02    7.71    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:42:08     38s] 0.20   85.61    0.14      1     CCOpt::Phase::PreparingToBalance
[06/04 10:42:08     38s] 0.00    0.07    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:42:08     38s] 0.05   20.98    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:42:08     38s] 0.02    7.36    0.00      1       Legalization setup
[06/04 10:42:08     38s] 0.07   30.77    0.00      1       Validating CTS configuration
[06/04 10:42:08     38s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:42:08     38s] 0.00    1.86    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:42:08     38s] ------------------------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:42:08     38s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:42:08     38s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:42:08     38s] Set place::cacheFPlanSiteMark to 0
[06/04 10:42:08     38s] All LLGs are deleted
[06/04 10:42:08     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1174.0M
[06/04 10:42:08     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1174.0M
[06/04 10:42:08     38s] 3
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:42:08     38s] Severity  ID               Count  Summary                                  
[06/04 10:42:08     38s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:42:08     38s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:42:08     38s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:42:08     38s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:42:08     38s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:42:08     38s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:42:08     38s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:42:08     38s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:42:08     38s] *** Message Summary: 10 warning(s), 3 error(s)
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] =============================================================================================
[06/04 10:42:08     38s]  Final TAT Report for ccopt_design
[06/04 10:42:08     38s] =============================================================================================
[06/04 10:42:08     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:42:08     38s] ---------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:42:08     38s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:42:08     38s] ---------------------------------------------------------------------------------------------
[06/04 10:42:08     38s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:42:08     38s] ---------------------------------------------------------------------------------------------
[06/04 10:42:08     38s] 
[06/04 10:42:08     38s] #% End ccopt_design (date=06/04 10:42:08, total cpu=0:00:00.3, real=0:00:00.0, peak res=911.1M, current mem=911.1M)
[06/04 10:42:08     38s] 
[06/04 10:42:23     39s] **INFO (INTERRUPT): The current script will stop before next command.
[06/04 10:42:23     39s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/04 10:43:49     43s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:43:49     43s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc3Ey7JF/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:43:49     43s] Current (total cpu=0:00:43.7, real=0:09:21, peak res=938.9M, current mem=899.8M)
[06/04 10:43:49     43s] INFO (CTE): Constraints read successfully.
[06/04 10:43:49     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=913.2M, current mem=913.2M)
[06/04 10:43:49     43s] Current (total cpu=0:00:43.7, real=0:09:21, peak res=938.9M, current mem=913.2M)
[06/04 10:43:49     43s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:43:49     43s] Current (total cpu=0:00:43.8, real=0:09:21, peak res=938.9M, current mem=913.2M)
[06/04 10:43:49     43s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:43:49     43s] 
[06/04 10:43:49     43s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:43:49     43s] 
[06/04 10:43:49     43s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 207).
[06/04 10:43:49     43s] 
[06/04 10:43:49     43s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 208).
[06/04 10:43:49     43s] 
[06/04 10:43:49     43s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:43:49     43s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:43:49     43s] 
[06/04 10:43:49     43s] 
[06/04 10:43:49     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=913.5M, current mem=913.5M)
[06/04 10:43:49     43s] Current (total cpu=0:00:43.8, real=0:09:21, peak res=938.9M, current mem=913.5M)
[06/04 10:43:49     43s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc3Ey7JF/views/AV_func_max/latency.sdc' ...
[06/04 10:43:49     43s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc3Ey7JF/views/AV_func_min/latency.sdc' ...
[06/04 10:43:49     43s] Current (total cpu=0:00:43.8, real=0:09:21, peak res=938.9M, current mem=913.5M)
[06/04 10:43:49     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=914.6M, current mem=914.6M)
[06/04 10:43:49     43s] Current (total cpu=0:00:43.8, real=0:09:21, peak res=938.9M, current mem=914.6M)
[06/04 10:43:49     43s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:43:49     43s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:43:49     43s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:43:49     43s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:43:49     43s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

[06/04 10:45:36     53s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/04 10:45:39     53s] invalid command name "IMPCCOPT-2196"
[06/04 10:45:43     54s] <CMD> ccopt_design -cts
[06/04 10:45:43     54s] #% Begin ccopt_design (date=06/04 10:45:43, mem=918.3M)
[06/04 10:45:43     54s] Runtime...
[06/04 10:45:43     54s] **INFO: User's settings:
[06/04 10:45:43     54s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:45:43     54s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:45:43     54s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:45:43     54s] setNanoRouteMode -timingEngine                      {}
[06/04 10:45:43     54s] setDesignMode -process                              180
[06/04 10:45:43     54s] setExtractRCMode -coupling_c_th                     3
[06/04 10:45:43     54s] setExtractRCMode -engine                            preRoute
[06/04 10:45:43     54s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:45:43     54s] setExtractRCMode -total_c_th                        5
[06/04 10:45:43     54s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:45:43     54s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:45:43     54s] setDelayCalMode -engine                             aae
[06/04 10:45:43     54s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:45:43     54s] setPlaceMode -maxRouteLayer                         6
[06/04 10:45:43     54s] setPlaceMode -place_detail_check_route              false
[06/04 10:45:43     54s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:45:43     54s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:45:43     54s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:45:43     54s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:45:43     54s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:45:43     54s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:45:43     54s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:45:43     54s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:45:43     54s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:45:43     54s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:45:43     54s] setPlaceMode -powerDriven                           false
[06/04 10:45:43     54s] setPlaceMode -timingDriven                          true
[06/04 10:45:43     54s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:45:43     54s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:45:43     54s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[06/04 10:45:43     54s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[06/04 10:45:43     54s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:45:43     54s] Set place::cacheFPlanSiteMark to 1
[06/04 10:45:43     54s] CCOpt::Phase::Initialization...
[06/04 10:45:43     54s] Check Prerequisites...
[06/04 10:45:43     54s] Leaving CCOpt scope - CheckPlace...
[06/04 10:45:43     54s] OPERPROF: Starting checkPlace at level 1, MEM:1146.7M
[06/04 10:45:43     54s] #spOpts: N=180 
[06/04 10:45:43     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1146.7M
[06/04 10:45:43     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1146.7M
[06/04 10:45:43     54s] Core basic site is Core8T
[06/04 10:45:43     54s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:45:43     54s] SiteArray: use 208,896 bytes
[06/04 10:45:43     54s] SiteArray: current memory after site array memory allocation 1146.7M
[06/04 10:45:43     54s] SiteArray: FP blocked sites are writable
[06/04 10:45:43     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1146.7M
[06/04 10:45:43     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1146.7M
[06/04 10:45:43     54s] Begin checking placement ... (start mem=1146.7M, init mem=1146.7M)
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ...checkPlace normal is done!
[06/04 10:45:43     54s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1146.7M
[06/04 10:45:43     54s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1146.7M
[06/04 10:45:43     54s] *info: Placed = 2073          
[06/04 10:45:43     54s] *info: Unplaced = 0           
[06/04 10:45:43     54s] Placement Density:58.72%(46408/79027)
[06/04 10:45:43     54s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:45:43     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1146.7M
[06/04 10:45:43     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1146.7M
[06/04 10:45:43     54s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1146.7M)
[06/04 10:45:43     54s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.015, MEM:1146.7M
[06/04 10:45:43     54s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:45:43     54s]  * CCOpt property update_io_latency is false
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] Executing ccopt post-processing.
[06/04 10:45:43     54s] Synthesizing clock trees with CCOpt...
[06/04 10:45:43     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:45:43     54s] CCOpt::Phase::PreparingToBalance...
[06/04 10:45:43     54s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:45:43     54s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Positive (advancing) pin insertion delays
[06/04 10:45:43     54s] =========================================
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Negative (delaying) pin insertion delays
[06/04 10:45:43     54s] ========================================
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:45:43     54s] Notify start of optimization...
[06/04 10:45:43     54s] Notify start of optimization done.
[06/04 10:45:43     54s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:45:43     54s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:45:43     54s] All LLGs are deleted
[06/04 10:45:43     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.7M
[06/04 10:45:43     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.7M
[06/04 10:45:43     54s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:45:43     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.3 mem=1146.7M
[06/04 10:45:43     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.3 mem=1146.7M
[06/04 10:45:43     54s] (I)       Started Loading and Dumping File ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Reading DB...
[06/04 10:45:43     54s] (I)       Read data from FE... (mem=1146.7M)
[06/04 10:45:43     54s] (I)       Read nodes and places... (mem=1146.7M)
[06/04 10:45:43     54s] (I)       Done Read nodes and places (cpu=0.000s, mem=1146.7M)
[06/04 10:45:43     54s] (I)       Read nets... (mem=1146.7M)
[06/04 10:45:43     54s] (I)       Done Read nets (cpu=0.000s, mem=1146.7M)
[06/04 10:45:43     54s] (I)       Done Read data from FE (cpu=0.000s, mem=1146.7M)
[06/04 10:45:43     54s] (I)       before initializing RouteDB syMemory usage = 1146.7 MB
[06/04 10:45:43     54s] (I)       == Non-default Options ==
[06/04 10:45:43     54s] (I)       Maximum routing layer                              : 6
[06/04 10:45:43     54s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:45:43     54s] (I)       Use row-based GCell size
[06/04 10:45:43     54s] (I)       GCell unit size  : 4480
[06/04 10:45:43     54s] (I)       GCell multiplier : 1
[06/04 10:45:43     54s] (I)       build grid graph
[06/04 10:45:43     54s] (I)       build grid graph start
[06/04 10:45:43     54s] [NR-eGR] Track table information for default rule: 
[06/04 10:45:43     54s] [NR-eGR] ME1 has no routable track
[06/04 10:45:43     54s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:45:43     54s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:45:43     54s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:45:43     54s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:45:43     54s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:45:43     54s] (I)       build grid graph end
[06/04 10:45:43     54s] (I)       ===========================================================================
[06/04 10:45:43     54s] (I)       == Report All Rule Vias ==
[06/04 10:45:43     54s] (I)       ===========================================================================
[06/04 10:45:43     54s] (I)        Via Rule : (Default)
[06/04 10:45:43     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:45:43     54s] (I)       ---------------------------------------------------------------------------
[06/04 10:45:43     54s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:45:43     54s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:45:43     54s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:45:43     54s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:45:43     54s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:45:43     54s] (I)       ===========================================================================
[06/04 10:45:43     54s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Num PG vias on layer 2 : 0
[06/04 10:45:43     54s] (I)       Num PG vias on layer 3 : 0
[06/04 10:45:43     54s] (I)       Num PG vias on layer 4 : 0
[06/04 10:45:43     54s] (I)       Num PG vias on layer 5 : 0
[06/04 10:45:43     54s] (I)       Num PG vias on layer 6 : 0
[06/04 10:45:43     54s] [NR-eGR] Read 9034 PG shapes
[06/04 10:45:43     54s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:45:43     54s] [NR-eGR] #Instance Blockages : 0
[06/04 10:45:43     54s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:45:43     54s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:45:43     54s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:45:43     54s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:45:43     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:45:43     54s] (I)       readDataFromPlaceDB
[06/04 10:45:43     54s] (I)       Read net information..
[06/04 10:45:43     54s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:45:43     54s] (I)       Read testcase time = 0.000 seconds
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] (I)       early_global_route_priority property id does not exist.
[06/04 10:45:43     54s] (I)       Start initializing grid graph
[06/04 10:45:43     54s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:45:43     54s] (I)       End initializing grid graph
[06/04 10:45:43     54s] (I)       Model blockages into capacity
[06/04 10:45:43     54s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:45:43     54s] (I)       Started Modeling ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:45:43     54s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:45:43     54s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:45:43     54s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:45:43     54s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:45:43     54s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       -- layer congestion ratio --
[06/04 10:45:43     54s] (I)       Layer 1 : 0.100000
[06/04 10:45:43     54s] (I)       Layer 2 : 0.700000
[06/04 10:45:43     54s] (I)       Layer 3 : 0.700000
[06/04 10:45:43     54s] (I)       Layer 4 : 0.700000
[06/04 10:45:43     54s] (I)       Layer 5 : 0.700000
[06/04 10:45:43     54s] (I)       Layer 6 : 0.700000
[06/04 10:45:43     54s] (I)       ----------------------------
[06/04 10:45:43     54s] (I)       Number of ignored nets = 0
[06/04 10:45:43     54s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:45:43     54s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:45:43     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:45:43     54s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:45:43     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:45:43     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:45:43     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:45:43     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:45:43     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:45:43     54s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:45:43     54s] (I)       Before initializing Early Global Route syMemory usage = 1146.7 MB
[06/04 10:45:43     54s] (I)       Ndr track 0 does not exist
[06/04 10:45:43     54s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:45:43     54s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:45:43     54s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:45:43     54s] (I)       Site width          :   560  (dbu)
[06/04 10:45:43     54s] (I)       Row height          :  4480  (dbu)
[06/04 10:45:43     54s] (I)       GCell width         :  4480  (dbu)
[06/04 10:45:43     54s] (I)       GCell height        :  4480  (dbu)
[06/04 10:45:43     54s] (I)       Grid                :    93    90     6
[06/04 10:45:43     54s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:45:43     54s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:45:43     54s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:45:43     54s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:45:43     54s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:45:43     54s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:45:43     54s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:45:43     54s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:45:43     54s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:45:43     54s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:45:43     54s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:45:43     54s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:45:43     54s] (I)       --------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] [NR-eGR] ============ Routing rule table ============
[06/04 10:45:43     54s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:45:43     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:45:43     54s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:45:43     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:45:43     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:45:43     54s] [NR-eGR] ========================================
[06/04 10:45:43     54s] [NR-eGR] 
[06/04 10:45:43     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:45:43     54s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:45:43     54s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:45:43     54s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:45:43     54s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:45:43     54s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:45:43     54s] (I)       After initializing Early Global Route syMemory usage = 1146.7 MB
[06/04 10:45:43     54s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Reset routing kernel
[06/04 10:45:43     54s] (I)       Started Global Routing ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       ============= Initialization =============
[06/04 10:45:43     54s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:45:43     54s] (I)       Started Net group 1 ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Build MST ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Generate topology with single threads
[06/04 10:45:43     54s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:45:43     54s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] (I)       ============  Phase 1a Route ============
[06/04 10:45:43     54s] (I)       Started Phase 1a ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Pattern routing ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:45:43     54s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:45:43     54s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] (I)       ============  Phase 1b Route ============
[06/04 10:45:43     54s] (I)       Started Phase 1b ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Monotonic routing ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:45:43     54s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:45:43     54s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] (I)       ============  Phase 1c Route ============
[06/04 10:45:43     54s] (I)       Started Phase 1c ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Two level routing ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Level2 Grid: 19 x 18
[06/04 10:45:43     54s] (I)       Started Two Level Routing ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:45:43     54s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] (I)       ============  Phase 1d Route ============
[06/04 10:45:43     54s] (I)       Started Phase 1d ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Detoured routing ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:45:43     54s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] (I)       ============  Phase 1e Route ============
[06/04 10:45:43     54s] (I)       Started Phase 1e ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Route legalization ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:45:43     54s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:45:43     54s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Layer assignment ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Running layer assignment with 1 threads
[06/04 10:45:43     54s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] (I)       ============  Phase 1l Route ============
[06/04 10:45:43     54s] (I)       Started Phase 1l ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       
[06/04 10:45:43     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:45:43     54s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:45:43     54s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:45:43     54s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:45:43     54s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:45:43     54s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:45:43     54s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:45:43     54s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:45:43     54s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:45:43     54s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:45:43     54s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:45:43     54s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:45:43     54s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:45:43     54s] [NR-eGR] 
[06/04 10:45:43     54s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:45:43     54s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:45:43     54s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:45:43     54s] (I)       ============= track Assignment ============
[06/04 10:45:43     54s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Started Track Assignment ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:45:43     54s] (I)       Running track assignment with 1 threads
[06/04 10:45:43     54s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] (I)       Run Multi-thread track assignment
[06/04 10:45:43     54s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] Started Export DB wires ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] Started Export all nets ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] Started Set wire vias ( Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:45:43     54s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:45:43     54s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:45:43     54s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:45:43     54s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:45:43     54s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:45:43     54s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:45:43     54s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:45:43     54s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:45:43     54s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:45:43     54s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:45:43     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1146.70 MB )
[06/04 10:45:43     54s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:45:43     54s] Rebuilding timing graph...
[06/04 10:45:43     54s] Rebuilding timing graph done.
[06/04 10:45:43     54s] Legalization setup...
[06/04 10:45:43     54s] Using cell based legalization.
[06/04 10:45:43     54s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:45:43     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1185.1M
[06/04 10:45:43     54s] #spOpts: N=180 
[06/04 10:45:43     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1185.1M
[06/04 10:45:43     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1185.1M
[06/04 10:45:43     54s] Core basic site is Core8T
[06/04 10:45:43     54s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:45:43     54s] SiteArray: use 208,896 bytes
[06/04 10:45:43     54s] SiteArray: current memory after site array memory allocation 1185.1M
[06/04 10:45:43     54s] SiteArray: FP blocked sites are writable
[06/04 10:45:43     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:45:43     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1185.1M
[06/04 10:45:43     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1185.1M
[06/04 10:45:43     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1185.1M
[06/04 10:45:43     54s] OPERPROF:     Starting CMU at level 3, MEM:1185.1M
[06/04 10:45:43     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1185.1M
[06/04 10:45:43     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1185.1M
[06/04 10:45:43     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1185.1MB).
[06/04 10:45:43     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1185.1M
[06/04 10:45:43     54s] (I)       Load db... (mem=1185.1M)
[06/04 10:45:43     54s] (I)       Read data from FE... (mem=1185.1M)
[06/04 10:45:43     54s] (I)       Read nodes and places... (mem=1185.1M)
[06/04 10:45:43     54s] (I)       Number of ignored instance 0
[06/04 10:45:43     54s] (I)       Number of inbound cells 0
[06/04 10:45:43     54s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:45:43     54s] (I)       cell height: 4480, count: 2073
[06/04 10:45:43     54s] (I)       Done Read nodes and places (cpu=0.010s, mem=1185.1M)
[06/04 10:45:43     54s] (I)       Read rows... (mem=1185.1M)
[06/04 10:45:43     54s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:45:43     54s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:45:43     54s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:45:43     54s] (I)       Done Read rows (cpu=0.000s, mem=1185.1M)
[06/04 10:45:43     54s] (I)       Done Read data from FE (cpu=0.010s, mem=1185.1M)
[06/04 10:45:43     54s] (I)       Done Load db (cpu=0.010s, mem=1185.1M)
[06/04 10:45:43     54s] (I)       Constructing placeable region... (mem=1185.1M)
[06/04 10:45:43     54s] (I)       Constructing bin map
[06/04 10:45:43     54s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:45:43     54s] (I)       Done constructing bin map
[06/04 10:45:43     54s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:45:43     54s] (I)       Compute region effective width... (mem=1185.1M)
[06/04 10:45:43     54s] (I)       Done Compute region effective width (cpu=0.000s, mem=1185.1M)
[06/04 10:45:43     54s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1185.1M)
[06/04 10:45:43     54s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] Validating CTS configuration...
[06/04 10:45:43     54s] Checking module port directions...
[06/04 10:45:43     54s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] Non-default CCOpt properties:
[06/04 10:45:43     54s] route_type is set for at least one object
[06/04 10:45:43     54s] source_max_capacitance is set for at least one object
[06/04 10:45:43     54s] target_insertion_delay is set for at least one object
[06/04 10:45:43     54s] target_max_trans_sdc is set for at least one object
[06/04 10:45:43     54s] update_io_latency: 0 (default: true)
[06/04 10:45:43     54s] Route type trimming info:
[06/04 10:45:43     54s]   No route type modifications were made.
[06/04 10:45:43     54s] Accumulated time to calculate placeable region: 0
[06/04 10:45:43     54s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:45:43     54s] Accumulated time to calculate placeable region: 0
[06/04 10:45:43     54s] (I)       Initializing Steiner engine. 
[06/04 10:45:43     54s] LayerId::1 widthSet size::4
[06/04 10:45:43     54s] LayerId::2 widthSet size::4
[06/04 10:45:43     54s] LayerId::3 widthSet size::4
[06/04 10:45:43     54s] LayerId::4 widthSet size::4
[06/04 10:45:43     54s] LayerId::5 widthSet size::4
[06/04 10:45:43     54s] LayerId::6 widthSet size::2
[06/04 10:45:43     54s] Updating RC grid for preRoute extraction ...
[06/04 10:45:43     54s] Initializing multi-corner capacitance tables ... 
[06/04 10:45:43     54s] Initializing multi-corner resistance tables ...
[06/04 10:45:43     54s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:45:43     54s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:45:43     54s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:45:43     54s] End AAE Lib Interpolated Model. (MEM=1185.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:45:43     54s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:45:43     54s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:45:43     54s] Non-default CCOpt properties:
[06/04 10:45:43     54s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:45:43     54s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:45:43     54s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:45:43     54s]   source_max_capacitance: 150 (default: auto)
[06/04 10:45:43     54s] For power domain auto-default:
[06/04 10:45:43     54s]   Buffers:     DEL1 
[06/04 10:45:43     54s]   Inverters:   
[06/04 10:45:43     54s]   Clock gates: ICGD1 
[06/04 10:45:43     54s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:45:43     54s] Top Routing info:
[06/04 10:45:43     54s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:45:43     54s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:45:43     54s] Trunk Routing info:
[06/04 10:45:43     54s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:45:43     54s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:45:43     54s] Leaf Routing info:
[06/04 10:45:43     54s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:45:43     54s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:45:43     54s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:45:43     54s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:45:43     54s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:45:43     54s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:45:43     54s]   Buffer unit delay: 0.350ns
[06/04 10:45:43     54s]   Buffer max distance: 40.000um
[06/04 10:45:43     54s] Fastest wire driving cells and distances:
[06/04 10:45:43     54s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:45:43     54s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Logic Sizing Table:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ----------------------------------------------------------
[06/04 10:45:43     54s] Cell    Instance count    Source    Eligible library cells
[06/04 10:45:43     54s] ----------------------------------------------------------
[06/04 10:45:43     54s]   (empty table)
[06/04 10:45:43     54s] ----------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:45:43     54s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:45:43     54s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:45:43     54s]   Sources:                     pin clk
[06/04 10:45:43     54s]   Total number of sinks:       155
[06/04 10:45:43     54s]   Delay constrained sinks:     147
[06/04 10:45:43     54s]   Non-leaf sinks:              0
[06/04 10:45:43     54s]   Ignore pins:                 0
[06/04 10:45:43     54s]  Timing corner DC_max:setup.late:
[06/04 10:45:43     54s]   Skew target:                 0.000ns
[06/04 10:45:43     54s]   Insertion delay target:      1.000ns
[06/04 10:45:43     54s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 10:45:43     54s]   Sources:                     pin clk
[06/04 10:45:43     54s]   Total number of sinks:       155
[06/04 10:45:43     54s]   Delay constrained sinks:     147
[06/04 10:45:43     54s]   Non-leaf sinks:              0
[06/04 10:45:43     54s]   Ignore pins:                 0
[06/04 10:45:43     54s]  Timing corner DC_max:setup.late:
[06/04 10:45:43     54s]   Skew target:                 0.000ns
[06/04 10:45:43     54s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:45:43     54s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:45:43     54s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:45:43     54s] Primary reporting skew groups are:
[06/04 10:45:43     54s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Clock DAG stats initial state:
[06/04 10:45:43     54s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:45:43     54s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:45:43     54s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:45:43     54s] Clock DAG library cell distribution initial state {count}:
[06/04 10:45:43     54s]   NICGs: AN2D1: 8 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] -----------------------------------------------------------------------------
[06/04 10:45:43     54s] Min ICG    Max ICG    Count    HPWL
[06/04 10:45:43     54s] Depth      Depth               (um)
[06/04 10:45:43     54s] -----------------------------------------------------------------------------
[06/04 10:45:43     54s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:45:43     54s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:45:43     54s] -----------------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:45:43     54s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Layer information for route type default_route_type_leaf:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:45:43     54s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] ME1      N            H          0.327         0.166         0.054
[06/04 10:45:43     54s] ME2      N            V          0.236         0.183         0.043
[06/04 10:45:43     54s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:45:43     54s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:45:43     54s] ME5      N            H          0.236         0.186         0.044
[06/04 10:45:43     54s] ME6      N            V          0.016         0.207         0.003
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:45:43     54s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Layer information for route type default_route_type_nonleaf:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:45:43     54s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] ME1      N            H          0.327         0.237         0.078
[06/04 10:45:43     54s] ME2      N            V          0.236         0.260         0.061
[06/04 10:45:43     54s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:45:43     54s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:45:43     54s] ME5      N            H          0.236         0.274         0.065
[06/04 10:45:43     54s] ME6      N            V          0.016         0.264         0.004
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:45:43     54s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Layer information for route type default_route_type_nonleaf:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:45:43     54s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] ME1      N            H          0.327         0.166         0.054
[06/04 10:45:43     54s] ME2      N            V          0.236         0.183         0.043
[06/04 10:45:43     54s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:45:43     54s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:45:43     54s] ME5      N            H          0.236         0.186         0.044
[06/04 10:45:43     54s] ME6      N            V          0.016         0.207         0.003
[06/04 10:45:43     54s] --------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Via selection for estimated routes (rule default):
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] -------------------------------------------------------------------------
[06/04 10:45:43     54s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:45:43     54s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:45:43     54s] -------------------------------------------------------------------------
[06/04 10:45:43     54s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:45:43     54s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:45:43     54s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:45:43     54s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:45:43     54s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:45:43     54s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:45:43     54s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:45:43     54s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:45:43     54s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:45:43     54s] -------------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Ideal and dont_touch net fanout counts:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] -----------------------------------------------------------
[06/04 10:45:43     54s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:45:43     54s] -----------------------------------------------------------
[06/04 10:45:43     54s]       1            10                      0
[06/04 10:45:43     54s]      11           100                      1
[06/04 10:45:43     54s]     101          1000                      0
[06/04 10:45:43     54s]    1001         10000                      0
[06/04 10:45:43     54s]   10001           +                        0
[06/04 10:45:43     54s] -----------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Top ideal and dont_touch nets by fanout:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ---------------------
[06/04 10:45:43     54s] Net name    Fanout ()
[06/04 10:45:43     54s] ---------------------
[06/04 10:45:43     54s] clk            27
[06/04 10:45:43     54s] ---------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] No dont_touch hnets found in the clock tree
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Filtering reasons for cell type: buffer
[06/04 10:45:43     54s] =======================================
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:45:43     54s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:45:43     54s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Filtering reasons for cell type: inverter
[06/04 10:45:43     54s] =========================================
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:45:43     54s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:45:43     54s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:45:43     54s] Check the log for details of problem(s) found:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ---------------------------------------------------
[06/04 10:45:43     54s] Design configuration problems
[06/04 10:45:43     54s] ---------------------------------------------------
[06/04 10:45:43     54s] One or more clock trees have configuration problems
[06/04 10:45:43     54s] ---------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Clock tree configuration problems:
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ------------------------------------------------------
[06/04 10:45:43     54s] Clock tree    Problem
[06/04 10:45:43     54s] ------------------------------------------------------
[06/04 10:45:43     54s] clk           The maximum transition target is too low
[06/04 10:45:43     54s] ------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:45:43     54s] Runtime done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:45:43     54s] Runtime Report Coverage % = 95.5
[06/04 10:45:43     54s] Runtime Summary
[06/04 10:45:43     54s] ===============
[06/04 10:45:43     54s] Clock Runtime:  (68%) Core CTS           0.15 (Init 0.15, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:45:43     54s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:45:43     54s] Clock Runtime:  (31%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:45:43     54s] Clock Runtime: (100%) Total              0.22
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] Runtime Summary:
[06/04 10:45:43     54s] ================
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] ------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] wall  % time  children  called  name
[06/04 10:45:43     54s] ------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] 0.23  100.00    0.23      0       
[06/04 10:45:43     54s] 0.23  100.00    0.22      1     Runtime
[06/04 10:45:43     54s] 0.02    6.86    0.02      1     CCOpt::Phase::Initialization
[06/04 10:45:43     54s] 0.02    6.84    0.02      1       Check Prerequisites
[06/04 10:45:43     54s] 0.02    6.68    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:45:43     54s] 0.20   88.67    0.13      1     CCOpt::Phase::PreparingToBalance
[06/04 10:45:43     54s] 0.00    0.06    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:45:43     54s] 0.05   23.45    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:45:43     54s] 0.02    7.65    0.00      1       Legalization setup
[06/04 10:45:43     54s] 0.06   24.56    0.00      1       Validating CTS configuration
[06/04 10:45:43     54s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:45:43     54s] 0.00    1.69    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:45:43     54s] ------------------------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:45:43     54s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:45:43     54s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:45:43     54s] Set place::cacheFPlanSiteMark to 0
[06/04 10:45:43     54s] All LLGs are deleted
[06/04 10:45:43     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1223.3M
[06/04 10:45:43     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1223.3M
[06/04 10:45:43     54s] 3
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:45:43     54s] Severity  ID               Count  Summary                                  
[06/04 10:45:43     54s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:45:43     54s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:45:43     54s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:45:43     54s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:45:43     54s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:45:43     54s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:45:43     54s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:45:43     54s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:45:43     54s] *** Message Summary: 10 warning(s), 3 error(s)
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] =============================================================================================
[06/04 10:45:43     54s]  Final TAT Report for ccopt_design
[06/04 10:45:43     54s] =============================================================================================
[06/04 10:45:43     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:45:43     54s] ---------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:45:43     54s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:45:43     54s] ---------------------------------------------------------------------------------------------
[06/04 10:45:43     54s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:45:43     54s] ---------------------------------------------------------------------------------------------
[06/04 10:45:43     54s] 
[06/04 10:45:43     54s] #% End ccopt_design (date=06/04 10:45:43, total cpu=0:00:00.3, real=0:00:00.0, peak res=966.4M, current mem=915.9M)
[06/04 10:45:43     54s] 
[06/04 10:47:54     62s] <CMD> encMessage warning 0
[06/04 10:47:54     62s] Suppress "**WARN ..." messages.
[06/04 10:47:54     62s] <CMD> encMessage debug 0
[06/04 10:47:54     62s] <CMD> encMessage info 0
[06/04 10:47:54     62s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:47:54     62s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:47:54     62s] Free PSO.
[06/04 10:47:54     62s] 
[06/04 10:47:54     62s] 
[06/04 10:47:54     62s] Info (SM2C): Status of key globals:
[06/04 10:47:54     62s] 	 MMMC-by-default flow     : 1
[06/04 10:47:54     62s] 	 Default MMMC objs envvar : 0
[06/04 10:47:54     62s] 	 Data portability         : 0
[06/04 10:47:54     62s] 	 MMMC PV Emulation        : 0
[06/04 10:47:54     62s] 	 MMMC debug               : 0
[06/04 10:47:54     62s] 	 Init_Design flow         : 1
[06/04 10:47:54     62s] 
[06/04 10:47:54     62s] 
[06/04 10:47:54     62s] 	 CTE SM2C global          : false
[06/04 10:47:54     62s] 	 Reporting view filter    : false
[06/04 10:47:54     62s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:47:55     62s] *** End library_loading (cpu=0.00min, real=0.02min, mem=6.0M, fe_cpu=1.05min, fe_real=13.45min, fe_mem=929.0M) ***
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:47:55     62s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:47:55     62s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:47:55     63s] *** Netlist is unique.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:47:55     63s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:47:55     63s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:47:55     63s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:47:55     63s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:47:55     63s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:47:55     63s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:47:55     63s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:47:55     63s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:47:55     63s] Loading place ...
[06/04 10:47:55     63s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:47:55     63s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:47:56     63s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:47:56     63s] timing_enable_default_delay_arc
[06/04 10:48:03     64s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:48:03     64s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcwAHn2Q/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:48:03     64s] Current (total cpu=0:01:04, real=0:13:35, peak res=966.4M, current mem=902.7M)
[06/04 10:48:03     64s] INFO (CTE): Constraints read successfully.
[06/04 10:48:03     64s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=916.5M, current mem=916.5M)
[06/04 10:48:03     64s] Current (total cpu=0:01:04, real=0:13:35, peak res=966.4M, current mem=916.5M)
[06/04 10:48:03     64s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:48:03     64s] Current (total cpu=0:01:04, real=0:13:35, peak res=966.4M, current mem=916.5M)
[06/04 10:48:03     64s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:48:03     64s] 
[06/04 10:48:03     64s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:48:03     64s] 
[06/04 10:48:03     64s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 207).
[06/04 10:48:03     64s] 
[06/04 10:48:03     64s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 208).
[06/04 10:48:03     64s] 
[06/04 10:48:03     64s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:48:03     64s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:48:03     64s] 
[06/04 10:48:03     64s] 
[06/04 10:48:03     64s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=916.8M, current mem=916.8M)
[06/04 10:48:03     64s] Current (total cpu=0:01:04, real=0:13:35, peak res=966.4M, current mem=916.8M)
[06/04 10:48:03     64s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcwAHn2Q/views/AV_func_max/latency.sdc' ...
[06/04 10:48:03     64s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcwAHn2Q/views/AV_func_min/latency.sdc' ...
[06/04 10:48:03     64s] Current (total cpu=0:01:04, real=0:13:35, peak res=966.4M, current mem=916.8M)
[06/04 10:48:03     64s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=918.0M, current mem=918.0M)
[06/04 10:48:03     64s] Current (total cpu=0:01:04, real=0:13:35, peak res=966.4M, current mem=918.0M)
[06/04 10:48:03     64s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:48:05     64s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:48:05     64s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:48:05     64s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:48:05     64s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:48:05     64s] Summary for sequential cells identification: 
[06/04 10:48:05     64s]   Identified SBFF number: 14
[06/04 10:48:05     64s]   Identified MBFF number: 0
[06/04 10:48:05     64s]   Identified SB Latch number: 0
[06/04 10:48:05     64s]   Identified MB Latch number: 0
[06/04 10:48:05     64s]   Not identified SBFF number: 0
[06/04 10:48:05     64s]   Not identified MBFF number: 0
[06/04 10:48:05     64s]   Not identified SB Latch number: 0
[06/04 10:48:05     64s]   Not identified MB Latch number: 0
[06/04 10:48:05     64s]   Number of sequential cells which are not FFs: 13
[06/04 10:48:05     64s]  Visiting view : AV_func_max
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:48:05     64s]  Visiting view : AV_scan_max
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:48:05     64s]  Visiting view : AV_func_min
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:48:05     64s]  Visiting view : AV_scan_min
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:48:05     64s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:48:05     64s]  Setting StdDelay to 58.40
[06/04 10:48:05     64s] Creating Cell Server, finished. 
[06/04 10:48:05     64s] 
[06/04 10:48:05     64s] Reset timing graph...
[06/04 10:48:05     64s] Ignoring AAE DB Resetting ...
[06/04 10:48:05     64s] Reset timing graph done.
[06/04 10:48:05     64s] Ignoring AAE DB Resetting ...
[06/04 10:48:05     64s] Analyzing clock structure...
[06/04 10:48:05     64s] Analyzing clock structure done.
[06/04 10:48:05     64s] Reset timing graph...
[06/04 10:48:05     64s] Ignoring AAE DB Resetting ...
[06/04 10:48:05     64s] Reset timing graph done.
[06/04 10:48:05     64s] Wrote: ../ccopt/ccopt.spec
[06/04 10:48:29     66s] <CMD> get_ccopt_clock_trees
[06/04 10:48:29     66s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:48:29     66s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:48:29     66s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:48:29     66s] Extracting original clock gating for clk...
[06/04 10:48:29     66s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:48:29     66s]   Extraction for clk complete.
[06/04 10:48:29     66s] Extracting original clock gating for clk done.
[06/04 10:48:29     66s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:48:29     66s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:48:29     66s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:48:29     66s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:48:29     66s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:48:29     66s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:48:29     66s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:48:29     66s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:48:29     66s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:48:29     66s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:48:29     66s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:48:29     66s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:48:29     66s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:48:29     66s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:48:29     66s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:48:29     66s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:48:29     66s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:48:29     66s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:48:29     66s] <CMD> set_ccopt_property clock_gating_cells {}
[06/04 10:48:29     66s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:48:29     66s] Checking clock tree convergence...
[06/04 10:48:29     66s] Checking clock tree convergence done.
[06/04 10:48:29     66s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:48:41     67s] <CMD> ccopt_design -cts
[06/04 10:48:41     67s] #% Begin ccopt_design (date=06/04 10:48:41, mem=875.5M)
[06/04 10:48:41     67s] Turning off fast DC mode./nRuntime...
[06/04 10:48:41     67s] **INFO: User's settings:
[06/04 10:48:41     67s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:48:41     67s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:48:41     67s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:48:41     67s] setNanoRouteMode -timingEngine                      {}
[06/04 10:48:41     67s] setDesignMode -process                              180
[06/04 10:48:41     67s] setExtractRCMode -coupling_c_th                     3
[06/04 10:48:41     67s] setExtractRCMode -engine                            preRoute
[06/04 10:48:41     67s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:48:41     67s] setExtractRCMode -total_c_th                        5
[06/04 10:48:41     67s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:48:41     67s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:48:41     67s] setDelayCalMode -engine                             aae
[06/04 10:48:41     67s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:48:41     67s] setPlaceMode -maxRouteLayer                         6
[06/04 10:48:41     67s] setPlaceMode -place_detail_check_route              false
[06/04 10:48:41     67s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:48:41     67s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:48:41     67s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:48:41     67s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:48:41     67s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:48:41     67s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:48:41     67s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:48:41     67s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:48:41     67s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:48:41     67s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:48:41     67s] setPlaceMode -powerDriven                           false
[06/04 10:48:41     67s] setPlaceMode -timingDriven                          true
[06/04 10:48:41     67s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:48:41     67s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:48:41     67s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:48:41     67s] Set place::cacheFPlanSiteMark to 1
[06/04 10:48:41     67s] CCOpt::Phase::Initialization...
[06/04 10:48:41     67s] Check Prerequisites...
[06/04 10:48:41     67s] Leaving CCOpt scope - CheckPlace...
[06/04 10:48:41     67s] OPERPROF: Starting checkPlace at level 1, MEM:1097.7M
[06/04 10:48:41     67s] #spOpts: N=180 
[06/04 10:48:41     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1097.7M
[06/04 10:48:41     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1097.7M
[06/04 10:48:41     67s] Core basic site is Core8T
[06/04 10:48:41     67s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:48:41     67s] SiteArray: use 208,896 bytes
[06/04 10:48:41     67s] SiteArray: current memory after site array memory allocation 1105.7M
[06/04 10:48:41     67s] SiteArray: FP blocked sites are writable
[06/04 10:48:41     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1105.7M
[06/04 10:48:41     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1105.7M
[06/04 10:48:41     67s] Begin checking placement ... (start mem=1097.7M, init mem=1105.7M)
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ...checkPlace normal is done!
[06/04 10:48:41     67s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1105.7M
[06/04 10:48:41     67s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1105.7M
[06/04 10:48:41     67s] *info: Placed = 2073          
[06/04 10:48:41     67s] *info: Unplaced = 0           
[06/04 10:48:41     67s] Placement Density:58.72%(46408/79027)
[06/04 10:48:41     67s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:48:41     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1105.7M
[06/04 10:48:41     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1105.7M
[06/04 10:48:41     67s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1105.7M)
[06/04 10:48:41     67s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.017, MEM:1105.7M
[06/04 10:48:41     67s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:48:41     67s]  * CCOpt property update_io_latency is false
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] Executing ccopt post-processing.
[06/04 10:48:41     67s] Synthesizing clock trees with CCOpt...
[06/04 10:48:41     67s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:48:41     67s] CCOpt::Phase::PreparingToBalance...
[06/04 10:48:41     67s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:48:41     67s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Positive (advancing) pin insertion delays
[06/04 10:48:41     67s] =========================================
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Negative (delaying) pin insertion delays
[06/04 10:48:41     67s] ========================================
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:48:41     67s] Notify start of optimization...
[06/04 10:48:41     67s] Notify start of optimization done.
[06/04 10:48:41     67s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:48:41     67s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:48:41     67s] All LLGs are deleted
[06/04 10:48:41     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1109.4M
[06/04 10:48:41     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1109.4M
[06/04 10:48:41     67s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:48:41     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=1109.4M
[06/04 10:48:41     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=1109.4M
[06/04 10:48:41     67s] (I)       Started Loading and Dumping File ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Reading DB...
[06/04 10:48:41     67s] (I)       Read data from FE... (mem=1109.4M)
[06/04 10:48:41     67s] (I)       Read nodes and places... (mem=1109.4M)
[06/04 10:48:41     67s] (I)       Done Read nodes and places (cpu=0.000s, mem=1109.4M)
[06/04 10:48:41     67s] (I)       Read nets... (mem=1109.4M)
[06/04 10:48:41     67s] (I)       Done Read nets (cpu=0.010s, mem=1109.4M)
[06/04 10:48:41     67s] (I)       Done Read data from FE (cpu=0.010s, mem=1109.4M)
[06/04 10:48:41     67s] (I)       before initializing RouteDB syMemory usage = 1109.4 MB
[06/04 10:48:41     67s] (I)       == Non-default Options ==
[06/04 10:48:41     67s] (I)       Maximum routing layer                              : 6
[06/04 10:48:41     67s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:48:41     67s] (I)       Use row-based GCell size
[06/04 10:48:41     67s] (I)       GCell unit size  : 4480
[06/04 10:48:41     67s] (I)       GCell multiplier : 1
[06/04 10:48:41     67s] (I)       build grid graph
[06/04 10:48:41     67s] (I)       build grid graph start
[06/04 10:48:41     67s] [NR-eGR] Track table information for default rule: 
[06/04 10:48:41     67s] [NR-eGR] ME1 has no routable track
[06/04 10:48:41     67s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:48:41     67s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:48:41     67s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:48:41     67s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:48:41     67s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:48:41     67s] (I)       build grid graph end
[06/04 10:48:41     67s] (I)       ===========================================================================
[06/04 10:48:41     67s] (I)       == Report All Rule Vias ==
[06/04 10:48:41     67s] (I)       ===========================================================================
[06/04 10:48:41     67s] (I)        Via Rule : (Default)
[06/04 10:48:41     67s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:48:41     67s] (I)       ---------------------------------------------------------------------------
[06/04 10:48:41     67s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:48:41     67s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:48:41     67s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:48:41     67s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:48:41     67s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:48:41     67s] (I)       ===========================================================================
[06/04 10:48:41     67s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Num PG vias on layer 2 : 0
[06/04 10:48:41     67s] (I)       Num PG vias on layer 3 : 0
[06/04 10:48:41     67s] (I)       Num PG vias on layer 4 : 0
[06/04 10:48:41     67s] (I)       Num PG vias on layer 5 : 0
[06/04 10:48:41     67s] (I)       Num PG vias on layer 6 : 0
[06/04 10:48:41     67s] [NR-eGR] Read 9034 PG shapes
[06/04 10:48:41     67s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:48:41     67s] [NR-eGR] #Instance Blockages : 0
[06/04 10:48:41     67s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:48:41     67s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:48:41     67s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:48:41     67s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:48:41     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:48:41     67s] (I)       readDataFromPlaceDB
[06/04 10:48:41     67s] (I)       Read net information..
[06/04 10:48:41     67s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:48:41     67s] (I)       Read testcase time = 0.000 seconds
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] (I)       early_global_route_priority property id does not exist.
[06/04 10:48:41     67s] (I)       Start initializing grid graph
[06/04 10:48:41     67s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:48:41     67s] (I)       End initializing grid graph
[06/04 10:48:41     67s] (I)       Model blockages into capacity
[06/04 10:48:41     67s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:48:41     67s] (I)       Started Modeling ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:48:41     67s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:48:41     67s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:48:41     67s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:48:41     67s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:48:41     67s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       -- layer congestion ratio --
[06/04 10:48:41     67s] (I)       Layer 1 : 0.100000
[06/04 10:48:41     67s] (I)       Layer 2 : 0.700000
[06/04 10:48:41     67s] (I)       Layer 3 : 0.700000
[06/04 10:48:41     67s] (I)       Layer 4 : 0.700000
[06/04 10:48:41     67s] (I)       Layer 5 : 0.700000
[06/04 10:48:41     67s] (I)       Layer 6 : 0.700000
[06/04 10:48:41     67s] (I)       ----------------------------
[06/04 10:48:41     67s] (I)       Number of ignored nets = 0
[06/04 10:48:41     67s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:48:41     67s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:48:41     67s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:48:41     67s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:48:41     67s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:48:41     67s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:48:41     67s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:48:41     67s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:48:41     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:48:41     67s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:48:41     67s] (I)       Before initializing Early Global Route syMemory usage = 1109.4 MB
[06/04 10:48:41     67s] (I)       Ndr track 0 does not exist
[06/04 10:48:41     67s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:48:41     67s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:48:41     67s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:48:41     67s] (I)       Site width          :   560  (dbu)
[06/04 10:48:41     67s] (I)       Row height          :  4480  (dbu)
[06/04 10:48:41     67s] (I)       GCell width         :  4480  (dbu)
[06/04 10:48:41     67s] (I)       GCell height        :  4480  (dbu)
[06/04 10:48:41     67s] (I)       Grid                :    93    90     6
[06/04 10:48:41     67s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:48:41     67s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:48:41     67s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:48:41     67s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:48:41     67s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:48:41     67s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:48:41     67s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:48:41     67s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:48:41     67s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:48:41     67s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:48:41     67s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:48:41     67s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:48:41     67s] (I)       --------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] [NR-eGR] ============ Routing rule table ============
[06/04 10:48:41     67s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:48:41     67s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:48:41     67s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:48:41     67s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:48:41     67s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:48:41     67s] [NR-eGR] ========================================
[06/04 10:48:41     67s] [NR-eGR] 
[06/04 10:48:41     67s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:48:41     67s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:48:41     67s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:48:41     67s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:48:41     67s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:48:41     67s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:48:41     67s] (I)       After initializing Early Global Route syMemory usage = 1109.4 MB
[06/04 10:48:41     67s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Reset routing kernel
[06/04 10:48:41     67s] (I)       Started Global Routing ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       ============= Initialization =============
[06/04 10:48:41     67s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:48:41     67s] (I)       Started Net group 1 ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Build MST ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Generate topology with single threads
[06/04 10:48:41     67s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:48:41     67s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] (I)       ============  Phase 1a Route ============
[06/04 10:48:41     67s] (I)       Started Phase 1a ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Pattern routing ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:48:41     67s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:48:41     67s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] (I)       ============  Phase 1b Route ============
[06/04 10:48:41     67s] (I)       Started Phase 1b ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Monotonic routing ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:48:41     67s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:48:41     67s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] (I)       ============  Phase 1c Route ============
[06/04 10:48:41     67s] (I)       Started Phase 1c ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Two level routing ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Level2 Grid: 19 x 18
[06/04 10:48:41     67s] (I)       Started Two Level Routing ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:48:41     67s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] (I)       ============  Phase 1d Route ============
[06/04 10:48:41     67s] (I)       Started Phase 1d ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Detoured routing ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:48:41     67s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] (I)       ============  Phase 1e Route ============
[06/04 10:48:41     67s] (I)       Started Phase 1e ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Route legalization ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:48:41     67s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:48:41     67s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Layer assignment ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Running layer assignment with 1 threads
[06/04 10:48:41     67s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] (I)       ============  Phase 1l Route ============
[06/04 10:48:41     67s] (I)       Started Phase 1l ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       
[06/04 10:48:41     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:48:41     67s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:48:41     67s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:48:41     67s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:48:41     67s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:48:41     67s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:48:41     67s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:48:41     67s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:48:41     67s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:48:41     67s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:48:41     67s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:48:41     67s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:48:41     67s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:48:41     67s] [NR-eGR] 
[06/04 10:48:41     67s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:48:41     67s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:48:41     67s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:48:41     67s] (I)       ============= track Assignment ============
[06/04 10:48:41     67s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Started Track Assignment ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:48:41     67s] (I)       Running track assignment with 1 threads
[06/04 10:48:41     67s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] (I)       Run Multi-thread track assignment
[06/04 10:48:41     67s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] Started Export DB wires ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] Started Export all nets ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] Started Set wire vias ( Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:48:41     67s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:48:41     67s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:48:41     67s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:48:41     67s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:48:41     67s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:48:41     67s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:48:41     67s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:48:41     67s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:48:41     67s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:48:41     67s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:48:41     67s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1109.44 MB )
[06/04 10:48:41     67s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] Rebuilding timing graph...
[06/04 10:48:41     67s] Rebuilding timing graph done.
[06/04 10:48:41     67s] Legalization setup...
[06/04 10:48:41     67s] Using cell based legalization.
[06/04 10:48:41     67s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:48:41     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:1140.1M
[06/04 10:48:41     67s] #spOpts: N=180 
[06/04 10:48:41     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.1M
[06/04 10:48:41     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.1M
[06/04 10:48:41     67s] Core basic site is Core8T
[06/04 10:48:41     67s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:48:41     67s] SiteArray: use 208,896 bytes
[06/04 10:48:41     67s] SiteArray: current memory after site array memory allocation 1140.1M
[06/04 10:48:41     67s] SiteArray: FP blocked sites are writable
[06/04 10:48:41     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:48:41     67s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1140.1M
[06/04 10:48:41     67s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:1140.1M
[06/04 10:48:41     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1140.1M
[06/04 10:48:41     67s] OPERPROF:     Starting CMU at level 3, MEM:1140.1M
[06/04 10:48:41     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1140.1M
[06/04 10:48:41     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1140.1M
[06/04 10:48:41     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[06/04 10:48:41     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1140.1M
[06/04 10:48:41     67s] (I)       Load db... (mem=1140.1M)
[06/04 10:48:41     67s] (I)       Read data from FE... (mem=1140.1M)
[06/04 10:48:41     67s] (I)       Read nodes and places... (mem=1140.1M)
[06/04 10:48:41     67s] (I)       Number of ignored instance 0
[06/04 10:48:41     67s] (I)       Number of inbound cells 0
[06/04 10:48:41     67s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:48:41     67s] (I)       cell height: 4480, count: 2073
[06/04 10:48:41     67s] (I)       Done Read nodes and places (cpu=0.000s, mem=1140.1M)
[06/04 10:48:41     67s] (I)       Read rows... (mem=1140.1M)
[06/04 10:48:41     67s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:48:41     67s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:48:41     67s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:48:41     67s] (I)       Done Read rows (cpu=0.000s, mem=1140.1M)
[06/04 10:48:41     67s] (I)       Done Read data from FE (cpu=0.000s, mem=1140.1M)
[06/04 10:48:41     67s] (I)       Done Load db (cpu=0.000s, mem=1140.1M)
[06/04 10:48:41     67s] (I)       Constructing placeable region... (mem=1140.1M)
[06/04 10:48:41     67s] (I)       Constructing bin map
[06/04 10:48:41     67s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:48:41     67s] (I)       Done constructing bin map
[06/04 10:48:41     67s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:48:41     67s] (I)       Compute region effective width... (mem=1140.1M)
[06/04 10:48:41     67s] (I)       Done Compute region effective width (cpu=0.000s, mem=1140.1M)
[06/04 10:48:41     67s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1140.1M)
[06/04 10:48:41     67s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] Validating CTS configuration...
[06/04 10:48:41     67s] Checking module port directions...
[06/04 10:48:41     67s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] Non-default CCOpt properties:
[06/04 10:48:41     67s] route_type is set for at least one object
[06/04 10:48:41     67s] source_max_capacitance is set for at least one object
[06/04 10:48:41     67s] target_insertion_delay is set for at least one object
[06/04 10:48:41     67s] target_max_trans_sdc is set for at least one object
[06/04 10:48:41     67s] update_io_latency: 0 (default: true)
[06/04 10:48:41     67s] Route type trimming info:
[06/04 10:48:41     67s]   No route type modifications were made.
[06/04 10:48:41     67s] Accumulated time to calculate placeable region: 0
[06/04 10:48:41     67s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:48:41     67s] Accumulated time to calculate placeable region: 0
[06/04 10:48:41     67s] (I)       Initializing Steiner engine. 
[06/04 10:48:41     67s] LayerId::1 widthSet size::4
[06/04 10:48:41     67s] LayerId::2 widthSet size::4
[06/04 10:48:41     67s] LayerId::3 widthSet size::4
[06/04 10:48:41     67s] LayerId::4 widthSet size::4
[06/04 10:48:41     67s] LayerId::5 widthSet size::4
[06/04 10:48:41     67s] LayerId::6 widthSet size::2
[06/04 10:48:41     67s] Updating RC grid for preRoute extraction ...
[06/04 10:48:41     67s] Initializing multi-corner capacitance tables ... 
[06/04 10:48:41     67s] Initializing multi-corner resistance tables ...
[06/04 10:48:41     67s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:48:41     67s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:48:41     67s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:48:41     67s] Start AAE Lib Loading. (MEM=1140.07)
[06/04 10:48:41     67s] End AAE Lib Loading. (MEM=1149.61 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:48:41     67s] End AAE Lib Interpolated Model. (MEM=1149.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:48:41     67s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:48:41     67s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:48:41     67s] Non-default CCOpt properties:
[06/04 10:48:41     67s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:48:41     67s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:48:41     67s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:48:41     67s]   source_max_capacitance: 150 (default: auto)
[06/04 10:48:41     67s] For power domain auto-default:
[06/04 10:48:41     67s]   Buffers:     DEL1 
[06/04 10:48:41     67s]   Inverters:   
[06/04 10:48:41     67s]   Clock gates: ICGD1 
[06/04 10:48:41     67s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:48:41     67s] Top Routing info:
[06/04 10:48:41     67s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:48:41     67s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:48:41     67s] Trunk Routing info:
[06/04 10:48:41     67s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:48:41     67s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:48:41     67s] Leaf Routing info:
[06/04 10:48:41     67s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:48:41     67s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:48:41     67s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:48:41     67s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:48:41     67s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:48:41     67s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:48:41     67s]   Buffer unit delay: 0.350ns
[06/04 10:48:41     67s]   Buffer max distance: 40.000um
[06/04 10:48:41     67s] Fastest wire driving cells and distances:
[06/04 10:48:41     67s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:48:41     67s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Logic Sizing Table:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ----------------------------------------------------------
[06/04 10:48:41     67s] Cell    Instance count    Source    Eligible library cells
[06/04 10:48:41     67s] ----------------------------------------------------------
[06/04 10:48:41     67s]   (empty table)
[06/04 10:48:41     67s] ----------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:48:41     67s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:48:41     67s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:48:41     67s]   Sources:                     pin clk
[06/04 10:48:41     67s]   Total number of sinks:       155
[06/04 10:48:41     67s]   Delay constrained sinks:     147
[06/04 10:48:41     67s]   Non-leaf sinks:              0
[06/04 10:48:41     67s]   Ignore pins:                 0
[06/04 10:48:41     67s]  Timing corner DC_max:setup.late:
[06/04 10:48:41     67s]   Skew target:                 0.000ns
[06/04 10:48:41     67s]   Insertion delay target:      1.000ns
[06/04 10:48:41     67s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 10:48:41     67s]   Sources:                     pin clk
[06/04 10:48:41     67s]   Total number of sinks:       155
[06/04 10:48:41     67s]   Delay constrained sinks:     147
[06/04 10:48:41     67s]   Non-leaf sinks:              0
[06/04 10:48:41     67s]   Ignore pins:                 0
[06/04 10:48:41     67s]  Timing corner DC_max:setup.late:
[06/04 10:48:41     67s]   Skew target:                 0.000ns
[06/04 10:48:41     67s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:48:41     67s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:48:41     67s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:48:41     67s] Primary reporting skew groups are:
[06/04 10:48:41     67s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Clock DAG stats initial state:
[06/04 10:48:41     67s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:48:41     67s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:48:41     67s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:48:41     67s] Clock DAG library cell distribution initial state {count}:
[06/04 10:48:41     67s]   NICGs: AN2D1: 8 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] -----------------------------------------------------------------------------
[06/04 10:48:41     67s] Min ICG    Max ICG    Count    HPWL
[06/04 10:48:41     67s] Depth      Depth               (um)
[06/04 10:48:41     67s] -----------------------------------------------------------------------------
[06/04 10:48:41     67s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:48:41     67s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:48:41     67s] -----------------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:48:41     67s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Layer information for route type default_route_type_leaf:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:48:41     67s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] ME1      N            H          0.327         0.166         0.054
[06/04 10:48:41     67s] ME2      N            V          0.236         0.183         0.043
[06/04 10:48:41     67s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:48:41     67s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:48:41     67s] ME5      N            H          0.236         0.186         0.044
[06/04 10:48:41     67s] ME6      N            V          0.016         0.207         0.003
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:48:41     67s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Layer information for route type default_route_type_nonleaf:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:48:41     67s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] ME1      N            H          0.327         0.237         0.078
[06/04 10:48:41     67s] ME2      N            V          0.236         0.260         0.061
[06/04 10:48:41     67s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:48:41     67s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:48:41     67s] ME5      N            H          0.236         0.274         0.065
[06/04 10:48:41     67s] ME6      N            V          0.016         0.264         0.004
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:48:41     67s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Layer information for route type default_route_type_nonleaf:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:48:41     67s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] ME1      N            H          0.327         0.166         0.054
[06/04 10:48:41     67s] ME2      N            V          0.236         0.183         0.043
[06/04 10:48:41     67s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:48:41     67s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:48:41     67s] ME5      N            H          0.236         0.186         0.044
[06/04 10:48:41     67s] ME6      N            V          0.016         0.207         0.003
[06/04 10:48:41     67s] --------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Via selection for estimated routes (rule default):
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] -------------------------------------------------------------------------
[06/04 10:48:41     67s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:48:41     67s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:48:41     67s] -------------------------------------------------------------------------
[06/04 10:48:41     67s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:48:41     67s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:48:41     67s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:48:41     67s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:48:41     67s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:48:41     67s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:48:41     67s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:48:41     67s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:48:41     67s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:48:41     67s] -------------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Ideal and dont_touch net fanout counts:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] -----------------------------------------------------------
[06/04 10:48:41     67s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:48:41     67s] -----------------------------------------------------------
[06/04 10:48:41     67s]       1            10                      0
[06/04 10:48:41     67s]      11           100                      1
[06/04 10:48:41     67s]     101          1000                      0
[06/04 10:48:41     67s]    1001         10000                      0
[06/04 10:48:41     67s]   10001           +                        0
[06/04 10:48:41     67s] -----------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Top ideal and dont_touch nets by fanout:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ---------------------
[06/04 10:48:41     67s] Net name    Fanout ()
[06/04 10:48:41     67s] ---------------------
[06/04 10:48:41     67s] clk            27
[06/04 10:48:41     67s] ---------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] No dont_touch hnets found in the clock tree
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Filtering reasons for cell type: buffer
[06/04 10:48:41     67s] =======================================
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:48:41     67s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:48:41     67s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Filtering reasons for cell type: inverter
[06/04 10:48:41     67s] =========================================
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:48:41     67s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:48:41     67s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:48:41     67s] Check the log for details of problem(s) found:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ---------------------------------------------------
[06/04 10:48:41     67s] Design configuration problems
[06/04 10:48:41     67s] ---------------------------------------------------
[06/04 10:48:41     67s] One or more clock trees have configuration problems
[06/04 10:48:41     67s] ---------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Clock tree configuration problems:
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ------------------------------------------------------
[06/04 10:48:41     67s] Clock tree    Problem
[06/04 10:48:41     67s] ------------------------------------------------------
[06/04 10:48:41     67s] clk           The maximum transition target is too low
[06/04 10:48:41     67s] ------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:48:41     67s] Runtime done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:48:41     67s] Runtime Report Coverage % = 95.5
[06/04 10:48:41     67s] Runtime Summary
[06/04 10:48:41     67s] ===============
[06/04 10:48:41     67s] Clock Runtime:  (68%) Core CTS           0.15 (Init 0.15, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:48:41     67s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:48:41     67s] Clock Runtime:  (31%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:48:41     67s] Clock Runtime: (100%) Total              0.22
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] Runtime Summary:
[06/04 10:48:41     67s] ================
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] ------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] wall  % time  children  called  name
[06/04 10:48:41     67s] ------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] 0.23  100.00    0.23      0       
[06/04 10:48:41     67s] 0.23  100.00    0.22      1     Runtime
[06/04 10:48:41     67s] 0.02    9.44    0.02      1     CCOpt::Phase::Initialization
[06/04 10:48:41     67s] 0.02    9.42    0.02      1       Check Prerequisites
[06/04 10:48:41     67s] 0.02    7.83    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:48:41     67s] 0.20   86.05    0.14      1     CCOpt::Phase::PreparingToBalance
[06/04 10:48:41     67s] 0.00    0.08    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:48:41     67s] 0.05   21.78    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:48:41     67s] 0.02    7.56    0.00      1       Legalization setup
[06/04 10:48:41     67s] 0.07   30.43    0.00      1       Validating CTS configuration
[06/04 10:48:41     67s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:48:41     67s] 0.00    1.77    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:48:41     67s] ------------------------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:48:41     67s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:48:41     67s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:48:41     67s] Set place::cacheFPlanSiteMark to 0
[06/04 10:48:41     67s] All LLGs are deleted
[06/04 10:48:41     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1197.3M
[06/04 10:48:41     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1197.3M
[06/04 10:48:41     67s] 3
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:48:41     67s] Severity  ID               Count  Summary                                  
[06/04 10:48:41     67s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:48:41     67s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:48:41     67s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:48:41     67s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:48:41     67s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:48:41     67s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:48:41     67s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:48:41     67s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:48:41     67s] *** Message Summary: 10 warning(s), 3 error(s)
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] =============================================================================================
[06/04 10:48:41     67s]  Final TAT Report for ccopt_design
[06/04 10:48:41     67s] =============================================================================================
[06/04 10:48:41     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:48:41     67s] ---------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:48:41     67s] [ MISC                   ]          0:00:00.2  (  99.9 % )     0:00:00.2 /  0:00:00.3    1.0
[06/04 10:48:41     67s] ---------------------------------------------------------------------------------------------
[06/04 10:48:41     67s]  ccopt_design TOTAL                 0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.0
[06/04 10:48:41     67s] ---------------------------------------------------------------------------------------------
[06/04 10:48:41     67s] 
[06/04 10:48:41     67s] #% End ccopt_design (date=06/04 10:48:41, total cpu=0:00:00.3, real=0:00:00.0, peak res=920.9M, current mem=920.9M)
[06/04 10:48:41     67s] 
[06/04 10:51:20     71s] <CMD> encMessage warning 0
[06/04 10:51:20     71s] Suppress "**WARN ..." messages.
[06/04 10:51:20     71s] <CMD> encMessage debug 0
[06/04 10:51:20     71s] <CMD> encMessage info 0
[06/04 10:51:20     71s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:51:20     71s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:51:20     71s] Free PSO.
[06/04 10:51:20     71s] 
[06/04 10:51:20     71s] 
[06/04 10:51:20     71s] Info (SM2C): Status of key globals:
[06/04 10:51:20     71s] 	 MMMC-by-default flow     : 1
[06/04 10:51:20     71s] 	 Default MMMC objs envvar : 0
[06/04 10:51:20     71s] 	 Data portability         : 0
[06/04 10:51:20     71s] 	 MMMC PV Emulation        : 0
[06/04 10:51:20     71s] 	 MMMC debug               : 0
[06/04 10:51:20     71s] 	 Init_Design flow         : 1
[06/04 10:51:20     71s] 
[06/04 10:51:20     71s] 
[06/04 10:51:20     71s] 	 CTE SM2C global          : false
[06/04 10:51:20     71s] 	 Reporting view filter    : false
[06/04 10:51:20     72s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:51:21     72s] *** End library_loading (cpu=0.00min, real=0.02min, mem=6.0M, fe_cpu=1.21min, fe_real=16.88min, fe_mem=942.0M) ***
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:51:21     72s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:51:21     72s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:51:21     72s] *** Netlist is unique.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:51:21     72s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:51:21     72s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:51:21     72s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:51:21     72s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:51:21     72s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:51:21     72s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:51:21     72s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:51:21     72s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:51:21     72s] Loading place ...
[06/04 10:51:21     73s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:51:22     73s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:51:22     73s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:51:22     73s] timing_enable_default_delay_arc
[06/04 10:51:34     73s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:51:35     73s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc2xBeky/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:51:35     73s] Current (total cpu=0:01:14, real=0:17:07, peak res=966.4M, current mem=908.6M)
[06/04 10:51:35     73s] INFO (CTE): Constraints read successfully.
[06/04 10:51:35     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=922.2M, current mem=922.2M)
[06/04 10:51:35     73s] Current (total cpu=0:01:14, real=0:17:07, peak res=966.4M, current mem=922.2M)
[06/04 10:51:35     73s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:51:35     73s] Current (total cpu=0:01:14, real=0:17:07, peak res=966.4M, current mem=922.2M)
[06/04 10:51:35     73s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:51:35     73s] 
[06/04 10:51:35     73s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:51:35     73s] 
[06/04 10:51:35     73s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 207).
[06/04 10:51:35     73s] 
[06/04 10:51:35     73s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 208).
[06/04 10:51:35     73s] 
[06/04 10:51:35     73s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:51:35     73s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:51:35     73s] 
[06/04 10:51:35     73s] 
[06/04 10:51:35     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=922.6M, current mem=922.6M)
[06/04 10:51:35     73s] Current (total cpu=0:01:14, real=0:17:07, peak res=966.4M, current mem=922.6M)
[06/04 10:51:35     73s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc2xBeky/views/AV_func_max/latency.sdc' ...
[06/04 10:51:35     73s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc2xBeky/views/AV_func_min/latency.sdc' ...
[06/04 10:51:35     73s] Current (total cpu=0:01:14, real=0:17:07, peak res=966.4M, current mem=922.6M)
[06/04 10:51:35     74s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=923.7M, current mem=923.7M)
[06/04 10:51:35     74s] Current (total cpu=0:01:14, real=0:17:07, peak res=966.4M, current mem=923.7M)
[06/04 10:51:35     74s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:51:35     74s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:51:35     74s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:51:35     74s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:51:35     74s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:51:35     74s] Summary for sequential cells identification: 
[06/04 10:51:35     74s]   Identified SBFF number: 14
[06/04 10:51:35     74s]   Identified MBFF number: 0
[06/04 10:51:35     74s]   Identified SB Latch number: 0
[06/04 10:51:35     74s]   Identified MB Latch number: 0
[06/04 10:51:35     74s]   Not identified SBFF number: 0
[06/04 10:51:35     74s]   Not identified MBFF number: 0
[06/04 10:51:35     74s]   Not identified SB Latch number: 0
[06/04 10:51:35     74s]   Not identified MB Latch number: 0
[06/04 10:51:35     74s]   Number of sequential cells which are not FFs: 13
[06/04 10:51:35     74s]  Visiting view : AV_func_max
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:51:35     74s]  Visiting view : AV_scan_max
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:51:35     74s]  Visiting view : AV_func_min
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:51:35     74s]  Visiting view : AV_scan_min
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:51:35     74s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:51:35     74s]  Setting StdDelay to 58.40
[06/04 10:51:35     74s] Creating Cell Server, finished. 
[06/04 10:51:35     74s] 
[06/04 10:51:35     74s] Reset timing graph...
[06/04 10:51:35     74s] Ignoring AAE DB Resetting ...
[06/04 10:51:35     74s] Reset timing graph done.
[06/04 10:51:35     74s] Ignoring AAE DB Resetting ...
[06/04 10:51:35     74s] Analyzing clock structure...
[06/04 10:51:35     74s] Analyzing clock structure done.
[06/04 10:51:35     74s] Reset timing graph...
[06/04 10:51:35     74s] Ignoring AAE DB Resetting ...
[06/04 10:51:35     74s] Reset timing graph done.
[06/04 10:51:35     74s] Wrote: ../ccopt/ccopt.spec
[06/04 10:51:35     74s] ambiguous command name "s": saveBlackBox saveColorPreference saveDesign saveDrc saveExcludeNet saveFPlan saveHInstColor saveIoFile saveModel saveNetlist saveOaBlackboxes savePartition savePtnPin saveRC saveRouteGuide saveSignalStormConstraint saveSpecialRoute saveTestcase saveTimingBudget saveTwf saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_abstract save_ccopt_config save_global save_path_categories scale scale_flexfiller_route_blockage scale_what_if_capacitance scale_what_if_current scale_what_if_resistance scan scanReorder scanTrace scrollbar seek selectBusGuide selectBusGuideSegment selectBusSinkGroup selectGroup selectIOPin selectInst selectInstByCellName selectInstOnNet selectModule selectNet selectObjByProp selectPGPin selectPin selectPtnPinGuide selectRouteBlk selectSecondaryPGNet select_bump select_highlighted select_obj select_row selection send send_error send_log send_tty send_user set setActiveLogicViewMode setAddRingMode setAddStripeMode setAnalysisMode setAnalyzeProtoMode setAttribute setBottomIoPadOrient setBudgetingMode setBufFootPrint setBumpFixed setBumpPlacementStatus setBusGuideMultiColors setCheckMode setClonePtnOrient setCompressLevel setCycleBudgetRatio setDbGetMode setDefaultWorkspace setDelayCalMode setDelayFootPrint setDensityMapMode setDesignMode setDistributeHost setDontUse setDrawView setEcoMode setEditMode setEndCapMode setExportMode setExtractRCMode setFPlanMode setFPlanRowSpacingAndType setFillerMode setFinishFPlanMode setFixedBlockSize setFixedBudget setFlipChipMode setFlipping setGenerateViaMode setHInstColorId setHierMode setIlmMode setIlmType setImportMode setInstGroupPhyHier setInstancePlacementStatus setIntegRouteConstraint setInvFootPrint setIoFlowFlag setIoRowMargin setIsolatedCutRule setLatencyFile setLayerPreference setLibraryUnit setLicenseCheck setLimitedAccessFeature setMachineLearningMode setMaxCapPerFreq setMaxCapPerFreqTran setMaxTranPerFreq setMessageLimit setMetalFill setMetalFillSpacingTable setModuleView setMsvMode setMultiColorsHier setMultiCpuUsage setNanoRouteMode setNet setOaxMode setObjFPlanBox setObjFPlanBoxList setObjFPlanPolygon setOptMode setOutboundReport setPGPinUseSignalRoute setPathGroupOptions setPinAssignMode setPinConstraint setPinDensityMapMode setPlaceMode setPlanDesignMode setPreference setProbePin setPromotedMacroPin setPtnPinStatus setPtnPinUSE setPtnUserCnsFile setRCPOptMode setRailPrototypeMode setResizeFPlanMode setResizeLine setRouteBlkDefaultLayer setRouteMode setSIMode setScanReorderMode setSchedulingFile setSdpGroupAttribute setSdpMode setSdpObjectStatus setSdpTopGroup setSelHInstColor setSelectedDensityArea setSelectedObstruct setSelectedPtnCut setSelectedPtnFeedthrough setSelectedPtnPinBlk setSelectedPtnPinGuide setSelectedRouteBlk setSelectedStripBoxShape setSelectedStripBoxState setSelectedWireState setShrinkFactor setSignoffOptMode setSnapGrid setSpecialRouteType setSrouteMode setStreamOutMode setTieHiLoMode setTopCell setTrialRouteMode setUsefulSkewMode setViaFill setViaGenMode setWhatIfClockLatency setWhatIfClockPort setWhatIfDriveType setWhatIfLoadType setWhatIfPortParameters setWhatIfPortPriority setWhatIfTimingMode setWindowPreference set_abstract_mode set_active_clocks set_advanced_package_options set_advanced_pg_library_mode set_advanced_rail_options set_analysis_view set_annotated_check set_annotated_delay set_annotated_glitch set_annotated_transition set_aocv_interface_path_offset set_aocv_stage_weight set_aocv_thresholds set_case_analysis set_ccopt_preserved_clock_tree_port set_ccopt_property set_cdb_binding set_cell_binding set_cell_opt_cell_group set_cell_power_domain set_clock_exclusivity set_clock_gating_check set_clock_groups set_clock_latency set_clock_sense set_clock_transition set_clock_tree_uncertainty_offset set_clock_uncertainty set_ctd_win_title set_data_check set_dataflow_mode set_dc_sources set_default_switching_activity set_default_view set_die_model set_disable_clock_gating_check set_disable_timing set_dont_touch set_dont_touch_network set_dont_use set_drive set_driving_cell set_dynamic_power_simulation set_dynamic_rail_simulation set_false_path set_fanout_load set_glitch_derate set_glitch_threshold set_ideal_latency set_ideal_net set_ideal_network set_ideal_transition set_input_delay set_input_transition set_inst_temperature_file set_interactive_constraint_modes set_io_sso_parameters set_io_thresholds set_latch_loop_disable set_load set_logic_one set_logic_zero set_macro_place_constraint set_max_capacitance set_max_delay set_max_fanout set_max_time_borrow set_max_transition set_message set_min_capacitance set_min_delay set_min_fanout set_min_pulse_width set_min_transition set_mode set_model_extraction_mode set_model_priority set_module_model set_multi_die_analysis_mode set_multicycle_path set_mutex_condition set_net_group set_noise_lib_pin set_normalized_driver_waveform_lib set_object_color set_offchip_package_trace set_output_delay set_package set_path_adjust set_path_adjust_group set_pg_library_mode set_pg_nets set_pll_timing set_power set_power_analysis_mode set_power_calc_temperature set_power_data set_power_include_file set_power_output_dir set_power_pads set_power_rail_display set_power_rail_layers_nets set_powerup_analysis set_proc_verbose set_propagated_clock set_property set_proto_design_mode set_proto_mode set_proto_model set_proto_model_physical_constraint set_proto_timing_settings set_ptn_fplan_mode set_pulse_clock_max_transition set_pulse_clock_max_width set_pulse_clock_min_transition set_pulse_clock_min_width set_quiet_attacker set_rail_analysis_domain set_rail_analysis_mode set_reinforce_pg_mode set_resistance set_sense set_signal_em_analysis_mode set_socv_rc_variation_factor set_socv_reporting_nsigma_multiplier set_switching_activity set_table_style set_timing_derate set_trace_obj_connectivity_mode set_twf_attribute set_units set_verify_drc_mode set_via_pillars set_virtual_clock_network_parameters set_visible_nets set_voltage_regulator_module set_well_tap_mode set_wire_load_mode set_wire_load_model set_wire_load_selection_group setenv shiftOrigin showPtnWireX show_ccopt_cell_name_info signoffOptDesign signoffTimeDesign sizeof_collection skewClock sleep snapFPlan snapFPlanIO socket sort_collection source spaceBondPad spaceIoInst spaceObject spawn specifyBlackBox specifyCellEdgeSpacing specifyCellEdgeType specifyCellPad specifyIlm specifyInstPad specifyJtag specifyLockupElement specifyNetWeight specifyPartition specifyScanCell specifyScanChain specifyScanChainPartition specifySelectiveBlkgGate specifySpareGate specify_cell_stack_area specify_cell_stack_group specify_cell_virtual_align specify_lib specify_pg_keepout spefIn spinbox split sroute staggerBondPad start_parallel_edit strace streamOut stretchRows string stty subst summaryReport suppressMessage suspend swapPins swapSignal swap_well_taps switch swproc synthesize_ccopt_flexible_htrees system
[06/04 10:51:38     74s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:51:38     74s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmckZNp7k/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:51:38     74s] Current (total cpu=0:01:14, real=0:17:10, peak res=966.4M, current mem=910.0M)
[06/04 10:51:38     74s] INFO (CTE): Constraints read successfully.
[06/04 10:51:38     74s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=923.8M, current mem=923.8M)
[06/04 10:51:38     74s] Current (total cpu=0:01:14, real=0:17:10, peak res=966.4M, current mem=923.8M)
[06/04 10:51:38     74s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:51:38     74s] Current (total cpu=0:01:14, real=0:17:10, peak res=966.4M, current mem=923.8M)
[06/04 10:51:38     74s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:51:38     74s] 
[06/04 10:51:38     74s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:51:38     74s] 
[06/04 10:51:38     74s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 207).
[06/04 10:51:38     74s] 
[06/04 10:51:38     74s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 208).
[06/04 10:51:38     74s] 
[06/04 10:51:38     74s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:51:38     74s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:51:38     74s] 
[06/04 10:51:38     74s] 
[06/04 10:51:38     74s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=924.1M, current mem=924.1M)
[06/04 10:51:38     74s] Current (total cpu=0:01:14, real=0:17:10, peak res=966.4M, current mem=924.1M)
[06/04 10:51:38     74s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmckZNp7k/views/AV_func_max/latency.sdc' ...
[06/04 10:51:38     74s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmckZNp7k/views/AV_func_min/latency.sdc' ...
[06/04 10:51:38     74s] Current (total cpu=0:01:14, real=0:17:10, peak res=966.4M, current mem=924.1M)
[06/04 10:51:38     74s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=925.3M, current mem=925.3M)
[06/04 10:51:38     74s] Current (total cpu=0:01:14, real=0:17:10, peak res=966.4M, current mem=925.3M)
[06/04 10:51:38     74s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:51:38     74s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:51:38     74s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:51:38     74s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:51:38     74s] Reset timing graph...
[06/04 10:51:38     74s] Ignoring AAE DB Resetting ...
[06/04 10:51:38     74s] Reset timing graph done.
[06/04 10:51:38     74s] Ignoring AAE DB Resetting ...
[06/04 10:51:38     74s] Analyzing clock structure...
[06/04 10:51:38     74s] Analyzing clock structure done.
[06/04 10:51:38     74s] Reset timing graph...
[06/04 10:51:38     74s] Ignoring AAE DB Resetting ...
[06/04 10:51:38     74s] Reset timing graph done.
[06/04 10:51:38     74s] Wrote: ../ccopt/ccopt.spec
[06/04 10:52:01     76s] <CMD> get_ccopt_clock_trees
[06/04 10:52:01     76s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:52:01     76s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:52:01     76s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:52:01     76s] Extracting original clock gating for clk...
[06/04 10:52:01     76s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:52:01     76s]   Extraction for clk complete.
[06/04 10:52:01     76s] Extracting original clock gating for clk done.
[06/04 10:52:01     76s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:52:01     76s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:52:01     76s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:52:01     76s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:52:01     76s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:52:01     76s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:52:01     76s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:52:01     76s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:52:01     76s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:52:01     76s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:52:01     76s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:52:01     76s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:52:01     76s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:52:01     76s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:52:01     76s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:52:01     76s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:52:01     76s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:52:01     76s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:52:01     76s] <CMD> set_ccopt_property ccopt_merge_clock_gates true
[06/04 10:52:01     76s] <CMD> set_ccopt_property cts_merge_clock_gates true
[06/04 10:52:01     76s] <CMD> set_ccopt_property ccopt_merge_clock_logic true
[06/04 10:52:01     76s] <CMD> set_ccopt_property cts_merge_clock_logic true
[06/04 10:52:01     76s] <CMD> set_ccopt_property merge_clock_gates true
[06/04 10:52:01     76s] <CMD> set_ccopt_property merge_clock_logic true
[06/04 10:52:01     76s] <CMD> set_ccopt_property clone_clock_gates true
[06/04 10:52:01     76s] <CMD> set_ccopt_property clone_clock_logic true
[06/04 10:52:01     76s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:52:01     76s] Checking clock tree convergence...
[06/04 10:52:01     76s] Checking clock tree convergence done.
[06/04 10:52:01     76s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:52:10     77s] <CMD> ccopt_design -cts
[06/04 10:52:10     77s] #% Begin ccopt_design (date=06/04 10:52:10, mem=881.6M)
[06/04 10:52:10     77s] Turning off fast DC mode./nRuntime...
[06/04 10:52:10     77s] **INFO: User's settings:
[06/04 10:52:10     77s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:52:10     77s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:52:10     77s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:52:10     77s] setNanoRouteMode -timingEngine                      {}
[06/04 10:52:10     77s] setDesignMode -process                              180
[06/04 10:52:10     77s] setExtractRCMode -coupling_c_th                     3
[06/04 10:52:10     77s] setExtractRCMode -engine                            preRoute
[06/04 10:52:10     77s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:52:10     77s] setExtractRCMode -total_c_th                        5
[06/04 10:52:10     77s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:52:10     77s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:52:10     77s] setDelayCalMode -engine                             aae
[06/04 10:52:10     77s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:52:10     77s] setPlaceMode -maxRouteLayer                         6
[06/04 10:52:10     77s] setPlaceMode -place_detail_check_route              false
[06/04 10:52:10     77s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:52:10     77s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:52:10     77s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:52:10     77s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:52:10     77s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:52:10     77s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:52:10     77s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:52:10     77s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:52:10     77s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:52:10     77s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:52:10     77s] setPlaceMode -powerDriven                           false
[06/04 10:52:10     77s] setPlaceMode -timingDriven                          true
[06/04 10:52:10     77s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:52:10     77s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:52:10     77s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:52:10     77s] Set place::cacheFPlanSiteMark to 1
[06/04 10:52:10     77s] CCOpt::Phase::Initialization...
[06/04 10:52:10     77s] Check Prerequisites...
[06/04 10:52:10     77s] Leaving CCOpt scope - CheckPlace...
[06/04 10:52:10     77s] OPERPROF: Starting checkPlace at level 1, MEM:1115.8M
[06/04 10:52:10     77s] #spOpts: N=180 
[06/04 10:52:10     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1115.8M
[06/04 10:52:10     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1115.8M
[06/04 10:52:10     77s] Core basic site is Core8T
[06/04 10:52:10     77s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:52:10     77s] SiteArray: use 208,896 bytes
[06/04 10:52:10     77s] SiteArray: current memory after site array memory allocation 1123.8M
[06/04 10:52:10     77s] SiteArray: FP blocked sites are writable
[06/04 10:52:10     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1123.8M
[06/04 10:52:10     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1123.8M
[06/04 10:52:10     77s] Begin checking placement ... (start mem=1115.8M, init mem=1123.8M)
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] ...checkPlace normal is done!
[06/04 10:52:10     77s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1123.8M
[06/04 10:52:10     77s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1123.8M
[06/04 10:52:10     77s] *info: Placed = 2073          
[06/04 10:52:10     77s] *info: Unplaced = 0           
[06/04 10:52:10     77s] Placement Density:58.72%(46408/79027)
[06/04 10:52:10     77s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:52:10     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1123.8M
[06/04 10:52:10     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1123.8M
[06/04 10:52:10     77s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1123.8M)
[06/04 10:52:10     77s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.017, MEM:1123.8M
[06/04 10:52:10     77s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:10     77s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:52:10     77s]  * CCOpt property update_io_latency is false
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:10     77s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:10     77s] Executing ccopt post-processing.
[06/04 10:52:10     77s] Synthesizing clock trees with CCOpt...
[06/04 10:52:10     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:52:10     77s] CCOpt::Phase::PreparingToBalance...
[06/04 10:52:10     77s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:52:10     77s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Positive (advancing) pin insertion delays
[06/04 10:52:10     77s] =========================================
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Negative (delaying) pin insertion delays
[06/04 10:52:10     77s] ========================================
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:52:10     77s] Notify start of optimization...
[06/04 10:52:10     77s] Notify start of optimization done.
[06/04 10:52:10     77s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:52:10     77s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:52:10     77s] All LLGs are deleted
[06/04 10:52:10     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1125.8M
[06/04 10:52:10     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1125.8M
[06/04 10:52:10     77s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:52:10     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=1125.8M
[06/04 10:52:10     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=1125.8M
[06/04 10:52:10     77s] (I)       Started Loading and Dumping File ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Reading DB...
[06/04 10:52:10     77s] (I)       Read data from FE... (mem=1125.8M)
[06/04 10:52:10     77s] (I)       Read nodes and places... (mem=1125.8M)
[06/04 10:52:10     77s] (I)       Done Read nodes and places (cpu=0.000s, mem=1125.8M)
[06/04 10:52:10     77s] (I)       Read nets... (mem=1125.8M)
[06/04 10:52:10     77s] (I)       Done Read nets (cpu=0.010s, mem=1125.8M)
[06/04 10:52:10     77s] (I)       Done Read data from FE (cpu=0.010s, mem=1125.8M)
[06/04 10:52:10     77s] (I)       before initializing RouteDB syMemory usage = 1125.8 MB
[06/04 10:52:10     77s] (I)       == Non-default Options ==
[06/04 10:52:10     77s] (I)       Maximum routing layer                              : 6
[06/04 10:52:10     77s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:52:10     77s] (I)       Use row-based GCell size
[06/04 10:52:10     77s] (I)       GCell unit size  : 4480
[06/04 10:52:10     77s] (I)       GCell multiplier : 1
[06/04 10:52:10     77s] (I)       build grid graph
[06/04 10:52:10     77s] (I)       build grid graph start
[06/04 10:52:10     77s] [NR-eGR] Track table information for default rule: 
[06/04 10:52:10     77s] [NR-eGR] ME1 has no routable track
[06/04 10:52:10     77s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:52:10     77s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:52:10     77s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:52:10     77s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:52:10     77s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:52:10     77s] (I)       build grid graph end
[06/04 10:52:10     77s] (I)       ===========================================================================
[06/04 10:52:10     77s] (I)       == Report All Rule Vias ==
[06/04 10:52:10     77s] (I)       ===========================================================================
[06/04 10:52:10     77s] (I)        Via Rule : (Default)
[06/04 10:52:10     77s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:52:10     77s] (I)       ---------------------------------------------------------------------------
[06/04 10:52:10     77s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:52:10     77s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:52:10     77s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:52:10     77s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:52:10     77s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:52:10     77s] (I)       ===========================================================================
[06/04 10:52:10     77s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Num PG vias on layer 2 : 0
[06/04 10:52:10     77s] (I)       Num PG vias on layer 3 : 0
[06/04 10:52:10     77s] (I)       Num PG vias on layer 4 : 0
[06/04 10:52:10     77s] (I)       Num PG vias on layer 5 : 0
[06/04 10:52:10     77s] (I)       Num PG vias on layer 6 : 0
[06/04 10:52:10     77s] [NR-eGR] Read 9034 PG shapes
[06/04 10:52:10     77s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:52:10     77s] [NR-eGR] #Instance Blockages : 0
[06/04 10:52:10     77s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:52:10     77s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:52:10     77s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:52:10     77s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:52:10     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:52:10     77s] (I)       readDataFromPlaceDB
[06/04 10:52:10     77s] (I)       Read net information..
[06/04 10:52:10     77s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:52:10     77s] (I)       Read testcase time = 0.000 seconds
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] (I)       early_global_route_priority property id does not exist.
[06/04 10:52:10     77s] (I)       Start initializing grid graph
[06/04 10:52:10     77s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:52:10     77s] (I)       End initializing grid graph
[06/04 10:52:10     77s] (I)       Model blockages into capacity
[06/04 10:52:10     77s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:52:10     77s] (I)       Started Modeling ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:52:10     77s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:52:10     77s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:52:10     77s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:52:10     77s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:52:10     77s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       -- layer congestion ratio --
[06/04 10:52:10     77s] (I)       Layer 1 : 0.100000
[06/04 10:52:10     77s] (I)       Layer 2 : 0.700000
[06/04 10:52:10     77s] (I)       Layer 3 : 0.700000
[06/04 10:52:10     77s] (I)       Layer 4 : 0.700000
[06/04 10:52:10     77s] (I)       Layer 5 : 0.700000
[06/04 10:52:10     77s] (I)       Layer 6 : 0.700000
[06/04 10:52:10     77s] (I)       ----------------------------
[06/04 10:52:10     77s] (I)       Number of ignored nets = 0
[06/04 10:52:10     77s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:52:10     77s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:52:10     77s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:52:10     77s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:52:10     77s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:52:10     77s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:52:10     77s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:52:10     77s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:52:10     77s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:52:10     77s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:52:10     77s] (I)       Before initializing Early Global Route syMemory usage = 1125.8 MB
[06/04 10:52:10     77s] (I)       Ndr track 0 does not exist
[06/04 10:52:10     77s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:52:10     77s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:52:10     77s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:52:10     77s] (I)       Site width          :   560  (dbu)
[06/04 10:52:10     77s] (I)       Row height          :  4480  (dbu)
[06/04 10:52:10     77s] (I)       GCell width         :  4480  (dbu)
[06/04 10:52:10     77s] (I)       GCell height        :  4480  (dbu)
[06/04 10:52:10     77s] (I)       Grid                :    93    90     6
[06/04 10:52:10     77s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:52:10     77s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:52:10     77s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:52:10     77s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:52:10     77s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:52:10     77s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:52:10     77s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:52:10     77s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:52:10     77s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:52:10     77s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:52:10     77s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:52:10     77s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:52:10     77s] (I)       --------------------------------------------------------
[06/04 10:52:10     77s] 
[06/04 10:52:10     77s] [NR-eGR] ============ Routing rule table ============
[06/04 10:52:10     77s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:52:10     77s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:52:10     77s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:52:10     77s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:52:10     77s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:52:10     77s] [NR-eGR] ========================================
[06/04 10:52:10     77s] [NR-eGR] 
[06/04 10:52:10     77s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:52:10     77s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:52:10     77s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:52:10     77s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:52:10     77s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:52:10     77s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:52:10     77s] (I)       After initializing Early Global Route syMemory usage = 1125.8 MB
[06/04 10:52:10     77s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Reset routing kernel
[06/04 10:52:10     77s] (I)       Started Global Routing ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       ============= Initialization =============
[06/04 10:52:10     77s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:52:10     77s] (I)       Started Net group 1 ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Build MST ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Generate topology with single threads
[06/04 10:52:10     77s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:52:10     77s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] (I)       ============  Phase 1a Route ============
[06/04 10:52:10     77s] (I)       Started Phase 1a ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Pattern routing ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:52:10     77s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:52:10     77s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] (I)       ============  Phase 1b Route ============
[06/04 10:52:10     77s] (I)       Started Phase 1b ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Monotonic routing ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:52:10     77s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:52:10     77s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] (I)       ============  Phase 1c Route ============
[06/04 10:52:10     77s] (I)       Started Phase 1c ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Two level routing ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Level2 Grid: 19 x 18
[06/04 10:52:10     77s] (I)       Started Two Level Routing ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:52:10     77s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] (I)       ============  Phase 1d Route ============
[06/04 10:52:10     77s] (I)       Started Phase 1d ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Detoured routing ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:52:10     77s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] (I)       ============  Phase 1e Route ============
[06/04 10:52:10     77s] (I)       Started Phase 1e ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Route legalization ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:52:10     77s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:52:10     77s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Layer assignment ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Running layer assignment with 1 threads
[06/04 10:52:10     77s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] (I)       ============  Phase 1l Route ============
[06/04 10:52:10     77s] (I)       Started Phase 1l ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       
[06/04 10:52:10     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:52:10     77s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:52:10     77s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:52:10     77s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:52:10     77s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:52:10     77s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:52:10     77s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:52:10     77s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:52:10     77s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:52:10     77s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:52:10     77s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:52:10     77s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:52:10     77s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:52:10     77s] [NR-eGR] 
[06/04 10:52:10     77s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:52:10     77s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:52:10     77s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:52:10     77s] (I)       ============= track Assignment ============
[06/04 10:52:10     77s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Started Track Assignment ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:52:10     77s] (I)       Running track assignment with 1 threads
[06/04 10:52:10     77s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] (I)       Run Multi-thread track assignment
[06/04 10:52:10     77s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] Started Export DB wires ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] Started Export all nets ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] Started Set wire vias ( Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:10     77s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:52:10     77s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:52:10     77s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:52:10     77s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:52:10     77s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:52:10     77s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:52:10     77s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:52:10     77s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:52:10     77s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:52:10     77s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:52:10     77s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:52:11     77s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1125.81 MB )
[06/04 10:52:11     77s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:52:11     77s] Rebuilding timing graph...
[06/04 10:52:11     77s] Rebuilding timing graph done.
[06/04 10:52:11     77s] Legalization setup...
[06/04 10:52:11     77s] Using cell based legalization.
[06/04 10:52:11     77s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:52:11     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1151.2M
[06/04 10:52:11     77s] #spOpts: N=180 
[06/04 10:52:11     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1151.2M
[06/04 10:52:11     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1151.2M
[06/04 10:52:11     77s] Core basic site is Core8T
[06/04 10:52:11     77s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:52:11     77s] SiteArray: use 208,896 bytes
[06/04 10:52:11     77s] SiteArray: current memory after site array memory allocation 1151.2M
[06/04 10:52:11     77s] SiteArray: FP blocked sites are writable
[06/04 10:52:11     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:52:11     77s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1151.2M
[06/04 10:52:11     77s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1151.2M
[06/04 10:52:11     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1151.2M
[06/04 10:52:11     77s] OPERPROF:     Starting CMU at level 3, MEM:1151.2M
[06/04 10:52:11     77s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1151.2M
[06/04 10:52:11     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1151.2M
[06/04 10:52:11     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1151.2MB).
[06/04 10:52:11     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1151.2M
[06/04 10:52:11     77s] (I)       Load db... (mem=1151.2M)
[06/04 10:52:11     77s] (I)       Read data from FE... (mem=1151.2M)
[06/04 10:52:11     77s] (I)       Read nodes and places... (mem=1151.2M)
[06/04 10:52:11     77s] (I)       Number of ignored instance 0
[06/04 10:52:11     77s] (I)       Number of inbound cells 0
[06/04 10:52:11     77s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:52:11     77s] (I)       cell height: 4480, count: 2073
[06/04 10:52:11     77s] (I)       Done Read nodes and places (cpu=0.000s, mem=1151.2M)
[06/04 10:52:11     77s] (I)       Read rows... (mem=1151.2M)
[06/04 10:52:11     77s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:52:11     77s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:52:11     77s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:52:11     77s] (I)       Done Read rows (cpu=0.000s, mem=1151.2M)
[06/04 10:52:11     77s] (I)       Done Read data from FE (cpu=0.000s, mem=1151.2M)
[06/04 10:52:11     77s] (I)       Done Load db (cpu=0.000s, mem=1151.2M)
[06/04 10:52:11     77s] (I)       Constructing placeable region... (mem=1151.2M)
[06/04 10:52:11     77s] (I)       Constructing bin map
[06/04 10:52:11     77s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:52:11     77s] (I)       Done constructing bin map
[06/04 10:52:11     77s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:52:11     77s] (I)       Compute region effective width... (mem=1151.2M)
[06/04 10:52:11     77s] (I)       Done Compute region effective width (cpu=0.000s, mem=1151.2M)
[06/04 10:52:11     77s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1151.2M)
[06/04 10:52:11     77s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:11     77s] Validating CTS configuration...
[06/04 10:52:11     77s] Checking module port directions...
[06/04 10:52:11     77s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:11     77s] Non-default CCOpt properties:
[06/04 10:52:11     77s] clone_clock_gates is set for at least one object
[06/04 10:52:11     77s] clone_clock_logic is set for at least one object
[06/04 10:52:11     77s] cts_merge_clock_gates is set for at least one object
[06/04 10:52:11     77s] cts_merge_clock_logic is set for at least one object
[06/04 10:52:11     77s] route_type is set for at least one object
[06/04 10:52:11     77s] source_max_capacitance is set for at least one object
[06/04 10:52:11     77s] target_insertion_delay is set for at least one object
[06/04 10:52:11     77s] target_max_trans_sdc is set for at least one object
[06/04 10:52:11     77s] update_io_latency: 0 (default: true)
[06/04 10:52:11     77s] Route type trimming info:
[06/04 10:52:11     77s]   No route type modifications were made.
[06/04 10:52:11     77s] Accumulated time to calculate placeable region: 0
[06/04 10:52:11     77s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:52:11     77s] Accumulated time to calculate placeable region: 0
[06/04 10:52:11     77s] (I)       Initializing Steiner engine. 
[06/04 10:52:11     77s] LayerId::1 widthSet size::4
[06/04 10:52:11     77s] LayerId::2 widthSet size::4
[06/04 10:52:11     77s] LayerId::3 widthSet size::4
[06/04 10:52:11     77s] LayerId::4 widthSet size::4
[06/04 10:52:11     77s] LayerId::5 widthSet size::4
[06/04 10:52:11     77s] LayerId::6 widthSet size::2
[06/04 10:52:11     77s] Updating RC grid for preRoute extraction ...
[06/04 10:52:11     77s] Initializing multi-corner capacitance tables ... 
[06/04 10:52:11     77s] Initializing multi-corner resistance tables ...
[06/04 10:52:11     77s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:52:11     77s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:52:11     77s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:52:11     77s] Start AAE Lib Loading. (MEM=1151.16)
[06/04 10:52:11     77s] End AAE Lib Loading. (MEM=1160.7 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:52:11     77s] End AAE Lib Interpolated Model. (MEM=1160.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:52:11     77s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:52:11     77s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:52:11     77s] Non-default CCOpt properties:
[06/04 10:52:11     77s]   clone_clock_gates: true (default: false)
[06/04 10:52:11     77s]   clone_clock_logic: true (default: false)
[06/04 10:52:11     77s]   cts_merge_clock_gates: true (default: false)
[06/04 10:52:11     77s]   cts_merge_clock_logic: true (default: false)
[06/04 10:52:11     77s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:52:11     77s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:52:11     77s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:52:11     77s]   source_max_capacitance: 150 (default: auto)
[06/04 10:52:11     77s] For power domain auto-default:
[06/04 10:52:11     77s]   Buffers:     DEL1 
[06/04 10:52:11     77s]   Inverters:   
[06/04 10:52:11     77s]   Clock gates: ICGD1 
[06/04 10:52:11     77s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:52:11     77s] Top Routing info:
[06/04 10:52:11     77s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:52:11     77s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:52:11     77s] Trunk Routing info:
[06/04 10:52:11     77s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:52:11     77s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:52:11     77s] Leaf Routing info:
[06/04 10:52:11     77s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:52:11     77s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:52:11     77s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:52:11     77s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:52:11     77s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:52:11     77s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:52:11     77s]   Buffer unit delay: 0.350ns
[06/04 10:52:11     77s]   Buffer max distance: 40.000um
[06/04 10:52:11     77s] Fastest wire driving cells and distances:
[06/04 10:52:11     77s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:52:11     77s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Logic Sizing Table:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] ----------------------------------------------------------
[06/04 10:52:11     77s] Cell    Instance count    Source    Eligible library cells
[06/04 10:52:11     77s] ----------------------------------------------------------
[06/04 10:52:11     77s]   (empty table)
[06/04 10:52:11     77s] ----------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:52:11     77s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:52:11     77s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:52:11     77s]   Sources:                     pin clk
[06/04 10:52:11     77s]   Total number of sinks:       155
[06/04 10:52:11     77s]   Delay constrained sinks:     147
[06/04 10:52:11     77s]   Non-leaf sinks:              0
[06/04 10:52:11     77s]   Ignore pins:                 0
[06/04 10:52:11     77s]  Timing corner DC_max:setup.late:
[06/04 10:52:11     77s]   Skew target:                 0.000ns
[06/04 10:52:11     77s]   Insertion delay target:      1.000ns
[06/04 10:52:11     77s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 10:52:11     77s]   Sources:                     pin clk
[06/04 10:52:11     77s]   Total number of sinks:       155
[06/04 10:52:11     77s]   Delay constrained sinks:     147
[06/04 10:52:11     77s]   Non-leaf sinks:              0
[06/04 10:52:11     77s]   Ignore pins:                 0
[06/04 10:52:11     77s]  Timing corner DC_max:setup.late:
[06/04 10:52:11     77s]   Skew target:                 0.000ns
[06/04 10:52:11     77s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:52:11     77s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:52:11     77s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:52:11     77s] Primary reporting skew groups are:
[06/04 10:52:11     77s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Clock DAG stats initial state:
[06/04 10:52:11     77s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:52:11     77s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:52:11     77s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:52:11     77s] Clock DAG library cell distribution initial state {count}:
[06/04 10:52:11     77s]   NICGs: AN2D1: 8 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] -----------------------------------------------------------------------------
[06/04 10:52:11     77s] Min ICG    Max ICG    Count    HPWL
[06/04 10:52:11     77s] Depth      Depth               (um)
[06/04 10:52:11     77s] -----------------------------------------------------------------------------
[06/04 10:52:11     77s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:52:11     77s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:52:11     77s] -----------------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:52:11     77s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Layer information for route type default_route_type_leaf:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:52:11     77s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] ME1      N            H          0.327         0.166         0.054
[06/04 10:52:11     77s] ME2      N            V          0.236         0.183         0.043
[06/04 10:52:11     77s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:52:11     77s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:52:11     77s] ME5      N            H          0.236         0.186         0.044
[06/04 10:52:11     77s] ME6      N            V          0.016         0.207         0.003
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:52:11     77s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Layer information for route type default_route_type_nonleaf:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:52:11     77s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] ME1      N            H          0.327         0.237         0.078
[06/04 10:52:11     77s] ME2      N            V          0.236         0.260         0.061
[06/04 10:52:11     77s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:52:11     77s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:52:11     77s] ME5      N            H          0.236         0.274         0.065
[06/04 10:52:11     77s] ME6      N            V          0.016         0.264         0.004
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:52:11     77s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Layer information for route type default_route_type_nonleaf:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:52:11     77s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] ME1      N            H          0.327         0.166         0.054
[06/04 10:52:11     77s] ME2      N            V          0.236         0.183         0.043
[06/04 10:52:11     77s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:52:11     77s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:52:11     77s] ME5      N            H          0.236         0.186         0.044
[06/04 10:52:11     77s] ME6      N            V          0.016         0.207         0.003
[06/04 10:52:11     77s] --------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Via selection for estimated routes (rule default):
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] -------------------------------------------------------------------------
[06/04 10:52:11     77s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:52:11     77s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:52:11     77s] -------------------------------------------------------------------------
[06/04 10:52:11     77s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:52:11     77s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:52:11     77s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:52:11     77s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:52:11     77s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:52:11     77s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:52:11     77s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:52:11     77s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:52:11     77s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:52:11     77s] -------------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Ideal and dont_touch net fanout counts:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] -----------------------------------------------------------
[06/04 10:52:11     77s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:52:11     77s] -----------------------------------------------------------
[06/04 10:52:11     77s]       1            10                      0
[06/04 10:52:11     77s]      11           100                      1
[06/04 10:52:11     77s]     101          1000                      0
[06/04 10:52:11     77s]    1001         10000                      0
[06/04 10:52:11     77s]   10001           +                        0
[06/04 10:52:11     77s] -----------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Top ideal and dont_touch nets by fanout:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] ---------------------
[06/04 10:52:11     77s] Net name    Fanout ()
[06/04 10:52:11     77s] ---------------------
[06/04 10:52:11     77s] clk            27
[06/04 10:52:11     77s] ---------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] No dont_touch hnets found in the clock tree
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Filtering reasons for cell type: buffer
[06/04 10:52:11     77s] =======================================
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:52:11     77s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:52:11     77s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Filtering reasons for cell type: inverter
[06/04 10:52:11     77s] =========================================
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:52:11     77s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:52:11     77s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:52:11     77s] Check the log for details of problem(s) found:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] ---------------------------------------------------
[06/04 10:52:11     77s] Design configuration problems
[06/04 10:52:11     77s] ---------------------------------------------------
[06/04 10:52:11     77s] One or more clock trees have configuration problems
[06/04 10:52:11     77s] ---------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Clock tree configuration problems:
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] ------------------------------------------------------
[06/04 10:52:11     77s] Clock tree    Problem
[06/04 10:52:11     77s] ------------------------------------------------------
[06/04 10:52:11     77s] clk           The maximum transition target is too low
[06/04 10:52:11     77s] ------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:52:11     77s] Runtime done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:52:11     77s] Runtime Report Coverage % = 95.6
[06/04 10:52:11     77s] Runtime Summary
[06/04 10:52:11     77s] ===============
[06/04 10:52:11     77s] Clock Runtime:  (69%) Core CTS           0.15 (Init 0.15, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:52:11     77s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:52:11     77s] Clock Runtime:  (30%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:52:11     77s] Clock Runtime: (100%) Total              0.22
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] Runtime Summary:
[06/04 10:52:11     77s] ================
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] ------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] wall  % time  children  called  name
[06/04 10:52:11     77s] ------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] 0.23  100.00    0.23      0       
[06/04 10:52:11     77s] 0.23  100.00    0.22      1     Runtime
[06/04 10:52:11     77s] 0.02    9.12    0.02      1     CCOpt::Phase::Initialization
[06/04 10:52:11     77s] 0.02    9.10    0.02      1       Check Prerequisites
[06/04 10:52:11     77s] 0.02    7.60    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:52:11     77s] 0.20   86.50    0.14      1     CCOpt::Phase::PreparingToBalance
[06/04 10:52:11     77s] 0.00    0.06    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:52:11     77s] 0.05   21.72    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:52:11     77s] 0.02    7.41    0.00      1       Legalization setup
[06/04 10:52:11     77s] 0.07   30.04    0.00      1       Validating CTS configuration
[06/04 10:52:11     77s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:52:11     77s] 0.00    1.91    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:52:11     77s] ------------------------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:52:11     77s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:52:11     77s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:52:11     77s] Set place::cacheFPlanSiteMark to 0
[06/04 10:52:11     77s] All LLGs are deleted
[06/04 10:52:11     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1208.4M
[06/04 10:52:11     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1208.4M
[06/04 10:52:11     77s] 3
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:52:11     77s] Severity  ID               Count  Summary                                  
[06/04 10:52:11     77s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:52:11     77s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:52:11     77s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:52:11     77s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:52:11     77s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:52:11     77s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:52:11     77s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:52:11     77s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:52:11     77s] *** Message Summary: 10 warning(s), 3 error(s)
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] =============================================================================================
[06/04 10:52:11     77s]  Final TAT Report for ccopt_design
[06/04 10:52:11     77s] =============================================================================================
[06/04 10:52:11     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:52:11     77s] ---------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:52:11     77s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:52:11     77s] ---------------------------------------------------------------------------------------------
[06/04 10:52:11     77s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:52:11     77s] ---------------------------------------------------------------------------------------------
[06/04 10:52:11     77s] 
[06/04 10:52:11     77s] #% End ccopt_design (date=06/04 10:52:11, total cpu=0:00:00.3, real=0:00:01.0, peak res=928.1M, current mem=928.1M)
[06/04 10:52:11     77s] 
[06/04 10:53:29     82s] <CMD> encMessage warning 0
[06/04 10:53:29     82s] Suppress "**WARN ..." messages.
[06/04 10:53:29     82s] <CMD> encMessage debug 0
[06/04 10:53:29     82s] <CMD> encMessage info 0
[06/04 10:53:29     82s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:53:29     82s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:53:29     82s] Free PSO.
[06/04 10:53:29     83s] 
[06/04 10:53:29     83s] 
[06/04 10:53:29     83s] Info (SM2C): Status of key globals:
[06/04 10:53:29     83s] 	 MMMC-by-default flow     : 1
[06/04 10:53:29     83s] 	 Default MMMC objs envvar : 0
[06/04 10:53:29     83s] 	 Data portability         : 0
[06/04 10:53:29     83s] 	 MMMC PV Emulation        : 0
[06/04 10:53:29     83s] 	 MMMC debug               : 0
[06/04 10:53:29     83s] 	 Init_Design flow         : 1
[06/04 10:53:29     83s] 
[06/04 10:53:29     83s] 
[06/04 10:53:29     83s] 	 CTE SM2C global          : false
[06/04 10:53:29     83s] 	 Reporting view filter    : false
[06/04 10:53:29     83s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:53:29     83s] *** End library_loading (cpu=0.00min, real=0.00min, mem=6.0M, fe_cpu=1.39min, fe_real=19.02min, fe_mem=968.1M) ***
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:53:29     83s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:53:29     83s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:53:29     83s] *** Netlist is unique.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:29     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:53:30     83s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:53:30     83s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:53:30     83s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:53:30     83s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:53:30     83s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:53:30     83s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:53:30     83s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:53:30     83s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:53:30     83s] Loading place ...
[06/04 10:53:30     84s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:53:30     84s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:53:30     84s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:53:30     84s] timing_enable_default_delay_arc
[06/04 10:53:39     85s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:53:39     85s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcPyun5B/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:53:39     85s] Current (total cpu=0:01:25, real=0:19:11, peak res=966.4M, current mem=913.7M)
[06/04 10:53:39     85s] INFO (CTE): Constraints read successfully.
[06/04 10:53:39     85s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=927.3M, current mem=927.3M)
[06/04 10:53:39     85s] Current (total cpu=0:01:25, real=0:19:11, peak res=966.4M, current mem=927.3M)
[06/04 10:53:39     85s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:53:39     85s] Current (total cpu=0:01:25, real=0:19:11, peak res=966.4M, current mem=927.3M)
[06/04 10:53:39     85s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 10).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 205).
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 206).
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 Warnings and 1 Errors.
[06/04 10:53:39     85s] WARNING (CTE-25): Line: 11 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=927.6M, current mem=927.6M)
[06/04 10:53:39     85s] Current (total cpu=0:01:25, real=0:19:11, peak res=966.4M, current mem=927.6M)
[06/04 10:53:39     85s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcPyun5B/views/AV_func_max/latency.sdc' ...
[06/04 10:53:39     85s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcPyun5B/views/AV_func_min/latency.sdc' ...
[06/04 10:53:39     85s] Current (total cpu=0:01:25, real=0:19:11, peak res=966.4M, current mem=927.6M)
[06/04 10:53:39     85s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=928.8M, current mem=928.8M)
[06/04 10:53:39     85s] Current (total cpu=0:01:25, real=0:19:11, peak res=966.4M, current mem=928.8M)
[06/04 10:53:39     85s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:53:39     85s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:53:39     85s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:53:39     85s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:53:39     85s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:53:39     85s] Summary for sequential cells identification: 
[06/04 10:53:39     85s]   Identified SBFF number: 14
[06/04 10:53:39     85s]   Identified MBFF number: 0
[06/04 10:53:39     85s]   Identified SB Latch number: 0
[06/04 10:53:39     85s]   Identified MB Latch number: 0
[06/04 10:53:39     85s]   Not identified SBFF number: 0
[06/04 10:53:39     85s]   Not identified MBFF number: 0
[06/04 10:53:39     85s]   Not identified SB Latch number: 0
[06/04 10:53:39     85s]   Not identified MB Latch number: 0
[06/04 10:53:39     85s]   Number of sequential cells which are not FFs: 13
[06/04 10:53:39     85s]  Visiting view : AV_func_max
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:53:39     85s]  Visiting view : AV_scan_max
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:53:39     85s]  Visiting view : AV_func_min
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:53:39     85s]  Visiting view : AV_scan_min
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:53:39     85s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:53:39     85s]  Setting StdDelay to 58.40
[06/04 10:53:39     85s] Creating Cell Server, finished. 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Reset timing graph...
[06/04 10:53:39     85s] Ignoring AAE DB Resetting ...
[06/04 10:53:39     85s] Reset timing graph done.
[06/04 10:53:39     85s] Ignoring AAE DB Resetting ...
[06/04 10:53:39     85s] Analyzing clock structure...
[06/04 10:53:39     85s] Analyzing clock structure done.
[06/04 10:53:39     85s] Reset timing graph...
[06/04 10:53:39     85s] Ignoring AAE DB Resetting ...
[06/04 10:53:39     85s] Reset timing graph done.
[06/04 10:53:39     85s] Wrote: ../ccopt/ccopt.spec
[06/04 10:53:39     85s] <CMD> get_ccopt_clock_trees
[06/04 10:53:39     85s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:53:39     85s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:53:39     85s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:53:39     85s] Extracting original clock gating for clk...
[06/04 10:53:39     85s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:53:39     85s]   Extraction for clk complete.
[06/04 10:53:39     85s] Extracting original clock gating for clk done.
[06/04 10:53:39     85s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:53:39     85s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:53:39     85s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:53:39     85s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:53:39     85s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:53:39     85s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:53:39     85s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:53:39     85s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:53:39     85s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:53:39     85s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:53:39     85s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:53:39     85s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:53:39     85s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:53:39     85s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:53:39     85s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:53:39     85s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:53:39     85s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:53:39     85s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:53:39     85s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:53:39     85s] Checking clock tree convergence...
[06/04 10:53:39     85s] Checking clock tree convergence done.
[06/04 10:53:39     85s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:53:39     85s] <CMD> ccopt_design -cts
[06/04 10:53:39     85s] #% Begin ccopt_design (date=06/04 10:53:39, mem=886.1M)
[06/04 10:53:39     85s] Turning off fast DC mode./nRuntime...
[06/04 10:53:39     85s] **INFO: User's settings:
[06/04 10:53:39     85s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:53:39     85s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:53:39     85s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:53:39     85s] setNanoRouteMode -timingEngine                      {}
[06/04 10:53:39     85s] setDesignMode -process                              180
[06/04 10:53:39     85s] setExtractRCMode -coupling_c_th                     3
[06/04 10:53:39     85s] setExtractRCMode -engine                            preRoute
[06/04 10:53:39     85s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:53:39     85s] setExtractRCMode -total_c_th                        5
[06/04 10:53:39     85s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:53:39     85s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:53:39     85s] setDelayCalMode -engine                             aae
[06/04 10:53:39     85s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:53:39     85s] setPlaceMode -maxRouteLayer                         6
[06/04 10:53:39     85s] setPlaceMode -place_detail_check_route              false
[06/04 10:53:39     85s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:53:39     85s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:53:39     85s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:53:39     85s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:53:39     85s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:53:39     85s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:53:39     85s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:53:39     85s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:53:39     85s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:53:39     85s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:53:39     85s] setPlaceMode -powerDriven                           false
[06/04 10:53:39     85s] setPlaceMode -timingDriven                          true
[06/04 10:53:39     85s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:53:39     85s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:53:39     85s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:53:39     85s] Set place::cacheFPlanSiteMark to 1
[06/04 10:53:39     85s] CCOpt::Phase::Initialization...
[06/04 10:53:39     85s] Check Prerequisites...
[06/04 10:53:39     85s] Leaving CCOpt scope - CheckPlace...
[06/04 10:53:39     85s] OPERPROF: Starting checkPlace at level 1, MEM:1127.0M
[06/04 10:53:39     85s] #spOpts: N=180 
[06/04 10:53:39     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1127.0M
[06/04 10:53:39     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1127.0M
[06/04 10:53:39     85s] Core basic site is Core8T
[06/04 10:53:39     85s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:53:39     85s] SiteArray: use 208,896 bytes
[06/04 10:53:39     85s] SiteArray: current memory after site array memory allocation 1135.0M
[06/04 10:53:39     85s] SiteArray: FP blocked sites are writable
[06/04 10:53:39     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1135.0M
[06/04 10:53:39     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1135.0M
[06/04 10:53:39     85s] Begin checking placement ... (start mem=1127.0M, init mem=1135.0M)
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ...checkPlace normal is done!
[06/04 10:53:39     85s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1135.0M
[06/04 10:53:39     85s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1135.0M
[06/04 10:53:39     85s] *info: Placed = 2073          
[06/04 10:53:39     85s] *info: Unplaced = 0           
[06/04 10:53:39     85s] Placement Density:58.72%(46408/79027)
[06/04 10:53:39     85s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:53:39     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1135.0M
[06/04 10:53:39     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1135.0M
[06/04 10:53:39     85s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1135.0M)
[06/04 10:53:39     85s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.017, MEM:1135.0M
[06/04 10:53:39     85s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:53:39     85s]  * CCOpt property update_io_latency is false
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] Executing ccopt post-processing.
[06/04 10:53:39     85s] Synthesizing clock trees with CCOpt...
[06/04 10:53:39     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:53:39     85s] CCOpt::Phase::PreparingToBalance...
[06/04 10:53:39     85s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:53:39     85s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Positive (advancing) pin insertion delays
[06/04 10:53:39     85s] =========================================
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Negative (delaying) pin insertion delays
[06/04 10:53:39     85s] ========================================
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:53:39     85s] Notify start of optimization...
[06/04 10:53:39     85s] Notify start of optimization done.
[06/04 10:53:39     85s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:53:39     85s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:53:39     85s] All LLGs are deleted
[06/04 10:53:39     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1137.0M
[06/04 10:53:39     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1137.0M
[06/04 10:53:39     85s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:53:39     85s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=1137.0M
[06/04 10:53:39     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=1137.0M
[06/04 10:53:39     85s] (I)       Started Loading and Dumping File ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Reading DB...
[06/04 10:53:39     85s] (I)       Read data from FE... (mem=1137.0M)
[06/04 10:53:39     85s] (I)       Read nodes and places... (mem=1137.0M)
[06/04 10:53:39     85s] (I)       Done Read nodes and places (cpu=0.000s, mem=1137.0M)
[06/04 10:53:39     85s] (I)       Read nets... (mem=1137.0M)
[06/04 10:53:39     85s] (I)       Done Read nets (cpu=0.010s, mem=1137.0M)
[06/04 10:53:39     85s] (I)       Done Read data from FE (cpu=0.010s, mem=1137.0M)
[06/04 10:53:39     85s] (I)       before initializing RouteDB syMemory usage = 1137.0 MB
[06/04 10:53:39     85s] (I)       == Non-default Options ==
[06/04 10:53:39     85s] (I)       Maximum routing layer                              : 6
[06/04 10:53:39     85s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:53:39     85s] (I)       Use row-based GCell size
[06/04 10:53:39     85s] (I)       GCell unit size  : 4480
[06/04 10:53:39     85s] (I)       GCell multiplier : 1
[06/04 10:53:39     85s] (I)       build grid graph
[06/04 10:53:39     85s] (I)       build grid graph start
[06/04 10:53:39     85s] [NR-eGR] Track table information for default rule: 
[06/04 10:53:39     85s] [NR-eGR] ME1 has no routable track
[06/04 10:53:39     85s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:53:39     85s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:53:39     85s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:53:39     85s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:53:39     85s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:53:39     85s] (I)       build grid graph end
[06/04 10:53:39     85s] (I)       ===========================================================================
[06/04 10:53:39     85s] (I)       == Report All Rule Vias ==
[06/04 10:53:39     85s] (I)       ===========================================================================
[06/04 10:53:39     85s] (I)        Via Rule : (Default)
[06/04 10:53:39     85s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:53:39     85s] (I)       ---------------------------------------------------------------------------
[06/04 10:53:39     85s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:53:39     85s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:53:39     85s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:53:39     85s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:53:39     85s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:53:39     85s] (I)       ===========================================================================
[06/04 10:53:39     85s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Num PG vias on layer 2 : 0
[06/04 10:53:39     85s] (I)       Num PG vias on layer 3 : 0
[06/04 10:53:39     85s] (I)       Num PG vias on layer 4 : 0
[06/04 10:53:39     85s] (I)       Num PG vias on layer 5 : 0
[06/04 10:53:39     85s] (I)       Num PG vias on layer 6 : 0
[06/04 10:53:39     85s] [NR-eGR] Read 9034 PG shapes
[06/04 10:53:39     85s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:53:39     85s] [NR-eGR] #Instance Blockages : 0
[06/04 10:53:39     85s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:53:39     85s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:53:39     85s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:53:39     85s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:53:39     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:53:39     85s] (I)       readDataFromPlaceDB
[06/04 10:53:39     85s] (I)       Read net information..
[06/04 10:53:39     85s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:53:39     85s] (I)       Read testcase time = 0.000 seconds
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] (I)       early_global_route_priority property id does not exist.
[06/04 10:53:39     85s] (I)       Start initializing grid graph
[06/04 10:53:39     85s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:53:39     85s] (I)       End initializing grid graph
[06/04 10:53:39     85s] (I)       Model blockages into capacity
[06/04 10:53:39     85s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:53:39     85s] (I)       Started Modeling ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:53:39     85s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:53:39     85s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:53:39     85s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:53:39     85s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:53:39     85s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       -- layer congestion ratio --
[06/04 10:53:39     85s] (I)       Layer 1 : 0.100000
[06/04 10:53:39     85s] (I)       Layer 2 : 0.700000
[06/04 10:53:39     85s] (I)       Layer 3 : 0.700000
[06/04 10:53:39     85s] (I)       Layer 4 : 0.700000
[06/04 10:53:39     85s] (I)       Layer 5 : 0.700000
[06/04 10:53:39     85s] (I)       Layer 6 : 0.700000
[06/04 10:53:39     85s] (I)       ----------------------------
[06/04 10:53:39     85s] (I)       Number of ignored nets = 0
[06/04 10:53:39     85s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:53:39     85s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:53:39     85s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:53:39     85s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:53:39     85s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:53:39     85s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:53:39     85s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:53:39     85s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:53:39     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:53:39     85s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:53:39     85s] (I)       Before initializing Early Global Route syMemory usage = 1137.0 MB
[06/04 10:53:39     85s] (I)       Ndr track 0 does not exist
[06/04 10:53:39     85s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:53:39     85s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:53:39     85s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:53:39     85s] (I)       Site width          :   560  (dbu)
[06/04 10:53:39     85s] (I)       Row height          :  4480  (dbu)
[06/04 10:53:39     85s] (I)       GCell width         :  4480  (dbu)
[06/04 10:53:39     85s] (I)       GCell height        :  4480  (dbu)
[06/04 10:53:39     85s] (I)       Grid                :    93    90     6
[06/04 10:53:39     85s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:53:39     85s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:53:39     85s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:53:39     85s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:53:39     85s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:53:39     85s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:53:39     85s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:53:39     85s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:53:39     85s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:53:39     85s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:53:39     85s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:53:39     85s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:53:39     85s] (I)       --------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] [NR-eGR] ============ Routing rule table ============
[06/04 10:53:39     85s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:53:39     85s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:53:39     85s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:53:39     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:53:39     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:53:39     85s] [NR-eGR] ========================================
[06/04 10:53:39     85s] [NR-eGR] 
[06/04 10:53:39     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:53:39     85s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:53:39     85s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:53:39     85s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:53:39     85s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:53:39     85s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:53:39     85s] (I)       After initializing Early Global Route syMemory usage = 1137.0 MB
[06/04 10:53:39     85s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Reset routing kernel
[06/04 10:53:39     85s] (I)       Started Global Routing ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       ============= Initialization =============
[06/04 10:53:39     85s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:53:39     85s] (I)       Started Net group 1 ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Build MST ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Generate topology with single threads
[06/04 10:53:39     85s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:53:39     85s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] (I)       ============  Phase 1a Route ============
[06/04 10:53:39     85s] (I)       Started Phase 1a ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Pattern routing ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:53:39     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:53:39     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] (I)       ============  Phase 1b Route ============
[06/04 10:53:39     85s] (I)       Started Phase 1b ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Monotonic routing ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:53:39     85s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:53:39     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] (I)       ============  Phase 1c Route ============
[06/04 10:53:39     85s] (I)       Started Phase 1c ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Two level routing ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Level2 Grid: 19 x 18
[06/04 10:53:39     85s] (I)       Started Two Level Routing ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:53:39     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] (I)       ============  Phase 1d Route ============
[06/04 10:53:39     85s] (I)       Started Phase 1d ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Detoured routing ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:53:39     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] (I)       ============  Phase 1e Route ============
[06/04 10:53:39     85s] (I)       Started Phase 1e ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Route legalization ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:53:39     85s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:53:39     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Layer assignment ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Running layer assignment with 1 threads
[06/04 10:53:39     85s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] (I)       ============  Phase 1l Route ============
[06/04 10:53:39     85s] (I)       Started Phase 1l ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       
[06/04 10:53:39     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:53:39     85s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:53:39     85s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:53:39     85s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:53:39     85s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:53:39     85s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:53:39     85s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:53:39     85s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:53:39     85s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:53:39     85s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:53:39     85s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:53:39     85s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:53:39     85s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:53:39     85s] [NR-eGR] 
[06/04 10:53:39     85s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:53:39     85s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:53:39     85s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:53:39     85s] (I)       ============= track Assignment ============
[06/04 10:53:39     85s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Started Track Assignment ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:53:39     85s] (I)       Running track assignment with 1 threads
[06/04 10:53:39     85s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] (I)       Run Multi-thread track assignment
[06/04 10:53:39     85s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] Started Export DB wires ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] Started Export all nets ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] Started Set wire vias ( Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:53:39     85s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:53:39     85s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:53:39     85s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:53:39     85s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:53:39     85s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:53:39     85s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:53:39     85s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:53:39     85s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:53:39     85s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:53:39     85s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:53:39     85s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1137.00 MB )
[06/04 10:53:39     85s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:53:39     85s] Rebuilding timing graph...
[06/04 10:53:39     85s] Rebuilding timing graph done.
[06/04 10:53:39     85s] Legalization setup...
[06/04 10:53:39     85s] Using cell based legalization.
[06/04 10:53:39     85s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:53:39     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1165.1M
[06/04 10:53:39     85s] #spOpts: N=180 
[06/04 10:53:39     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1165.1M
[06/04 10:53:39     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1165.1M
[06/04 10:53:39     85s] Core basic site is Core8T
[06/04 10:53:39     85s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:53:39     85s] SiteArray: use 208,896 bytes
[06/04 10:53:39     85s] SiteArray: current memory after site array memory allocation 1165.1M
[06/04 10:53:39     85s] SiteArray: FP blocked sites are writable
[06/04 10:53:39     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:53:39     85s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1165.1M
[06/04 10:53:39     85s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:1165.1M
[06/04 10:53:39     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1165.1M
[06/04 10:53:39     85s] OPERPROF:     Starting CMU at level 3, MEM:1165.1M
[06/04 10:53:39     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1165.1M
[06/04 10:53:39     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1165.1M
[06/04 10:53:39     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1165.1MB).
[06/04 10:53:39     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1165.1M
[06/04 10:53:39     85s] (I)       Load db... (mem=1165.1M)
[06/04 10:53:39     85s] (I)       Read data from FE... (mem=1165.1M)
[06/04 10:53:39     85s] (I)       Read nodes and places... (mem=1165.1M)
[06/04 10:53:39     85s] (I)       Number of ignored instance 0
[06/04 10:53:39     85s] (I)       Number of inbound cells 0
[06/04 10:53:39     85s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:53:39     85s] (I)       cell height: 4480, count: 2073
[06/04 10:53:39     85s] (I)       Done Read nodes and places (cpu=0.000s, mem=1165.1M)
[06/04 10:53:39     85s] (I)       Read rows... (mem=1165.1M)
[06/04 10:53:39     85s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:53:39     85s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:53:39     85s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:53:39     85s] (I)       Done Read rows (cpu=0.000s, mem=1165.1M)
[06/04 10:53:39     85s] (I)       Done Read data from FE (cpu=0.000s, mem=1165.1M)
[06/04 10:53:39     85s] (I)       Done Load db (cpu=0.000s, mem=1165.1M)
[06/04 10:53:39     85s] (I)       Constructing placeable region... (mem=1165.1M)
[06/04 10:53:39     85s] (I)       Constructing bin map
[06/04 10:53:39     85s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:53:39     85s] (I)       Done constructing bin map
[06/04 10:53:39     85s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:53:39     85s] (I)       Compute region effective width... (mem=1165.1M)
[06/04 10:53:39     85s] (I)       Done Compute region effective width (cpu=0.000s, mem=1165.1M)
[06/04 10:53:39     85s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1165.1M)
[06/04 10:53:39     85s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] Validating CTS configuration...
[06/04 10:53:39     85s] Checking module port directions...
[06/04 10:53:39     85s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] Non-default CCOpt properties:
[06/04 10:53:39     85s] route_type is set for at least one object
[06/04 10:53:39     85s] source_max_capacitance is set for at least one object
[06/04 10:53:39     85s] target_insertion_delay is set for at least one object
[06/04 10:53:39     85s] target_max_trans_sdc is set for at least one object
[06/04 10:53:39     85s] update_io_latency: 0 (default: true)
[06/04 10:53:39     85s] Route type trimming info:
[06/04 10:53:39     85s]   No route type modifications were made.
[06/04 10:53:39     85s] Accumulated time to calculate placeable region: 0
[06/04 10:53:39     85s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:53:39     85s] Accumulated time to calculate placeable region: 0
[06/04 10:53:39     85s] (I)       Initializing Steiner engine. 
[06/04 10:53:39     85s] LayerId::1 widthSet size::4
[06/04 10:53:39     85s] LayerId::2 widthSet size::4
[06/04 10:53:39     85s] LayerId::3 widthSet size::4
[06/04 10:53:39     85s] LayerId::4 widthSet size::4
[06/04 10:53:39     85s] LayerId::5 widthSet size::4
[06/04 10:53:39     85s] LayerId::6 widthSet size::2
[06/04 10:53:39     85s] Updating RC grid for preRoute extraction ...
[06/04 10:53:39     85s] Initializing multi-corner capacitance tables ... 
[06/04 10:53:39     85s] Initializing multi-corner resistance tables ...
[06/04 10:53:39     85s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:53:39     85s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:53:39     85s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:53:39     85s] Start AAE Lib Loading. (MEM=1165.11)
[06/04 10:53:39     85s] End AAE Lib Loading. (MEM=1174.64 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:53:39     85s] End AAE Lib Interpolated Model. (MEM=1174.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:53:39     85s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:53:39     85s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:53:39     85s] Non-default CCOpt properties:
[06/04 10:53:39     85s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:53:39     85s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:53:39     85s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:53:39     85s]   source_max_capacitance: 150 (default: auto)
[06/04 10:53:39     85s] For power domain auto-default:
[06/04 10:53:39     85s]   Buffers:     DEL1 
[06/04 10:53:39     85s]   Inverters:   
[06/04 10:53:39     85s]   Clock gates: ICGD1 
[06/04 10:53:39     85s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:53:39     85s] Top Routing info:
[06/04 10:53:39     85s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:53:39     85s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:53:39     85s] Trunk Routing info:
[06/04 10:53:39     85s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:53:39     85s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:53:39     85s] Leaf Routing info:
[06/04 10:53:39     85s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:53:39     85s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:53:39     85s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:53:39     85s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:53:39     85s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:53:39     85s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:53:39     85s]   Buffer unit delay: 0.350ns
[06/04 10:53:39     85s]   Buffer max distance: 40.000um
[06/04 10:53:39     85s] Fastest wire driving cells and distances:
[06/04 10:53:39     85s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:53:39     85s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Logic Sizing Table:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ----------------------------------------------------------
[06/04 10:53:39     85s] Cell    Instance count    Source    Eligible library cells
[06/04 10:53:39     85s] ----------------------------------------------------------
[06/04 10:53:39     85s]   (empty table)
[06/04 10:53:39     85s] ----------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:53:39     85s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:53:39     85s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:53:39     85s]   Sources:                     pin clk
[06/04 10:53:39     85s]   Total number of sinks:       155
[06/04 10:53:39     85s]   Delay constrained sinks:     147
[06/04 10:53:39     85s]   Non-leaf sinks:              0
[06/04 10:53:39     85s]   Ignore pins:                 0
[06/04 10:53:39     85s]  Timing corner DC_max:setup.late:
[06/04 10:53:39     85s]   Skew target:                 0.000ns
[06/04 10:53:39     85s]   Insertion delay target:      1.000ns
[06/04 10:53:39     85s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 10:53:39     85s]   Sources:                     pin clk
[06/04 10:53:39     85s]   Total number of sinks:       155
[06/04 10:53:39     85s]   Delay constrained sinks:     147
[06/04 10:53:39     85s]   Non-leaf sinks:              0
[06/04 10:53:39     85s]   Ignore pins:                 0
[06/04 10:53:39     85s]  Timing corner DC_max:setup.late:
[06/04 10:53:39     85s]   Skew target:                 0.000ns
[06/04 10:53:39     85s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:53:39     85s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:53:39     85s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:53:39     85s] Primary reporting skew groups are:
[06/04 10:53:39     85s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Clock DAG stats initial state:
[06/04 10:53:39     85s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:53:39     85s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:53:39     85s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:53:39     85s] Clock DAG library cell distribution initial state {count}:
[06/04 10:53:39     85s]   NICGs: AN2D1: 8 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] -----------------------------------------------------------------------------
[06/04 10:53:39     85s] Min ICG    Max ICG    Count    HPWL
[06/04 10:53:39     85s] Depth      Depth               (um)
[06/04 10:53:39     85s] -----------------------------------------------------------------------------
[06/04 10:53:39     85s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:53:39     85s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:53:39     85s] -----------------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:53:39     85s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Layer information for route type default_route_type_leaf:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:53:39     85s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] ME1      N            H          0.327         0.166         0.054
[06/04 10:53:39     85s] ME2      N            V          0.236         0.183         0.043
[06/04 10:53:39     85s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:53:39     85s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:53:39     85s] ME5      N            H          0.236         0.186         0.044
[06/04 10:53:39     85s] ME6      N            V          0.016         0.207         0.003
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:53:39     85s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Layer information for route type default_route_type_nonleaf:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:53:39     85s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] ME1      N            H          0.327         0.237         0.078
[06/04 10:53:39     85s] ME2      N            V          0.236         0.260         0.061
[06/04 10:53:39     85s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:53:39     85s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:53:39     85s] ME5      N            H          0.236         0.274         0.065
[06/04 10:53:39     85s] ME6      N            V          0.016         0.264         0.004
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:53:39     85s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Layer information for route type default_route_type_nonleaf:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:53:39     85s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] ME1      N            H          0.327         0.166         0.054
[06/04 10:53:39     85s] ME2      N            V          0.236         0.183         0.043
[06/04 10:53:39     85s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:53:39     85s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:53:39     85s] ME5      N            H          0.236         0.186         0.044
[06/04 10:53:39     85s] ME6      N            V          0.016         0.207         0.003
[06/04 10:53:39     85s] --------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Via selection for estimated routes (rule default):
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] -------------------------------------------------------------------------
[06/04 10:53:39     85s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:53:39     85s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:53:39     85s] -------------------------------------------------------------------------
[06/04 10:53:39     85s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:53:39     85s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:53:39     85s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:53:39     85s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:53:39     85s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:53:39     85s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:53:39     85s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:53:39     85s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:53:39     85s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:53:39     85s] -------------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Ideal and dont_touch net fanout counts:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] -----------------------------------------------------------
[06/04 10:53:39     85s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:53:39     85s] -----------------------------------------------------------
[06/04 10:53:39     85s]       1            10                      0
[06/04 10:53:39     85s]      11           100                      1
[06/04 10:53:39     85s]     101          1000                      0
[06/04 10:53:39     85s]    1001         10000                      0
[06/04 10:53:39     85s]   10001           +                        0
[06/04 10:53:39     85s] -----------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Top ideal and dont_touch nets by fanout:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ---------------------
[06/04 10:53:39     85s] Net name    Fanout ()
[06/04 10:53:39     85s] ---------------------
[06/04 10:53:39     85s] clk            27
[06/04 10:53:39     85s] ---------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] No dont_touch hnets found in the clock tree
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Filtering reasons for cell type: buffer
[06/04 10:53:39     85s] =======================================
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:53:39     85s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:53:39     85s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Filtering reasons for cell type: inverter
[06/04 10:53:39     85s] =========================================
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:53:39     85s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:53:39     85s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:53:39     85s] Check the log for details of problem(s) found:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ---------------------------------------------------
[06/04 10:53:39     85s] Design configuration problems
[06/04 10:53:39     85s] ---------------------------------------------------
[06/04 10:53:39     85s] One or more clock trees have configuration problems
[06/04 10:53:39     85s] ---------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Clock tree configuration problems:
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ------------------------------------------------------
[06/04 10:53:39     85s] Clock tree    Problem
[06/04 10:53:39     85s] ------------------------------------------------------
[06/04 10:53:39     85s] clk           The maximum transition target is too low
[06/04 10:53:39     85s] ------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:53:39     85s] Runtime done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:53:39     85s] Runtime Report Coverage % = 95.1
[06/04 10:53:39     85s] Runtime Summary
[06/04 10:53:39     85s] ===============
[06/04 10:53:39     85s] Clock Runtime:  (68%) Core CTS           0.15 (Init 0.15, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:53:39     85s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:53:39     85s] Clock Runtime:  (31%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:53:39     85s] Clock Runtime: (100%) Total              0.22
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] Runtime Summary:
[06/04 10:53:39     85s] ================
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] ------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] wall  % time  children  called  name
[06/04 10:53:39     85s] ------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] 0.23  100.00    0.23      0       
[06/04 10:53:39     85s] 0.23  100.00    0.22      1     Runtime
[06/04 10:53:39     85s] 0.02    9.14    0.02      1     CCOpt::Phase::Initialization
[06/04 10:53:39     85s] 0.02    9.12    0.02      1       Check Prerequisites
[06/04 10:53:39     85s] 0.02    7.70    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:53:39     85s] 0.20   86.00    0.14      1     CCOpt::Phase::PreparingToBalance
[06/04 10:53:39     85s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:53:39     85s] 0.05   21.91    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:53:39     85s] 0.02    7.69    0.00      1       Legalization setup
[06/04 10:53:39     85s] 0.07   30.18    0.00      1       Validating CTS configuration
[06/04 10:53:39     85s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:53:39     85s] 0.00    1.79    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:53:39     85s] ------------------------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:53:39     85s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:53:39     85s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:53:39     85s] Set place::cacheFPlanSiteMark to 0
[06/04 10:53:39     85s] All LLGs are deleted
[06/04 10:53:39     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1222.3M
[06/04 10:53:39     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1222.3M
[06/04 10:53:39     85s] 3
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:53:39     85s] Severity  ID               Count  Summary                                  
[06/04 10:53:39     85s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:53:39     85s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:53:39     85s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:53:39     85s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:53:39     85s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:53:39     85s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:53:39     85s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:53:39     85s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:53:39     85s] *** Message Summary: 10 warning(s), 3 error(s)
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] =============================================================================================
[06/04 10:53:39     85s]  Final TAT Report for ccopt_design
[06/04 10:53:39     85s] =============================================================================================
[06/04 10:53:39     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:53:39     85s] ---------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:53:39     85s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:53:39     85s] ---------------------------------------------------------------------------------------------
[06/04 10:53:39     85s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:53:39     85s] ---------------------------------------------------------------------------------------------
[06/04 10:53:39     85s] 
[06/04 10:53:39     85s] #% End ccopt_design (date=06/04 10:53:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=929.5M, current mem=929.5M)
[06/04 10:53:39     85s] 
[06/04 10:54:13     87s] <CMD> encMessage warning 0
[06/04 10:54:13     87s] Suppress "**WARN ..." messages.
[06/04 10:54:13     87s] <CMD> encMessage debug 0
[06/04 10:54:13     87s] <CMD> encMessage info 0
[06/04 10:54:13     87s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:54:13     87s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:54:13     87s] Free PSO.
[06/04 10:54:13     87s] 
[06/04 10:54:13     87s] 
[06/04 10:54:13     87s] Info (SM2C): Status of key globals:
[06/04 10:54:13     87s] 	 MMMC-by-default flow     : 1
[06/04 10:54:13     87s] 	 Default MMMC objs envvar : 0
[06/04 10:54:13     87s] 	 Data portability         : 0
[06/04 10:54:13     87s] 	 MMMC PV Emulation        : 0
[06/04 10:54:13     87s] 	 MMMC debug               : 0
[06/04 10:54:13     87s] 	 Init_Design flow         : 1
[06/04 10:54:13     87s] 
[06/04 10:54:13     87s] 
[06/04 10:54:13     87s] 	 CTE SM2C global          : false
[06/04 10:54:13     87s] 	 Reporting view filter    : false
[06/04 10:54:13     88s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:54:14     88s] *** End library_loading (cpu=0.00min, real=0.02min, mem=6.0M, fe_cpu=1.47min, fe_real=19.77min, fe_mem=979.0M) ***
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:54:14     88s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:54:14     88s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:54:14     88s] *** Netlist is unique.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:54:14     88s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:54:14     88s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:54:14     88s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:54:14     88s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:54:14     88s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:54:14     88s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:54:14     88s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:54:14     88s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:54:14     88s] Loading place ...
[06/04 10:54:14     89s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:54:15     89s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:54:15     89s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:54:15     89s] timing_enable_default_delay_arc
[06/04 10:54:20     89s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:54:20     89s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcSOTXI1/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:54:20     89s] Current (total cpu=0:01:30, real=0:19:52, peak res=966.4M, current mem=919.0M)
[06/04 10:54:20     89s] INFO (CTE): Constraints read successfully.
[06/04 10:54:20     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=932.9M, current mem=932.9M)
[06/04 10:54:20     89s] Current (total cpu=0:01:30, real=0:19:52, peak res=966.4M, current mem=932.9M)
[06/04 10:54:20     89s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:54:20     89s] Current (total cpu=0:01:30, real=0:19:52, peak res=966.4M, current mem=932.9M)
[06/04 10:54:20     89s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:54:20     89s] 
[06/04 10:54:20     89s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 203).
[06/04 10:54:20     89s] 
[06/04 10:54:20     89s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 204).
[06/04 10:54:20     89s] 
[06/04 10:54:20     89s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 WARNING
[06/04 10:54:20     89s] WARNING (CTE-25): Line: 9 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:54:20     89s] 
[06/04 10:54:20     89s] 
[06/04 10:54:20     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=933.2M, current mem=933.2M)
[06/04 10:54:20     89s] Current (total cpu=0:01:30, real=0:19:52, peak res=966.4M, current mem=933.2M)
[06/04 10:54:20     89s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcSOTXI1/views/AV_func_max/latency.sdc' ...
[06/04 10:54:20     89s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmcSOTXI1/views/AV_func_min/latency.sdc' ...
[06/04 10:54:20     89s] Current (total cpu=0:01:30, real=0:19:52, peak res=966.4M, current mem=933.2M)
[06/04 10:54:20     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=934.4M, current mem=934.4M)
[06/04 10:54:20     89s] Current (total cpu=0:01:30, real=0:19:52, peak res=966.4M, current mem=934.4M)
[06/04 10:54:20     89s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:54:20     89s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:54:20     89s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:54:20     89s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:54:20     89s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:54:20     89s] Summary for sequential cells identification: 
[06/04 10:54:20     89s]   Identified SBFF number: 14
[06/04 10:54:20     89s]   Identified MBFF number: 0
[06/04 10:54:20     89s]   Identified SB Latch number: 0
[06/04 10:54:20     89s]   Identified MB Latch number: 0
[06/04 10:54:20     89s]   Not identified SBFF number: 0
[06/04 10:54:20     89s]   Not identified MBFF number: 0
[06/04 10:54:20     89s]   Not identified SB Latch number: 0
[06/04 10:54:20     89s]   Not identified MB Latch number: 0
[06/04 10:54:20     89s]   Number of sequential cells which are not FFs: 13
[06/04 10:54:20     89s]  Visiting view : AV_func_max
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:54:20     89s]  Visiting view : AV_scan_max
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:54:20     89s]  Visiting view : AV_func_min
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:54:20     89s]  Visiting view : AV_scan_min
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:54:20     89s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:54:20     89s]  Setting StdDelay to 58.40
[06/04 10:54:20     89s] Creating Cell Server, finished. 
[06/04 10:54:20     89s] 
[06/04 10:54:20     89s] Reset timing graph...
[06/04 10:54:20     89s] Ignoring AAE DB Resetting ...
[06/04 10:54:20     89s] Reset timing graph done.
[06/04 10:54:20     89s] Ignoring AAE DB Resetting ...
[06/04 10:54:20     90s] Analyzing clock structure...
[06/04 10:54:20     90s] Analyzing clock structure done.
[06/04 10:54:20     90s] Reset timing graph...
[06/04 10:54:20     90s] Ignoring AAE DB Resetting ...
[06/04 10:54:20     90s] Reset timing graph done.
[06/04 10:54:20     90s] Wrote: ../ccopt/ccopt.spec
[06/04 10:54:20     90s] <CMD> get_ccopt_clock_trees
[06/04 10:54:20     90s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:54:20     90s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:54:20     90s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:54:20     90s] Extracting original clock gating for clk...
[06/04 10:54:20     90s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:54:20     90s]   Extraction for clk complete.
[06/04 10:54:20     90s] Extracting original clock gating for clk done.
[06/04 10:54:20     90s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:54:20     90s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:54:20     90s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:54:20     90s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:54:20     90s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:54:20     90s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:54:20     90s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:54:20     90s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:54:20     90s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:54:20     90s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:54:20     90s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:54:20     90s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:54:20     90s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:54:20     90s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:54:20     90s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:54:20     90s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:54:20     90s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:54:20     90s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:54:20     90s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:54:20     90s] Checking clock tree convergence...
[06/04 10:54:20     90s] Checking clock tree convergence done.
[06/04 10:54:20     90s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:54:20     90s] <CMD> ccopt_design -cts
[06/04 10:54:20     90s] #% Begin ccopt_design (date=06/04 10:54:20, mem=891.6M)
[06/04 10:54:20     90s] Turning off fast DC mode./nRuntime...
[06/04 10:54:20     90s] **INFO: User's settings:
[06/04 10:54:20     90s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:54:20     90s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:54:20     90s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:54:20     90s] setNanoRouteMode -timingEngine                      {}
[06/04 10:54:20     90s] setDesignMode -process                              180
[06/04 10:54:20     90s] setExtractRCMode -coupling_c_th                     3
[06/04 10:54:20     90s] setExtractRCMode -engine                            preRoute
[06/04 10:54:20     90s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:54:20     90s] setExtractRCMode -total_c_th                        5
[06/04 10:54:20     90s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:54:20     90s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:54:20     90s] setDelayCalMode -engine                             aae
[06/04 10:54:20     90s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:54:20     90s] setPlaceMode -maxRouteLayer                         6
[06/04 10:54:20     90s] setPlaceMode -place_detail_check_route              false
[06/04 10:54:20     90s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:54:20     90s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:54:20     90s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:54:20     90s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:54:20     90s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:54:20     90s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:54:20     90s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:54:20     90s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:54:20     90s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:54:20     90s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:54:20     90s] setPlaceMode -powerDriven                           false
[06/04 10:54:20     90s] setPlaceMode -timingDriven                          true
[06/04 10:54:20     90s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:54:20     90s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:54:20     90s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:54:20     90s] Set place::cacheFPlanSiteMark to 1
[06/04 10:54:20     90s] CCOpt::Phase::Initialization...
[06/04 10:54:20     90s] Check Prerequisites...
[06/04 10:54:20     90s] Leaving CCOpt scope - CheckPlace...
[06/04 10:54:20     90s] OPERPROF: Starting checkPlace at level 1, MEM:1143.2M
[06/04 10:54:20     90s] #spOpts: N=180 
[06/04 10:54:20     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1143.2M
[06/04 10:54:20     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1143.2M
[06/04 10:54:20     90s] Core basic site is Core8T
[06/04 10:54:20     90s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:54:20     90s] SiteArray: use 208,896 bytes
[06/04 10:54:20     90s] SiteArray: current memory after site array memory allocation 1151.2M
[06/04 10:54:20     90s] SiteArray: FP blocked sites are writable
[06/04 10:54:20     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1151.2M
[06/04 10:54:20     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1151.2M
[06/04 10:54:20     90s] Begin checking placement ... (start mem=1143.2M, init mem=1151.2M)
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] ...checkPlace normal is done!
[06/04 10:54:20     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1151.2M
[06/04 10:54:20     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1151.2M
[06/04 10:54:20     90s] *info: Placed = 2073          
[06/04 10:54:20     90s] *info: Unplaced = 0           
[06/04 10:54:20     90s] Placement Density:58.72%(46408/79027)
[06/04 10:54:20     90s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:54:20     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1151.2M
[06/04 10:54:20     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1151.2M
[06/04 10:54:20     90s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1151.2M)
[06/04 10:54:20     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.018, MEM:1151.2M
[06/04 10:54:20     90s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:54:20     90s]  * CCOpt property update_io_latency is false
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] Executing ccopt post-processing.
[06/04 10:54:20     90s] Synthesizing clock trees with CCOpt...
[06/04 10:54:20     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:54:20     90s] CCOpt::Phase::PreparingToBalance...
[06/04 10:54:20     90s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:54:20     90s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Positive (advancing) pin insertion delays
[06/04 10:54:20     90s] =========================================
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Negative (delaying) pin insertion delays
[06/04 10:54:20     90s] ========================================
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:54:20     90s] Notify start of optimization...
[06/04 10:54:20     90s] Notify start of optimization done.
[06/04 10:54:20     90s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:54:20     90s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:54:20     90s] All LLGs are deleted
[06/04 10:54:20     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1154.9M
[06/04 10:54:20     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1154.9M
[06/04 10:54:20     90s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:54:20     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=1154.9M
[06/04 10:54:20     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=1154.9M
[06/04 10:54:20     90s] (I)       Started Loading and Dumping File ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Reading DB...
[06/04 10:54:20     90s] (I)       Read data from FE... (mem=1154.9M)
[06/04 10:54:20     90s] (I)       Read nodes and places... (mem=1154.9M)
[06/04 10:54:20     90s] (I)       Done Read nodes and places (cpu=0.000s, mem=1154.9M)
[06/04 10:54:20     90s] (I)       Read nets... (mem=1154.9M)
[06/04 10:54:20     90s] (I)       Done Read nets (cpu=0.000s, mem=1154.9M)
[06/04 10:54:20     90s] (I)       Done Read data from FE (cpu=0.000s, mem=1154.9M)
[06/04 10:54:20     90s] (I)       before initializing RouteDB syMemory usage = 1154.9 MB
[06/04 10:54:20     90s] (I)       == Non-default Options ==
[06/04 10:54:20     90s] (I)       Maximum routing layer                              : 6
[06/04 10:54:20     90s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:54:20     90s] (I)       Use row-based GCell size
[06/04 10:54:20     90s] (I)       GCell unit size  : 4480
[06/04 10:54:20     90s] (I)       GCell multiplier : 1
[06/04 10:54:20     90s] (I)       build grid graph
[06/04 10:54:20     90s] (I)       build grid graph start
[06/04 10:54:20     90s] [NR-eGR] Track table information for default rule: 
[06/04 10:54:20     90s] [NR-eGR] ME1 has no routable track
[06/04 10:54:20     90s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:54:20     90s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:54:20     90s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:54:20     90s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:54:20     90s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:54:20     90s] (I)       build grid graph end
[06/04 10:54:20     90s] (I)       ===========================================================================
[06/04 10:54:20     90s] (I)       == Report All Rule Vias ==
[06/04 10:54:20     90s] (I)       ===========================================================================
[06/04 10:54:20     90s] (I)        Via Rule : (Default)
[06/04 10:54:20     90s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:54:20     90s] (I)       ---------------------------------------------------------------------------
[06/04 10:54:20     90s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:54:20     90s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:54:20     90s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:54:20     90s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:54:20     90s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:54:20     90s] (I)       ===========================================================================
[06/04 10:54:20     90s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Num PG vias on layer 2 : 0
[06/04 10:54:20     90s] (I)       Num PG vias on layer 3 : 0
[06/04 10:54:20     90s] (I)       Num PG vias on layer 4 : 0
[06/04 10:54:20     90s] (I)       Num PG vias on layer 5 : 0
[06/04 10:54:20     90s] (I)       Num PG vias on layer 6 : 0
[06/04 10:54:20     90s] [NR-eGR] Read 9034 PG shapes
[06/04 10:54:20     90s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:54:20     90s] [NR-eGR] #Instance Blockages : 0
[06/04 10:54:20     90s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:54:20     90s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:54:20     90s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:54:20     90s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:54:20     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:54:20     90s] (I)       readDataFromPlaceDB
[06/04 10:54:20     90s] (I)       Read net information..
[06/04 10:54:20     90s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:54:20     90s] (I)       Read testcase time = 0.000 seconds
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] (I)       early_global_route_priority property id does not exist.
[06/04 10:54:20     90s] (I)       Start initializing grid graph
[06/04 10:54:20     90s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:54:20     90s] (I)       End initializing grid graph
[06/04 10:54:20     90s] (I)       Model blockages into capacity
[06/04 10:54:20     90s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:54:20     90s] (I)       Started Modeling ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:54:20     90s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:54:20     90s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:54:20     90s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:54:20     90s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:54:20     90s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       -- layer congestion ratio --
[06/04 10:54:20     90s] (I)       Layer 1 : 0.100000
[06/04 10:54:20     90s] (I)       Layer 2 : 0.700000
[06/04 10:54:20     90s] (I)       Layer 3 : 0.700000
[06/04 10:54:20     90s] (I)       Layer 4 : 0.700000
[06/04 10:54:20     90s] (I)       Layer 5 : 0.700000
[06/04 10:54:20     90s] (I)       Layer 6 : 0.700000
[06/04 10:54:20     90s] (I)       ----------------------------
[06/04 10:54:20     90s] (I)       Number of ignored nets = 0
[06/04 10:54:20     90s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:54:20     90s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:54:20     90s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:54:20     90s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:54:20     90s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:54:20     90s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:54:20     90s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:54:20     90s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:54:20     90s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:54:20     90s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:54:20     90s] (I)       Before initializing Early Global Route syMemory usage = 1154.9 MB
[06/04 10:54:20     90s] (I)       Ndr track 0 does not exist
[06/04 10:54:20     90s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:54:20     90s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:54:20     90s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:54:20     90s] (I)       Site width          :   560  (dbu)
[06/04 10:54:20     90s] (I)       Row height          :  4480  (dbu)
[06/04 10:54:20     90s] (I)       GCell width         :  4480  (dbu)
[06/04 10:54:20     90s] (I)       GCell height        :  4480  (dbu)
[06/04 10:54:20     90s] (I)       Grid                :    93    90     6
[06/04 10:54:20     90s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:54:20     90s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:54:20     90s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:54:20     90s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:54:20     90s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:54:20     90s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:54:20     90s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:54:20     90s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:54:20     90s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:54:20     90s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:54:20     90s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:54:20     90s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:54:20     90s] (I)       --------------------------------------------------------
[06/04 10:54:20     90s] 
[06/04 10:54:20     90s] [NR-eGR] ============ Routing rule table ============
[06/04 10:54:20     90s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:54:20     90s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:54:20     90s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:54:20     90s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:54:20     90s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:54:20     90s] [NR-eGR] ========================================
[06/04 10:54:20     90s] [NR-eGR] 
[06/04 10:54:20     90s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:54:20     90s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:54:20     90s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:54:20     90s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:54:20     90s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:54:20     90s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:54:20     90s] (I)       After initializing Early Global Route syMemory usage = 1154.9 MB
[06/04 10:54:20     90s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Reset routing kernel
[06/04 10:54:20     90s] (I)       Started Global Routing ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       ============= Initialization =============
[06/04 10:54:20     90s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:54:20     90s] (I)       Started Net group 1 ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Build MST ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Generate topology with single threads
[06/04 10:54:20     90s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:54:20     90s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] (I)       ============  Phase 1a Route ============
[06/04 10:54:20     90s] (I)       Started Phase 1a ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Pattern routing ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:54:20     90s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:54:20     90s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] (I)       ============  Phase 1b Route ============
[06/04 10:54:20     90s] (I)       Started Phase 1b ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Monotonic routing ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:54:20     90s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 10:54:20     90s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] (I)       ============  Phase 1c Route ============
[06/04 10:54:20     90s] (I)       Started Phase 1c ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Two level routing ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Level2 Grid: 19 x 18
[06/04 10:54:20     90s] (I)       Started Two Level Routing ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:54:20     90s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] (I)       ============  Phase 1d Route ============
[06/04 10:54:20     90s] (I)       Started Phase 1d ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Detoured routing ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 10:54:20     90s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] (I)       ============  Phase 1e Route ============
[06/04 10:54:20     90s] (I)       Started Phase 1e ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Route legalization ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:54:20     90s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 10:54:20     90s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Layer assignment ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Running layer assignment with 1 threads
[06/04 10:54:20     90s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] (I)       ============  Phase 1l Route ============
[06/04 10:54:20     90s] (I)       Started Phase 1l ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       
[06/04 10:54:20     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:54:20     90s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:54:20     90s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:54:20     90s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:54:20     90s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:54:20     90s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:54:20     90s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:54:20     90s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 10:54:20     90s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 10:54:20     90s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 10:54:20     90s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:54:20     90s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:54:20     90s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 10:54:20     90s] [NR-eGR] 
[06/04 10:54:20     90s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:54:20     90s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:54:20     90s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:54:20     90s] (I)       ============= track Assignment ============
[06/04 10:54:20     90s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Started Track Assignment ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:54:20     90s] (I)       Running track assignment with 1 threads
[06/04 10:54:20     90s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] (I)       Run Multi-thread track assignment
[06/04 10:54:20     90s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] Started Export DB wires ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] Started Export all nets ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] Started Set wire vias ( Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:54:20     90s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:54:20     90s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 10:54:20     90s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 10:54:20     90s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 10:54:20     90s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 10:54:20     90s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 10:54:20     90s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 10:54:20     90s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:54:20     90s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 10:54:20     90s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:54:20     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1154.92 MB )
[06/04 10:54:20     90s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] Rebuilding timing graph...
[06/04 10:54:20     90s] Rebuilding timing graph done.
[06/04 10:54:20     90s] Legalization setup...
[06/04 10:54:20     90s] Using cell based legalization.
[06/04 10:54:20     90s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:54:20     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:1182.5M
[06/04 10:54:20     90s] #spOpts: N=180 
[06/04 10:54:20     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1182.5M
[06/04 10:54:20     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1182.5M
[06/04 10:54:20     90s] Core basic site is Core8T
[06/04 10:54:20     90s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:54:20     90s] SiteArray: use 208,896 bytes
[06/04 10:54:20     90s] SiteArray: current memory after site array memory allocation 1182.5M
[06/04 10:54:20     90s] SiteArray: FP blocked sites are writable
[06/04 10:54:20     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:54:20     90s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1182.5M
[06/04 10:54:20     90s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:1182.5M
[06/04 10:54:20     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1182.5M
[06/04 10:54:20     90s] OPERPROF:     Starting CMU at level 3, MEM:1182.5M
[06/04 10:54:20     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1182.5M
[06/04 10:54:20     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1182.5M
[06/04 10:54:20     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1182.5MB).
[06/04 10:54:20     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1182.5M
[06/04 10:54:20     90s] (I)       Load db... (mem=1182.5M)
[06/04 10:54:20     90s] (I)       Read data from FE... (mem=1182.5M)
[06/04 10:54:20     90s] (I)       Read nodes and places... (mem=1182.5M)
[06/04 10:54:20     90s] (I)       Number of ignored instance 0
[06/04 10:54:20     90s] (I)       Number of inbound cells 0
[06/04 10:54:20     90s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:54:20     90s] (I)       cell height: 4480, count: 2073
[06/04 10:54:20     90s] (I)       Done Read nodes and places (cpu=0.000s, mem=1182.5M)
[06/04 10:54:20     90s] (I)       Read rows... (mem=1182.5M)
[06/04 10:54:20     90s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:54:20     90s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:54:20     90s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:54:20     90s] (I)       Done Read rows (cpu=0.000s, mem=1182.5M)
[06/04 10:54:20     90s] (I)       Done Read data from FE (cpu=0.000s, mem=1182.5M)
[06/04 10:54:20     90s] (I)       Done Load db (cpu=0.000s, mem=1182.5M)
[06/04 10:54:20     90s] (I)       Constructing placeable region... (mem=1182.5M)
[06/04 10:54:20     90s] (I)       Constructing bin map
[06/04 10:54:20     90s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:54:20     90s] (I)       Done constructing bin map
[06/04 10:54:20     90s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:54:20     90s] (I)       Compute region effective width... (mem=1182.5M)
[06/04 10:54:20     90s] (I)       Done Compute region effective width (cpu=0.000s, mem=1182.5M)
[06/04 10:54:20     90s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1182.5M)
[06/04 10:54:20     90s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] Validating CTS configuration...
[06/04 10:54:20     90s] Checking module port directions...
[06/04 10:54:20     90s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:20     90s] Non-default CCOpt properties:
[06/04 10:54:20     90s] route_type is set for at least one object
[06/04 10:54:20     90s] source_max_capacitance is set for at least one object
[06/04 10:54:20     90s] target_insertion_delay is set for at least one object
[06/04 10:54:20     90s] target_max_trans_sdc is set for at least one object
[06/04 10:54:20     90s] update_io_latency: 0 (default: true)
[06/04 10:54:20     90s] Route type trimming info:
[06/04 10:54:20     90s]   No route type modifications were made.
[06/04 10:54:20     90s] Accumulated time to calculate placeable region: 0
[06/04 10:54:20     90s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:54:20     90s] Accumulated time to calculate placeable region: 0
[06/04 10:54:20     90s] (I)       Initializing Steiner engine. 
[06/04 10:54:21     90s] LayerId::1 widthSet size::4
[06/04 10:54:21     90s] LayerId::2 widthSet size::4
[06/04 10:54:21     90s] LayerId::3 widthSet size::4
[06/04 10:54:21     90s] LayerId::4 widthSet size::4
[06/04 10:54:21     90s] LayerId::5 widthSet size::4
[06/04 10:54:21     90s] LayerId::6 widthSet size::2
[06/04 10:54:21     90s] Updating RC grid for preRoute extraction ...
[06/04 10:54:21     90s] Initializing multi-corner capacitance tables ... 
[06/04 10:54:21     90s] Initializing multi-corner resistance tables ...
[06/04 10:54:21     90s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:54:21     90s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:54:21     90s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:54:21     90s] Start AAE Lib Loading. (MEM=1182.52)
[06/04 10:54:21     90s] End AAE Lib Loading. (MEM=1192.06 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:54:21     90s] End AAE Lib Interpolated Model. (MEM=1192.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:54:21     90s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:54:21     90s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:54:21     90s] Non-default CCOpt properties:
[06/04 10:54:21     90s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:54:21     90s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:54:21     90s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:54:21     90s]   source_max_capacitance: 150 (default: auto)
[06/04 10:54:21     90s] For power domain auto-default:
[06/04 10:54:21     90s]   Buffers:     DEL1 
[06/04 10:54:21     90s]   Inverters:   
[06/04 10:54:21     90s]   Clock gates: ICGD1 
[06/04 10:54:21     90s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:54:21     90s] Top Routing info:
[06/04 10:54:21     90s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:54:21     90s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:54:21     90s] Trunk Routing info:
[06/04 10:54:21     90s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:54:21     90s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:54:21     90s] Leaf Routing info:
[06/04 10:54:21     90s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:54:21     90s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:54:21     90s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:54:21     90s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:54:21     90s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:54:21     90s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:54:21     90s]   Buffer unit delay: 0.350ns
[06/04 10:54:21     90s]   Buffer max distance: 40.000um
[06/04 10:54:21     90s] Fastest wire driving cells and distances:
[06/04 10:54:21     90s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:54:21     90s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Logic Sizing Table:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] ----------------------------------------------------------
[06/04 10:54:21     90s] Cell    Instance count    Source    Eligible library cells
[06/04 10:54:21     90s] ----------------------------------------------------------
[06/04 10:54:21     90s]   (empty table)
[06/04 10:54:21     90s] ----------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:54:21     90s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:54:21     90s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:54:21     90s]   Sources:                     pin clk
[06/04 10:54:21     90s]   Total number of sinks:       155
[06/04 10:54:21     90s]   Delay constrained sinks:     147
[06/04 10:54:21     90s]   Non-leaf sinks:              0
[06/04 10:54:21     90s]   Ignore pins:                 0
[06/04 10:54:21     90s]  Timing corner DC_max:setup.late:
[06/04 10:54:21     90s]   Skew target:                 0.000ns
[06/04 10:54:21     90s]   Insertion delay target:      1.000ns
[06/04 10:54:21     90s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 10:54:21     90s]   Sources:                     pin clk
[06/04 10:54:21     90s]   Total number of sinks:       155
[06/04 10:54:21     90s]   Delay constrained sinks:     147
[06/04 10:54:21     90s]   Non-leaf sinks:              0
[06/04 10:54:21     90s]   Ignore pins:                 0
[06/04 10:54:21     90s]  Timing corner DC_max:setup.late:
[06/04 10:54:21     90s]   Skew target:                 0.000ns
[06/04 10:54:21     90s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:54:21     90s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:54:21     90s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:54:21     90s] Primary reporting skew groups are:
[06/04 10:54:21     90s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Clock DAG stats initial state:
[06/04 10:54:21     90s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:54:21     90s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:54:21     90s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:54:21     90s] Clock DAG library cell distribution initial state {count}:
[06/04 10:54:21     90s]   NICGs: AN2D1: 8 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] -----------------------------------------------------------------------------
[06/04 10:54:21     90s] Min ICG    Max ICG    Count    HPWL
[06/04 10:54:21     90s] Depth      Depth               (um)
[06/04 10:54:21     90s] -----------------------------------------------------------------------------
[06/04 10:54:21     90s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:54:21     90s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:54:21     90s] -----------------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:54:21     90s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Layer information for route type default_route_type_leaf:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:54:21     90s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] ME1      N            H          0.327         0.166         0.054
[06/04 10:54:21     90s] ME2      N            V          0.236         0.183         0.043
[06/04 10:54:21     90s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:54:21     90s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:54:21     90s] ME5      N            H          0.236         0.186         0.044
[06/04 10:54:21     90s] ME6      N            V          0.016         0.207         0.003
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:54:21     90s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Layer information for route type default_route_type_nonleaf:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:54:21     90s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] ME1      N            H          0.327         0.237         0.078
[06/04 10:54:21     90s] ME2      N            V          0.236         0.260         0.061
[06/04 10:54:21     90s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:54:21     90s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:54:21     90s] ME5      N            H          0.236         0.274         0.065
[06/04 10:54:21     90s] ME6      N            V          0.016         0.264         0.004
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:54:21     90s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Layer information for route type default_route_type_nonleaf:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:54:21     90s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] ME1      N            H          0.327         0.166         0.054
[06/04 10:54:21     90s] ME2      N            V          0.236         0.183         0.043
[06/04 10:54:21     90s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:54:21     90s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:54:21     90s] ME5      N            H          0.236         0.186         0.044
[06/04 10:54:21     90s] ME6      N            V          0.016         0.207         0.003
[06/04 10:54:21     90s] --------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Via selection for estimated routes (rule default):
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] -------------------------------------------------------------------------
[06/04 10:54:21     90s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:54:21     90s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:54:21     90s] -------------------------------------------------------------------------
[06/04 10:54:21     90s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:54:21     90s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:54:21     90s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:54:21     90s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:54:21     90s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:54:21     90s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:54:21     90s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:54:21     90s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:54:21     90s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:54:21     90s] -------------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Ideal and dont_touch net fanout counts:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] -----------------------------------------------------------
[06/04 10:54:21     90s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:54:21     90s] -----------------------------------------------------------
[06/04 10:54:21     90s]       1            10                      0
[06/04 10:54:21     90s]      11           100                      1
[06/04 10:54:21     90s]     101          1000                      0
[06/04 10:54:21     90s]    1001         10000                      0
[06/04 10:54:21     90s]   10001           +                        0
[06/04 10:54:21     90s] -----------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Top ideal and dont_touch nets by fanout:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] ---------------------
[06/04 10:54:21     90s] Net name    Fanout ()
[06/04 10:54:21     90s] ---------------------
[06/04 10:54:21     90s] clk            27
[06/04 10:54:21     90s] ---------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] No dont_touch hnets found in the clock tree
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Filtering reasons for cell type: buffer
[06/04 10:54:21     90s] =======================================
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:54:21     90s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:54:21     90s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Filtering reasons for cell type: inverter
[06/04 10:54:21     90s] =========================================
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:54:21     90s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:54:21     90s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:54:21     90s] Check the log for details of problem(s) found:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] ---------------------------------------------------
[06/04 10:54:21     90s] Design configuration problems
[06/04 10:54:21     90s] ---------------------------------------------------
[06/04 10:54:21     90s] One or more clock trees have configuration problems
[06/04 10:54:21     90s] ---------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Clock tree configuration problems:
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] ------------------------------------------------------
[06/04 10:54:21     90s] Clock tree    Problem
[06/04 10:54:21     90s] ------------------------------------------------------
[06/04 10:54:21     90s] clk           The maximum transition target is too low
[06/04 10:54:21     90s] ------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:54:21     90s] Runtime done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:54:21     90s] Runtime Report Coverage % = 95.3
[06/04 10:54:21     90s] Runtime Summary
[06/04 10:54:21     90s] ===============
[06/04 10:54:21     90s] Clock Runtime:  (68%) Core CTS           0.15 (Init 0.15, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:54:21     90s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:54:21     90s] Clock Runtime:  (31%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:54:21     90s] Clock Runtime: (100%) Total              0.22
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] Runtime Summary:
[06/04 10:54:21     90s] ================
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] ------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] wall  % time  children  called  name
[06/04 10:54:21     90s] ------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] 0.23  100.00    0.23      0       
[06/04 10:54:21     90s] 0.23  100.00    0.22      1     Runtime
[06/04 10:54:21     90s] 0.02    9.62    0.02      1     CCOpt::Phase::Initialization
[06/04 10:54:21     90s] 0.02    9.60    0.02      1       Check Prerequisites
[06/04 10:54:21     90s] 0.02    8.15    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:54:21     90s] 0.20   85.69    0.14      1     CCOpt::Phase::PreparingToBalance
[06/04 10:54:21     90s] 0.00    0.07    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:54:21     90s] 0.05   21.83    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:54:21     90s] 0.02    7.43    0.00      1       Legalization setup
[06/04 10:54:21     90s] 0.07   30.25    0.00      1       Validating CTS configuration
[06/04 10:54:21     90s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 10:54:21     90s] 0.00    1.95    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:54:21     90s] ------------------------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:54:21     90s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:54:21     90s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:54:21     90s] Set place::cacheFPlanSiteMark to 0
[06/04 10:54:21     90s] All LLGs are deleted
[06/04 10:54:21     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1239.8M
[06/04 10:54:21     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1239.8M
[06/04 10:54:21     90s] 3
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:54:21     90s] Severity  ID               Count  Summary                                  
[06/04 10:54:21     90s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:54:21     90s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:54:21     90s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:54:21     90s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:54:21     90s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:54:21     90s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:54:21     90s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:54:21     90s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:54:21     90s] *** Message Summary: 10 warning(s), 3 error(s)
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] =============================================================================================
[06/04 10:54:21     90s]  Final TAT Report for ccopt_design
[06/04 10:54:21     90s] =============================================================================================
[06/04 10:54:21     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:54:21     90s] ---------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:54:21     90s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:54:21     90s] ---------------------------------------------------------------------------------------------
[06/04 10:54:21     90s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:54:21     90s] ---------------------------------------------------------------------------------------------
[06/04 10:54:21     90s] 
[06/04 10:54:21     90s] #% End ccopt_design (date=06/04 10:54:21, total cpu=0:00:00.3, real=0:00:01.0, peak res=936.2M, current mem=936.2M)
[06/04 10:54:21     90s] 
[06/04 10:59:21    108s] <CMD> encMessage warning 0
[06/04 10:59:21    108s] Suppress "**WARN ..." messages.
[06/04 10:59:21    108s] <CMD> encMessage debug 0
[06/04 10:59:21    108s] <CMD> encMessage info 0
[06/04 10:59:21    108s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:59:21    108s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:59:21    108s] Free PSO.
[06/04 10:59:21    108s] 
[06/04 10:59:21    108s] 
[06/04 10:59:21    108s] Info (SM2C): Status of key globals:
[06/04 10:59:21    108s] 	 MMMC-by-default flow     : 1
[06/04 10:59:21    108s] 	 Default MMMC objs envvar : 0
[06/04 10:59:21    108s] 	 Data portability         : 0
[06/04 10:59:21    108s] 	 MMMC PV Emulation        : 0
[06/04 10:59:21    108s] 	 MMMC debug               : 0
[06/04 10:59:21    108s] 	 Init_Design flow         : 1
[06/04 10:59:21    108s] 
[06/04 10:59:21    108s] 
[06/04 10:59:21    108s] 	 CTE SM2C global          : false
[06/04 10:59:21    108s] 	 Reporting view filter    : false
[06/04 10:59:21    108s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 10:59:22    108s] *** End library_loading (cpu=0.00min, real=0.00min, mem=6.0M, fe_cpu=1.81min, fe_real=24.90min, fe_mem=999.5M) ***
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:59:22    108s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:59:22    108s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:59:22    108s] *** Netlist is unique.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    108s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:59:22    108s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 10:59:22    108s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 10:59:22    108s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 10:59:22    108s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 10:59:22    108s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 10:59:22    108s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:59:22    108s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:59:22    108s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:59:22    109s] Loading place ...
[06/04 10:59:23    109s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:59:23    109s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:59:23    109s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:59:23    109s] timing_enable_default_delay_arc
[06/04 10:59:33    110s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 10:59:33    110s] Reading timing constraints file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc4ipUEc/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:59:33    110s] Current (total cpu=0:01:50, real=0:25:05, peak res=970.6M, current mem=927.7M)
[06/04 10:59:33    110s] INFO (CTE): Constraints read successfully.
[06/04 10:59:33    110s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=941.4M, current mem=941.4M)
[06/04 10:59:33    110s] Current (total cpu=0:01:50, real=0:25:05, peak res=970.6M, current mem=941.4M)
[06/04 10:59:33    110s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:59:33    110s] Current (total cpu=0:01:50, real=0:25:05, peak res=970.6M, current mem=941.4M)
[06/04 10:59:33    110s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:59:33    110s] 
[06/04 10:59:33    110s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 203).
[06/04 10:59:33    110s] 
[06/04 10:59:33    110s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 204).
[06/04 10:59:33    110s] 
[06/04 10:59:34    110s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 WARNING
[06/04 10:59:34    110s] WARNING (CTE-25): Line: 9 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:59:34    110s] 
[06/04 10:59:34    110s] 
[06/04 10:59:34    110s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=941.7M, current mem=941.7M)
[06/04 10:59:34    110s] Current (total cpu=0:01:50, real=0:25:06, peak res=970.6M, current mem=941.7M)
[06/04 10:59:34    110s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc4ipUEc/views/AV_func_max/latency.sdc' ...
[06/04 10:59:34    110s] Reading latency file '/tmp/innovus_temp_44722_eda_host_M9Z9MG/.mmmc4ipUEc/views/AV_func_min/latency.sdc' ...
[06/04 10:59:34    110s] Current (total cpu=0:01:50, real=0:25:06, peak res=970.6M, current mem=941.7M)
[06/04 10:59:34    110s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=942.9M, current mem=942.9M)
[06/04 10:59:34    110s] Current (total cpu=0:01:50, real=0:25:06, peak res=970.6M, current mem=942.9M)
[06/04 10:59:34    110s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:59:34    110s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:59:34    110s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:59:34    110s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:59:34    110s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:59:34    110s] Summary for sequential cells identification: 
[06/04 10:59:34    110s]   Identified SBFF number: 14
[06/04 10:59:34    110s]   Identified MBFF number: 0
[06/04 10:59:34    110s]   Identified SB Latch number: 0
[06/04 10:59:34    110s]   Identified MB Latch number: 0
[06/04 10:59:34    110s]   Not identified SBFF number: 0
[06/04 10:59:34    110s]   Not identified MBFF number: 0
[06/04 10:59:34    110s]   Not identified SB Latch number: 0
[06/04 10:59:34    110s]   Not identified MB Latch number: 0
[06/04 10:59:34    110s]   Number of sequential cells which are not FFs: 13
[06/04 10:59:34    110s]  Visiting view : AV_func_max
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:59:34    110s]  Visiting view : AV_scan_max
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:59:34    110s]  Visiting view : AV_func_min
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:59:34    110s]  Visiting view : AV_scan_min
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:59:34    110s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:59:34    110s]  Setting StdDelay to 58.40
[06/04 10:59:34    110s] Creating Cell Server, finished. 
[06/04 10:59:34    110s] 
[06/04 10:59:34    110s] Reset timing graph...
[06/04 10:59:34    110s] Ignoring AAE DB Resetting ...
[06/04 10:59:34    110s] Reset timing graph done.
[06/04 10:59:34    110s] Ignoring AAE DB Resetting ...
[06/04 10:59:34    110s] Analyzing clock structure...
[06/04 10:59:34    110s] Analyzing clock structure done.
[06/04 10:59:34    110s] Reset timing graph...
[06/04 10:59:34    110s] Ignoring AAE DB Resetting ...
[06/04 10:59:34    110s] Reset timing graph done.
[06/04 10:59:34    110s] Wrote: ../ccopt/ccopt.spec
[06/04 11:00:07    113s] <CMD> get_ccopt_clock_trees
[06/04 11:00:07    113s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 11:00:07    113s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 11:00:07    113s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 11:00:07    113s] Extracting original clock gating for clk...
[06/04 11:00:07    113s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 11:00:07    113s]   Extraction for clk complete.
[06/04 11:00:07    113s] Extracting original clock gating for clk done.
[06/04 11:00:07    113s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.500
[06/04 11:00:07    113s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.500
[06/04 11:00:07    113s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 11:00:07    113s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 11:00:07    113s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 11:00:07    113s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 11:00:07    113s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 11:00:07    113s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 11:00:07    113s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 11:00:07    113s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 11:00:07    113s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 11:00:07    113s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 11:00:07    113s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 11:00:07    113s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 11:00:07    113s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 11:00:07    113s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 11:00:07    113s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 11:00:07    113s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 11:00:07    113s] <CMD> check_ccopt_clock_tree_convergence
[06/04 11:00:07    113s] Checking clock tree convergence...
[06/04 11:00:07    113s] Checking clock tree convergence done.
[06/04 11:00:07    113s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 11:00:16    114s] <CMD> ccopt_design -cts
[06/04 11:00:16    114s] #% Begin ccopt_design (date=06/04 11:00:16, mem=900.1M)
[06/04 11:00:16    114s] Turning off fast DC mode./nRuntime...
[06/04 11:00:16    114s] **INFO: User's settings:
[06/04 11:00:16    114s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 11:00:16    114s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 11:00:16    114s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 11:00:16    114s] setNanoRouteMode -timingEngine                      {}
[06/04 11:00:16    114s] setDesignMode -process                              180
[06/04 11:00:16    114s] setExtractRCMode -coupling_c_th                     3
[06/04 11:00:16    114s] setExtractRCMode -engine                            preRoute
[06/04 11:00:16    114s] setExtractRCMode -relative_c_th                     0.03
[06/04 11:00:16    114s] setExtractRCMode -total_c_th                        5
[06/04 11:00:16    114s] setDelayCalMode -enable_high_fanout                 true
[06/04 11:00:16    114s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 11:00:16    114s] setDelayCalMode -engine                             aae
[06/04 11:00:16    114s] setDelayCalMode -ignoreNetLoad                      false
[06/04 11:00:16    114s] setPlaceMode -maxRouteLayer                         6
[06/04 11:00:16    114s] setPlaceMode -place_detail_check_route              false
[06/04 11:00:16    114s] setPlaceMode -place_detail_preserve_routing         true
[06/04 11:00:16    114s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 11:00:16    114s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 11:00:16    114s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 11:00:16    114s] setPlaceMode -place_global_cong_effort              auto
[06/04 11:00:16    114s] setPlaceMode -place_global_ignore_scan              true
[06/04 11:00:16    114s] setPlaceMode -place_global_ignore_spare             true
[06/04 11:00:16    114s] setPlaceMode -place_global_module_aware_spare       false
[06/04 11:00:16    114s] setPlaceMode -place_global_place_io_pins            true
[06/04 11:00:16    114s] setPlaceMode -place_global_reorder_scan             false
[06/04 11:00:16    114s] setPlaceMode -powerDriven                           false
[06/04 11:00:16    114s] setPlaceMode -timingDriven                          true
[06/04 11:00:16    114s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 11:00:16    114s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 11:00:16    114s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 11:00:16    114s] Set place::cacheFPlanSiteMark to 1
[06/04 11:00:16    114s] CCOpt::Phase::Initialization...
[06/04 11:00:16    114s] Check Prerequisites...
[06/04 11:00:16    114s] Leaving CCOpt scope - CheckPlace...
[06/04 11:00:16    114s] OPERPROF: Starting checkPlace at level 1, MEM:1152.3M
[06/04 11:00:16    114s] #spOpts: N=180 
[06/04 11:00:16    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1152.3M
[06/04 11:00:16    114s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1152.3M
[06/04 11:00:16    114s] Core basic site is Core8T
[06/04 11:00:16    114s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:00:16    114s] SiteArray: use 208,896 bytes
[06/04 11:00:16    114s] SiteArray: current memory after site array memory allocation 1160.3M
[06/04 11:00:16    114s] SiteArray: FP blocked sites are writable
[06/04 11:00:16    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.004, MEM:1160.3M
[06/04 11:00:16    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1160.3M
[06/04 11:00:16    114s] Begin checking placement ... (start mem=1152.3M, init mem=1160.3M)
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ...checkPlace normal is done!
[06/04 11:00:16    114s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1160.3M
[06/04 11:00:16    114s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1160.3M
[06/04 11:00:16    114s] *info: Placed = 2073          
[06/04 11:00:16    114s] *info: Unplaced = 0           
[06/04 11:00:16    114s] Placement Density:58.72%(46408/79027)
[06/04 11:00:16    114s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 11:00:16    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1160.3M
[06/04 11:00:16    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1160.3M
[06/04 11:00:16    114s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1160.3M)
[06/04 11:00:16    114s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.018, MEM:1160.3M
[06/04 11:00:16    114s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 11:00:16    114s]  * CCOpt property update_io_latency is false
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] Executing ccopt post-processing.
[06/04 11:00:16    114s] Synthesizing clock trees with CCOpt...
[06/04 11:00:16    114s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:00:16    114s] CCOpt::Phase::PreparingToBalance...
[06/04 11:00:16    114s] Leaving CCOpt scope - Initializing power interface...
[06/04 11:00:16    114s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Positive (advancing) pin insertion delays
[06/04 11:00:16    114s] =========================================
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Negative (delaying) pin insertion delays
[06/04 11:00:16    114s] ========================================
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:00:16    114s] Notify start of optimization...
[06/04 11:00:16    114s] Notify start of optimization done.
[06/04 11:00:16    114s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 11:00:16    114s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:00:16    114s] All LLGs are deleted
[06/04 11:00:16    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1164.0M
[06/04 11:00:16    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1164.0M
[06/04 11:00:16    114s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:00:16    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=1164.0M
[06/04 11:00:16    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=1164.0M
[06/04 11:00:16    114s] (I)       Started Loading and Dumping File ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Reading DB...
[06/04 11:00:16    114s] (I)       Read data from FE... (mem=1164.0M)
[06/04 11:00:16    114s] (I)       Read nodes and places... (mem=1164.0M)
[06/04 11:00:16    114s] (I)       Done Read nodes and places (cpu=0.010s, mem=1164.0M)
[06/04 11:00:16    114s] (I)       Read nets... (mem=1164.0M)
[06/04 11:00:16    114s] (I)       Done Read nets (cpu=0.000s, mem=1164.0M)
[06/04 11:00:16    114s] (I)       Done Read data from FE (cpu=0.010s, mem=1164.0M)
[06/04 11:00:16    114s] (I)       before initializing RouteDB syMemory usage = 1164.0 MB
[06/04 11:00:16    114s] (I)       == Non-default Options ==
[06/04 11:00:16    114s] (I)       Maximum routing layer                              : 6
[06/04 11:00:16    114s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:00:16    114s] (I)       Use row-based GCell size
[06/04 11:00:16    114s] (I)       GCell unit size  : 4480
[06/04 11:00:16    114s] (I)       GCell multiplier : 1
[06/04 11:00:16    114s] (I)       build grid graph
[06/04 11:00:16    114s] (I)       build grid graph start
[06/04 11:00:16    114s] [NR-eGR] Track table information for default rule: 
[06/04 11:00:16    114s] [NR-eGR] ME1 has no routable track
[06/04 11:00:16    114s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:00:16    114s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:00:16    114s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:00:16    114s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:00:16    114s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:00:16    114s] (I)       build grid graph end
[06/04 11:00:16    114s] (I)       ===========================================================================
[06/04 11:00:16    114s] (I)       == Report All Rule Vias ==
[06/04 11:00:16    114s] (I)       ===========================================================================
[06/04 11:00:16    114s] (I)        Via Rule : (Default)
[06/04 11:00:16    114s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:00:16    114s] (I)       ---------------------------------------------------------------------------
[06/04 11:00:16    114s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:00:16    114s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:00:16    114s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:00:16    114s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:00:16    114s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:00:16    114s] (I)       ===========================================================================
[06/04 11:00:16    114s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Num PG vias on layer 2 : 0
[06/04 11:00:16    114s] (I)       Num PG vias on layer 3 : 0
[06/04 11:00:16    114s] (I)       Num PG vias on layer 4 : 0
[06/04 11:00:16    114s] (I)       Num PG vias on layer 5 : 0
[06/04 11:00:16    114s] (I)       Num PG vias on layer 6 : 0
[06/04 11:00:16    114s] [NR-eGR] Read 9034 PG shapes
[06/04 11:00:16    114s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:00:16    114s] [NR-eGR] #Instance Blockages : 0
[06/04 11:00:16    114s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:00:16    114s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:00:16    114s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:00:16    114s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:00:16    114s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:00:16    114s] (I)       readDataFromPlaceDB
[06/04 11:00:16    114s] (I)       Read net information..
[06/04 11:00:16    114s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 11:00:16    114s] (I)       Read testcase time = 0.000 seconds
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] (I)       early_global_route_priority property id does not exist.
[06/04 11:00:16    114s] (I)       Start initializing grid graph
[06/04 11:00:16    114s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:00:16    114s] (I)       End initializing grid graph
[06/04 11:00:16    114s] (I)       Model blockages into capacity
[06/04 11:00:16    114s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 11:00:16    114s] (I)       Started Modeling ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 11:00:16    114s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 11:00:16    114s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 11:00:16    114s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 11:00:16    114s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:00:16    114s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       -- layer congestion ratio --
[06/04 11:00:16    114s] (I)       Layer 1 : 0.100000
[06/04 11:00:16    114s] (I)       Layer 2 : 0.700000
[06/04 11:00:16    114s] (I)       Layer 3 : 0.700000
[06/04 11:00:16    114s] (I)       Layer 4 : 0.700000
[06/04 11:00:16    114s] (I)       Layer 5 : 0.700000
[06/04 11:00:16    114s] (I)       Layer 6 : 0.700000
[06/04 11:00:16    114s] (I)       ----------------------------
[06/04 11:00:16    114s] (I)       Number of ignored nets = 0
[06/04 11:00:16    114s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:00:16    114s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:00:16    114s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:00:16    114s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:00:16    114s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:00:16    114s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:00:16    114s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:00:16    114s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:00:16    114s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:00:16    114s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 11:00:16    114s] (I)       Before initializing Early Global Route syMemory usage = 1164.0 MB
[06/04 11:00:16    114s] (I)       Ndr track 0 does not exist
[06/04 11:00:16    114s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:00:16    114s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:00:16    114s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:00:16    114s] (I)       Site width          :   560  (dbu)
[06/04 11:00:16    114s] (I)       Row height          :  4480  (dbu)
[06/04 11:00:16    114s] (I)       GCell width         :  4480  (dbu)
[06/04 11:00:16    114s] (I)       GCell height        :  4480  (dbu)
[06/04 11:00:16    114s] (I)       Grid                :    93    90     6
[06/04 11:00:16    114s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:00:16    114s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:00:16    114s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:00:16    114s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:00:16    114s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:00:16    114s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:00:16    114s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:00:16    114s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:00:16    114s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:00:16    114s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:00:16    114s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:00:16    114s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:00:16    114s] (I)       --------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] [NR-eGR] ============ Routing rule table ============
[06/04 11:00:16    114s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 11:00:16    114s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:00:16    114s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:00:16    114s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:00:16    114s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:00:16    114s] [NR-eGR] ========================================
[06/04 11:00:16    114s] [NR-eGR] 
[06/04 11:00:16    114s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:00:16    114s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:00:16    114s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:00:16    114s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:00:16    114s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:00:16    114s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:00:16    114s] (I)       After initializing Early Global Route syMemory usage = 1164.0 MB
[06/04 11:00:16    114s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Reset routing kernel
[06/04 11:00:16    114s] (I)       Started Global Routing ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       ============= Initialization =============
[06/04 11:00:16    114s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 11:00:16    114s] (I)       Started Net group 1 ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Build MST ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Generate topology with single threads
[06/04 11:00:16    114s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:00:16    114s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] (I)       ============  Phase 1a Route ============
[06/04 11:00:16    114s] (I)       Started Phase 1a ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Pattern routing ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 11:00:16    114s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 11:00:16    114s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] (I)       ============  Phase 1b Route ============
[06/04 11:00:16    114s] (I)       Started Phase 1b ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Monotonic routing ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 11:00:16    114s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 11:00:16    114s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] (I)       ============  Phase 1c Route ============
[06/04 11:00:16    114s] (I)       Started Phase 1c ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Two level routing ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Level2 Grid: 19 x 18
[06/04 11:00:16    114s] (I)       Started Two Level Routing ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:00:16    114s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] (I)       ============  Phase 1d Route ============
[06/04 11:00:16    114s] (I)       Started Phase 1d ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Detoured routing ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:00:16    114s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] (I)       ============  Phase 1e Route ============
[06/04 11:00:16    114s] (I)       Started Phase 1e ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Route legalization ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 11:00:16    114s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 11:00:16    114s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Layer assignment ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Running layer assignment with 1 threads
[06/04 11:00:16    114s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] (I)       ============  Phase 1l Route ============
[06/04 11:00:16    114s] (I)       Started Phase 1l ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       
[06/04 11:00:16    114s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:00:16    114s] [NR-eGR]                        OverCon           OverCon            
[06/04 11:00:16    114s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 11:00:16    114s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 11:00:16    114s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:00:16    114s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:00:16    114s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 11:00:16    114s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 11:00:16    114s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 11:00:16    114s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 11:00:16    114s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:00:16    114s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:00:16    114s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 11:00:16    114s] [NR-eGR] 
[06/04 11:00:16    114s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 11:00:16    114s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 11:00:16    114s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 11:00:16    114s] (I)       ============= track Assignment ============
[06/04 11:00:16    114s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Started Track Assignment ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:00:16    114s] (I)       Running track assignment with 1 threads
[06/04 11:00:16    114s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] (I)       Run Multi-thread track assignment
[06/04 11:00:16    114s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] Started Export DB wires ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] Started Export all nets ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] Started Set wire vias ( Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:00:16    114s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 11:00:16    114s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 11:00:16    114s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 11:00:16    114s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 11:00:16    114s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 11:00:16    114s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 11:00:16    114s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 11:00:16    114s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:00:16    114s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 11:00:16    114s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:00:16    114s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1164.04 MB )
[06/04 11:00:16    114s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:00:16    114s] Rebuilding timing graph...
[06/04 11:00:16    114s] Rebuilding timing graph done.
[06/04 11:00:16    114s] Legalization setup...
[06/04 11:00:16    114s] Using cell based legalization.
[06/04 11:00:16    114s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:00:16    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:1191.1M
[06/04 11:00:16    114s] #spOpts: N=180 
[06/04 11:00:16    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1191.1M
[06/04 11:00:16    114s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1191.1M
[06/04 11:00:16    114s] Core basic site is Core8T
[06/04 11:00:16    114s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:00:16    114s] SiteArray: use 208,896 bytes
[06/04 11:00:16    114s] SiteArray: current memory after site array memory allocation 1191.1M
[06/04 11:00:16    114s] SiteArray: FP blocked sites are writable
[06/04 11:00:16    114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:00:16    114s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1191.1M
[06/04 11:00:16    114s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1191.1M
[06/04 11:00:16    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1191.1M
[06/04 11:00:16    114s] OPERPROF:     Starting CMU at level 3, MEM:1191.1M
[06/04 11:00:16    114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1191.1M
[06/04 11:00:16    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1191.1M
[06/04 11:00:16    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1191.1MB).
[06/04 11:00:16    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1191.1M
[06/04 11:00:16    114s] (I)       Load db... (mem=1191.1M)
[06/04 11:00:16    114s] (I)       Read data from FE... (mem=1191.1M)
[06/04 11:00:16    114s] (I)       Read nodes and places... (mem=1191.1M)
[06/04 11:00:16    114s] (I)       Number of ignored instance 0
[06/04 11:00:16    114s] (I)       Number of inbound cells 0
[06/04 11:00:16    114s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 11:00:16    114s] (I)       cell height: 4480, count: 2073
[06/04 11:00:16    114s] (I)       Done Read nodes and places (cpu=0.000s, mem=1191.1M)
[06/04 11:00:16    114s] (I)       Read rows... (mem=1191.1M)
[06/04 11:00:16    114s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 11:00:16    114s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 11:00:16    114s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 11:00:16    114s] (I)       Done Read rows (cpu=0.000s, mem=1191.1M)
[06/04 11:00:16    114s] (I)       Done Read data from FE (cpu=0.000s, mem=1191.1M)
[06/04 11:00:16    114s] (I)       Done Load db (cpu=0.000s, mem=1191.1M)
[06/04 11:00:16    114s] (I)       Constructing placeable region... (mem=1191.1M)
[06/04 11:00:16    114s] (I)       Constructing bin map
[06/04 11:00:16    114s] (I)       Initialize bin information with width=44800 height=44800
[06/04 11:00:16    114s] (I)       Done constructing bin map
[06/04 11:00:16    114s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 11:00:16    114s] (I)       Compute region effective width... (mem=1191.1M)
[06/04 11:00:16    114s] (I)       Done Compute region effective width (cpu=0.000s, mem=1191.1M)
[06/04 11:00:16    114s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1191.1M)
[06/04 11:00:16    114s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] Validating CTS configuration...
[06/04 11:00:16    114s] Checking module port directions...
[06/04 11:00:16    114s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] Non-default CCOpt properties:
[06/04 11:00:16    114s] route_type is set for at least one object
[06/04 11:00:16    114s] source_max_capacitance is set for at least one object
[06/04 11:00:16    114s] target_insertion_delay is set for at least one object
[06/04 11:00:16    114s] target_max_trans_sdc is set for at least one object
[06/04 11:00:16    114s] update_io_latency: 0 (default: true)
[06/04 11:00:16    114s] Route type trimming info:
[06/04 11:00:16    114s]   No route type modifications were made.
[06/04 11:00:16    114s] Accumulated time to calculate placeable region: 0
[06/04 11:00:16    114s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 11:00:16    114s] Accumulated time to calculate placeable region: 0
[06/04 11:00:16    114s] (I)       Initializing Steiner engine. 
[06/04 11:00:16    114s] LayerId::1 widthSet size::4
[06/04 11:00:16    114s] LayerId::2 widthSet size::4
[06/04 11:00:16    114s] LayerId::3 widthSet size::4
[06/04 11:00:16    114s] LayerId::4 widthSet size::4
[06/04 11:00:16    114s] LayerId::5 widthSet size::4
[06/04 11:00:16    114s] LayerId::6 widthSet size::2
[06/04 11:00:16    114s] Updating RC grid for preRoute extraction ...
[06/04 11:00:16    114s] Initializing multi-corner capacitance tables ... 
[06/04 11:00:16    114s] Initializing multi-corner resistance tables ...
[06/04 11:00:16    114s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:00:16    114s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:00:16    114s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:00:16    114s] Start AAE Lib Loading. (MEM=1191.14)
[06/04 11:00:16    114s] End AAE Lib Loading. (MEM=1200.68 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 11:00:16    114s] End AAE Lib Interpolated Model. (MEM=1200.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:00:16    114s] Clock tree balancer configuration for clock_tree clk:
[06/04 11:00:16    114s] Non-default CCOpt properties:
[06/04 11:00:16    114s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 11:00:16    114s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 11:00:16    114s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 11:00:16    114s]   source_max_capacitance: 150 (default: auto)
[06/04 11:00:16    114s] For power domain auto-default:
[06/04 11:00:16    114s]   Buffers:     DEL1 
[06/04 11:00:16    114s]   Inverters:   
[06/04 11:00:16    114s]   Clock gates: ICGD1 
[06/04 11:00:16    114s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 11:00:16    114s] Top Routing info:
[06/04 11:00:16    114s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:00:16    114s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 11:00:16    114s] Trunk Routing info:
[06/04 11:00:16    114s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:00:16    114s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:00:16    114s] Leaf Routing info:
[06/04 11:00:16    114s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:00:16    114s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:00:16    114s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 11:00:16    114s]   Slew time target (leaf):    0.500ns (Too low; min: 1.150ns)
[06/04 11:00:16    114s]   Slew time target (trunk):   0.500ns (Too low; min: 1.150ns)
[06/04 11:00:16    114s]   Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[06/04 11:00:16    114s]   Buffer unit delay: 0.414ns
[06/04 11:00:16    114s]   Buffer max distance: 180.496um
[06/04 11:00:16    114s] Fastest wire driving cells and distances:
[06/04 11:00:16    114s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=180.496um, saturatedSlew=0.448ns, speed=420.541um per ns, cellArea=69.497um^2 per 1000um}
[06/04 11:00:16    114s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=286.610um, saturatedSlew=0.441ns, speed=450.079um per ns, cellArea=201.327um^2 per 1000um}
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Logic Sizing Table:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ----------------------------------------------------------
[06/04 11:00:16    114s] Cell    Instance count    Source    Eligible library cells
[06/04 11:00:16    114s] ----------------------------------------------------------
[06/04 11:00:16    114s]   (empty table)
[06/04 11:00:16    114s] ----------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:00:16    114s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:00:16    114s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 11:00:16    114s]   Sources:                     pin clk
[06/04 11:00:16    114s]   Total number of sinks:       155
[06/04 11:00:16    114s]   Delay constrained sinks:     147
[06/04 11:00:16    114s]   Non-leaf sinks:              0
[06/04 11:00:16    114s]   Ignore pins:                 0
[06/04 11:00:16    114s]  Timing corner DC_max:setup.late:
[06/04 11:00:16    114s]   Skew target:                 0.000ns
[06/04 11:00:16    114s]   Insertion delay target:      1.000ns
[06/04 11:00:16    114s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 11:00:16    114s]   Sources:                     pin clk
[06/04 11:00:16    114s]   Total number of sinks:       155
[06/04 11:00:16    114s]   Delay constrained sinks:     147
[06/04 11:00:16    114s]   Non-leaf sinks:              0
[06/04 11:00:16    114s]   Ignore pins:                 0
[06/04 11:00:16    114s]  Timing corner DC_max:setup.late:
[06/04 11:00:16    114s]   Skew target:                 0.000ns
[06/04 11:00:16    114s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:00:16    114s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:00:16    114s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:00:16    114s] Primary reporting skew groups are:
[06/04 11:00:16    114s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Clock DAG stats initial state:
[06/04 11:00:16    114s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:00:16    114s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 11:00:16    114s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 11:00:16    114s] Clock DAG library cell distribution initial state {count}:
[06/04 11:00:16    114s]   NICGs: AN2D1: 8 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Distribution of half-perimeter wire length by ICG depth:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] -----------------------------------------------------------------------------
[06/04 11:00:16    114s] Min ICG    Max ICG    Count    HPWL
[06/04 11:00:16    114s] Depth      Depth               (um)
[06/04 11:00:16    114s] -----------------------------------------------------------------------------
[06/04 11:00:16    114s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 11:00:16    114s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 11:00:16    114s] -----------------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:00:16    114s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Layer information for route type default_route_type_leaf:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:00:16    114s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] ME1      N            H          0.327         0.166         0.054
[06/04 11:00:16    114s] ME2      N            V          0.236         0.183         0.043
[06/04 11:00:16    114s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:00:16    114s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:00:16    114s] ME5      N            H          0.236         0.186         0.044
[06/04 11:00:16    114s] ME6      N            V          0.016         0.207         0.003
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:00:16    114s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Layer information for route type default_route_type_nonleaf:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:00:16    114s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] ME1      N            H          0.327         0.237         0.078
[06/04 11:00:16    114s] ME2      N            V          0.236         0.260         0.061
[06/04 11:00:16    114s] ME3      Y            H          0.236         0.281         0.066
[06/04 11:00:16    114s] ME4      Y            V          0.236         0.261         0.062
[06/04 11:00:16    114s] ME5      N            H          0.236         0.274         0.065
[06/04 11:00:16    114s] ME6      N            V          0.016         0.264         0.004
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:00:16    114s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Layer information for route type default_route_type_nonleaf:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:00:16    114s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] ME1      N            H          0.327         0.166         0.054
[06/04 11:00:16    114s] ME2      N            V          0.236         0.183         0.043
[06/04 11:00:16    114s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:00:16    114s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:00:16    114s] ME5      N            H          0.236         0.186         0.044
[06/04 11:00:16    114s] ME6      N            V          0.016         0.207         0.003
[06/04 11:00:16    114s] --------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Via selection for estimated routes (rule default):
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] -------------------------------------------------------------------------
[06/04 11:00:16    114s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 11:00:16    114s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 11:00:16    114s] -------------------------------------------------------------------------
[06/04 11:00:16    114s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 11:00:16    114s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 11:00:16    114s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 11:00:16    114s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 11:00:16    114s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:00:16    114s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 11:00:16    114s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:00:16    114s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 11:00:16    114s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 11:00:16    114s] -------------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Ideal and dont_touch net fanout counts:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] -----------------------------------------------------------
[06/04 11:00:16    114s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 11:00:16    114s] -----------------------------------------------------------
[06/04 11:00:16    114s]       1            10                      0
[06/04 11:00:16    114s]      11           100                      1
[06/04 11:00:16    114s]     101          1000                      0
[06/04 11:00:16    114s]    1001         10000                      0
[06/04 11:00:16    114s]   10001           +                        0
[06/04 11:00:16    114s] -----------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Top ideal and dont_touch nets by fanout:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ---------------------
[06/04 11:00:16    114s] Net name    Fanout ()
[06/04 11:00:16    114s] ---------------------
[06/04 11:00:16    114s] clk            27
[06/04 11:00:16    114s] ---------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] No dont_touch hnets found in the clock tree
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Filtering reasons for cell type: buffer
[06/04 11:00:16    114s] =======================================
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:00:16    114s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 11:00:16    114s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Filtering reasons for cell type: inverter
[06/04 11:00:16    114s] =========================================
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:00:16    114s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 11:00:16    114s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] CCOpt configuration status: cannot run ccopt_design.
[06/04 11:00:16    114s] Check the log for details of problem(s) found:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ---------------------------------------------------
[06/04 11:00:16    114s] Design configuration problems
[06/04 11:00:16    114s] ---------------------------------------------------
[06/04 11:00:16    114s] One or more clock trees have configuration problems
[06/04 11:00:16    114s] ---------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Clock tree configuration problems:
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ------------------------------------------------------
[06/04 11:00:16    114s] Clock tree    Problem
[06/04 11:00:16    114s] ------------------------------------------------------
[06/04 11:00:16    114s] clk           The maximum transition target is too low
[06/04 11:00:16    114s] ------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:00:16    114s] Runtime done. (took cpu=0:00:00.3 real=0:00:00.2)
[06/04 11:00:16    114s] Runtime Report Coverage % = 95.4
[06/04 11:00:16    114s] Runtime Summary
[06/04 11:00:16    114s] ===============
[06/04 11:00:16    114s] Clock Runtime:  (70%) Core CTS           0.17 (Init 0.17, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 11:00:16    114s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 11:00:16    114s] Clock Runtime:  (29%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 11:00:16    114s] Clock Runtime: (100%) Total              0.24
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] Runtime Summary:
[06/04 11:00:16    114s] ================
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] ------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] wall  % time  children  called  name
[06/04 11:00:16    114s] ------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] 0.25  100.00    0.25      0       
[06/04 11:00:16    114s] 0.25  100.00    0.24      1     Runtime
[06/04 11:00:16    114s] 0.02    8.85    0.02      1     CCOpt::Phase::Initialization
[06/04 11:00:16    114s] 0.02    8.84    0.02      1       Check Prerequisites
[06/04 11:00:16    114s] 0.02    7.37    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 11:00:16    114s] 0.21   86.58    0.15      1     CCOpt::Phase::PreparingToBalance
[06/04 11:00:16    114s] 0.00    0.07    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 11:00:16    114s] 0.05   21.08    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 11:00:16    114s] 0.02    6.95    0.00      1       Legalization setup
[06/04 11:00:16    114s] 0.08   34.34    0.00      1       Validating CTS configuration
[06/04 11:00:16    114s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 11:00:16    114s] 0.00    1.66    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:00:16    114s] ------------------------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:00:16    114s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:00:16    114s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 11:00:16    114s] Set place::cacheFPlanSiteMark to 0
[06/04 11:00:16    114s] All LLGs are deleted
[06/04 11:00:16    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1248.4M
[06/04 11:00:16    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1248.4M
[06/04 11:00:16    114s] 3
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] *** Summary of all messages that are not suppressed in this session:
[06/04 11:00:16    114s] Severity  ID               Count  Summary                                  
[06/04 11:00:16    114s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 11:00:16    114s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 11:00:16    114s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 11:00:16    114s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 11:00:16    114s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 11:00:16    114s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 11:00:16    114s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 11:00:16    114s] *** Message Summary: 10 warning(s), 2 error(s)
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] =============================================================================================
[06/04 11:00:16    114s]  Final TAT Report for ccopt_design
[06/04 11:00:16    114s] =============================================================================================
[06/04 11:00:16    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:00:16    114s] ---------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:00:16    114s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:00:16    114s] ---------------------------------------------------------------------------------------------
[06/04 11:00:16    114s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:00:16    114s] ---------------------------------------------------------------------------------------------
[06/04 11:00:16    114s] 
[06/04 11:00:16    114s] #% End ccopt_design (date=06/04 11:00:16, total cpu=0:00:00.3, real=0:00:00.0, peak res=946.5M, current mem=946.5M)
[06/04 11:00:16    114s] 
[06/04 11:05:19    130s] <CMD> selectWire 50.2200 26.2000 53.2200 374.7600 3 VDD
[06/04 11:05:23    130s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/04 11:05:23    130s] Innovus terminated by user interrupt.
[06/04 11:05:23    130s] 
[06/04 11:05:23    130s] *** Memory Usage v#1 (Current mem = 1210.379M, initial mem = 268.238M) ***
[06/04 11:05:23    130s] 
[06/04 11:05:23    130s] *** Summary of all messages that are not suppressed in this session:
[06/04 11:05:23    130s] Severity  ID               Count  Summary                                  
[06/04 11:05:23    130s] WARNING   IMPFP-3961         140  The techSite '%s' has no related standar...
[06/04 11:05:23    130s] WARNING   IMPEXT-6202          7  In addition to the technology file, the ...
[06/04 11:05:23    130s] WARNING   IMPVL-159         1554  Pin '%s' of cell '%s' is defined in LEF ...
[06/04 11:05:23    130s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[06/04 11:05:23    130s] WARNING   IMPSP-105           39  'setPlaceMode -maxRouteLayer' will becom...
[06/04 11:05:23    130s] WARNING   IMPOPT-3602         35  The specified path group name %s is not ...
[06/04 11:05:23    130s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[06/04 11:05:23    130s] ERROR     IMPCCOPT-2048        2  Clock tree extraction failed. Reason %s....
[06/04 11:05:23    130s] WARNING   IMPCCOPT-2314        8  CCOpt found %u clock tree nets marked as...
[06/04 11:05:23    130s] WARNING   IMPCCOPT-1361       24  Routing configuration for %s nets in clo...
[06/04 11:05:23    130s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/04 11:05:23    130s] ERROR     IMPCCOPT-2196        8  Cannot run ccopt_design because the comm...
[06/04 11:05:23    130s] WARNING   IMPCCOPT-1184        8  The library has no usable balanced %ss f...
[06/04 11:05:23    130s] ERROR     IMPCCOPT-1209        7  Non-leaf slew time target of %s%s is too...
[06/04 11:05:23    130s] WARNING   IMPCCOPT-2015        8  %s will not update I/O latencies for the...
[06/04 11:05:23    130s] ERROR     IMPCCOPT-1013        8  The target_max_trans is too low for at l...
[06/04 11:05:23    130s] ERROR     IMPOAX-124           8  OpenAccess (OA) shared library installat...
[06/04 11:05:23    130s] ERROR     IMPOAX-332           8  Failed to initialize OpenAccess (OA) dat...
[06/04 11:05:23    130s] WARNING   IMPCTE-107           7  The following globals have been obsolete...
[06/04 11:05:23    130s] WARNING   IMPIMEX-4017         6  freeDesign cannot reset some internal st...
[06/04 11:05:23    130s] ERROR     TCLCMD-290           8  Could not find technology library '%s'   
[06/04 11:05:23    130s] WARNING   TCLCMD-1014          7  The SDC set_operating_conditions asserti...
[06/04 11:05:23    130s] WARNING   TCLCMD-1461         10  Skipped unsupported command: %s          
[06/04 11:05:23    130s] WARNING   TCLNL-330           20  set_input_delay on clock root '%s' is no...
[06/04 11:05:23    130s] *** Message Summary: 1876 warning(s), 49 error(s)
[06/04 11:05:23    130s] 
[06/04 11:05:23    130s] --- Ending "Innovus" (totcpu=0:02:11, real=0:30:55, mem=1210.4M) ---
