// Seed: 1478270358
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd21,
    parameter id_11 = 32'd19,
    parameter id_17 = 32'd84,
    parameter id_3  = 32'd37,
    parameter id_7  = 32'd98
) (
    output tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire _id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri _id_7[id_3 : -1],
    input tri1 id_8,
    input tri id_9,
    input tri0 _id_10
    , id_13 = 1,
    output tri0 _id_11
);
  logic [7:0][1  ?  id_7  +  -1 : id_10] id_14;
  ;
  struct packed {logic id_15;} id_16;
  assign id_13[1] = id_6;
  parameter id_17 = 1;
  logic id_18;
  wire id_19, id_20, id_21;
  wire [1 : id_3  -  -1] id_22[1 : id_11];
  defparam id_17 = id_17;
  assign id_16 = 1;
  assign id_0  = id_9 && id_7;
  assign id_5  = -1;
  genvar id_23;
  module_0 modCall_1 ();
endmodule
