### Database
+ [OpenEDI](https://gitee.com/niiceda/open-edi/) (NiiCEDA), under [BSD 3-clause License](https://gitee.com/niiceda/open-edi/blob/master/License)
  - An open-source electronic data infrastructure for VLSI design automation.
+ [OpenDB](https://github.com/The-OpenROAD-Project/OpenDB), under [BSD 3-Clause License](https://github.com/The-OpenROAD-Project/OpenDB/blob/master/LICENSE)
  - OpenDB is a design database to support tools for physical chip design.
+ [LibrEDA DB](https://codeberg.org/LibrEDA/libreda-db) (Thomas Kramer), under [GNU Affero General Public License v3.0](https://codeberg.org/LibrEDA/libreda-db/src/branch/main/LICENSE)
  - LibrEDA DB is a collection of data structures for chip layouts and netlists.

### HDL (Verilog, VHDL, etc.)
+ [SystemVerilog support for Yosys](https://github.com/antmicro/yosys-systemverilog) (Antmicro), under [Apache License 2.0](https://github.com/antmicro/yosys-systemverilog/blob/master/LICENSE)
  - This repository puts together all the moving parts needed to get SystemVerilog support enabled in Yosys.
+ [Icarus Verilog](https://github.com/steveicarus/iverilog) (Stephen Williams), under [GNU Lesser General Public License v2.1](https://github.com/steveicarus/iverilog/blob/master/COPYING)
  - A Verilog simulation and synthesis tool compiling source code written in Verilog (IEEE-1364) into some target format.
+ [moore](https://github.com/fabianschuiki/moore) (Fabian Schuiki), under dual licensing: [Apache License 2.0](https://github.com/fabianschuiki/moore/blob/master/LICENSE-APACHE) or [MIT License](https://github.com/fabianschuiki/moore/blob/master/LICENSE-MIT)
  - Moore is a compiler for hardware description languages that outputs llhd assembly, with a focus on usability, clear error reporting, and completeness.
+ [slang](https://github.com/MikePopoloski/slang) (Michael Popoloski), under [MIT License](https://github.com/MikePopoloski/slang/blob/master/LICENSE)
  - Slang is a software library that provides various components for lexing, parsing, type checking, and elaborating SystemVerilog code.
+ [Surelog](https://github.com/chipsalliance/Surelog) (CHIPS Alliance), under [Apache License 2.0](https://github.com/chipsalliance/Surelog/blob/master/LICENSE)
  - SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.
+ [sv2v](https://github.com/zachjs/sv2v) (Zachary Snow), under [BSD 3-Clause License](https://github.com/zachjs/sv2v/blob/master/LICENSE)
  - sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
+ [sv-parser](https://github.com/dalance/sv-parser), under dual licensing: [Apache License 2.0](https://github.com/dalance/sv-parser/blob/master/LICENSE-APACHE) or [MIT License](https://github.com/dalance/sv-parser/blob/master/LICENSE-MIT)
  - SystemVerilog parser library fully compliant with IEEE 1800-2017.
+ [tree-sitter-verilog](https://github.com/tree-sitter/tree-sitter-verilog), under [MIT License](https://github.com/tree-sitter/tree-sitter-verilog/blob/master/LICENSE)
  - Verilog grammar for tree-sitter.
+ [verible](https://github.com/google/verible) (Google), under [Apache License 2.0](https://github.com/google/verible/blob/master/LICENSE)
  - Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.
+ [EpicSim](https://github.com/x-epic/EpicSim) (X-EPIC), under [GNU Lesser General Public License v2.1](https://github.com/x-epic/EpicSim/blob/master/LICENSE)
  - A Verilog compiler.
+ [verilog-parser](https://github.com/ben-marshall/verilog-parser), a parser for the IEEE 1364-2001 verilog standard
+ [pyverilog](https://pypi.org/project/pyverilog), a hardware design processing toolkit for Verilog HDL including verilog parser, dataflow analyzer, control-flow analyzer and code generator
+ [verilog](https://github.com/tomahawkins/verilog) (Tom Hawkins), under [BSD 3-Clause License](https://github.com/tomahawkins/verilog/blob/master/LICENSE)
  - A Verilog parser for Haskell.
+ [hdlparse](https://kevinpt.github.io/hdlparse/), a simple package implementing a rudimentary parser for VHDL and Verilog
+ [NVC](https://github.com/nickg/nvc), a GPLv3 VHDL compiler and simulator aiming for IEEE 1076-2002 compliance
+ [GHDL](https://github.com/ghdl/ghdl), a VHDL 2008/93/87 simulator
+ Related website: [Awesome HDL](https://github.com/drom/awesome-hdl)

#### SystemVerilog support status
+ [SystemVerilog Tester](https://github.com/chipsalliance/sv-tests) (SymbiFlow, CHIPS Alliance), under [ISC License](https://github.com/chipsalliance/sv-tests/blob/master/LICENSE)
  - Test suite designed to check compliance with the SystemVerilog standard.
+ [UHDM-integration](https://github.com/chipsalliance/UHDM-integration-tests) (CHIPS Alliance), under [Apache License 2.0](https://github.com/chipsalliance/UHDM-integration-tests/blob/master/LICENSE)
  - Repository for testing SystemVerilog support status in Yosys/Verilator via UHDM

#### HDL translators
+ [sv2chisel](https://github.com/ovh/sv2chisel/) (OVHcloud), under [BSD 3-Clause License](https://github.com/ovh/sv2chisel/blob/master/LICENSE)
  - sv2chisel translates synthesizable (System)Verilog to low-level Chisel.
+ [hdlConvertor](https://github.com/Nic30/hdlConvertor), under [MIT License](https://github.com/Nic30/hdlConvertor/blob/master/LICENSE)
  - This library is a System Verilog and VHDL parser, preprocessor and code generator for Python/C++.

### LEF/DEF
- Si2 [LEF/DEF Toolkit](https://projects.si2.org/openeda.si2.org/projects/lefdef/)
- RazKarapetyan's [LEF/DEF parser](https://github.com/RazKarapetyan/LEF-DEF-parser)
- Tri Minh Cao's [LEF parser](https://github.com/trimcao/lef-parser)

### Liberty
- Mirror of Synopsys's [Liberty parser library](https://github.com/eclufsc/libertyParser)

### SDC
- Synopsys TAP-in [SDC parser](https://www.synopsys.com/community/interoperability-programs/tap-in.html)
- dalance's [SDC parser](https://github.com/dalance/sdc-parser)

### GDSII/OASIS
+ [Gdstk](https://github.com/heitzmann/gdstk) (UNICAMP), under [Boost Software License 1.0](https://github.com/heitzmann/gdstk/blob/master/LICENSE)
  - Gdstk (GDSII Tool Kit) is a C++ library for creation and manipulation of GDSII and OASIS files.
  - It is also available as a Python module meant to be a successor to [Gdspy](https://github.com/heitzmann/gdspy).

### Misc.
- [Spectre2Spice](https://codeberg.org/thommythomaso/spectre2spice), under [CERN Open Hardware License v2.0 or later](https://codeberg.org/thommythomaso/spectre2spice/src/branch/master/LISENCE)
  - A standalone application to translate netlists from the Cadence Spectre Circuit Simulator format to SPICE.
