static void F_1 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_3 = V_2 -> V_3 ;\r\nunsigned long V_4 ;\r\nunsigned long V_5 ;\r\nif ( ( V_3 <= V_6 ) && ( V_7 == V_8 ) )\r\nF_2 ( L_1 ) ;\r\nif ( V_3 < 32 ) {\r\nV_4 = V_9 ;\r\nV_5 = 1 << V_3 ;\r\n} else {\r\nV_4 = V_10 ;\r\nV_5 = 1 << ( V_3 - 32 ) ;\r\n}\r\nF_3 ( V_5 , V_4 ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_3 = V_2 -> V_3 ;\r\nunsigned long V_4 ;\r\nunsigned long V_5 ;\r\nif ( V_3 < 32 ) {\r\nV_4 = V_11 ;\r\nV_5 = 1 << V_3 ;\r\n} else {\r\nV_4 = V_12 ;\r\nV_5 = 1 << ( V_3 - 32 ) ;\r\n}\r\nF_3 ( V_5 , V_4 ) ;\r\n}\r\nvoid T_1 F_5 ( void )\r\n{\r\nunsigned long long V_13 , V_14 = ~ 0x00000000100000f0 ;\r\nunsigned long V_4 ;\r\nint V_15 ;\r\nV_16 = ( unsigned long ) F_6 ( V_17 , 1024 ) ;\r\nif ( ! V_16 ) {\r\nF_7 ( L_2 ) ;\r\n}\r\nfor ( V_15 = 0 ; V_15 < V_18 ; V_15 ++ )\r\nF_8 ( V_15 , & V_19 , V_20 ) ;\r\nF_3 ( - 1 , V_11 ) ;\r\nF_3 ( - 1 , V_12 ) ;\r\nfor ( V_4 = V_21 , V_15 = 0 ; V_15 < V_22 ; V_15 ++ , V_4 += 8 )\r\nF_3 ( V_8 , V_4 ) ;\r\n#ifdef F_9\r\n{\r\nunsigned long V_2 ;\r\nV_7 = V_23 [ V_24 ] +\r\nV_23 [ V_25 ] +\r\nV_23 [ V_26 ] +\r\nV_23 [ V_6 ] ;\r\nif ( V_7 == V_8 ) {\r\nV_4 = V_27 ;\r\nV_15 = V_28 ;\r\nF_2 ( L_3 ) ;\r\n} else {\r\nV_4 = V_29 ;\r\nV_15 = V_24 ;\r\n}\r\nF_3 ( V_30 , V_4 ) ;\r\nfor ( V_2 = 0 , V_4 = V_21 ; V_15 < V_18 ; V_15 ++ ) {\r\nV_2 |= V_23 [ V_15 ] <<\r\n( ( V_15 % V_31 ) * 4 ) ;\r\nif ( ( V_15 % V_31 ) == ( V_31 - 1 ) ) {\r\nF_3 ( V_2 , V_4 ) ;\r\nV_2 = 0 ;\r\nV_4 += 8 ;\r\n}\r\n}\r\n}\r\n#endif\r\n__asm__ __volatile__("getcon " __SR ", %0\n\t"\r\n"and %0, %1, %0\n\t"\r\n"putcon %0, " __SR "\n\t"\r\n: "=&r" (__dummy0)\r\n: "r" (__dummy1));\r\n}
