<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
  <meta http-equiv="X-UA-Compatible" content="IE=edge"/>
  <meta name="generator" content="Doxygen 1.9.1"/>
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <title>E.V.E: eve::cpu_abi_v0::wide&lt; Type, Cardinal &gt; Struct Template Reference</title>
  <!--<link href="tabs.css" rel="stylesheet" type="text/css"/> REMOVED BY DOXYSTRAP -->
  <script type="text/javascript" src="jquery.js"></script>
  <script type="text/javascript" src="dynsections.js"></script>
  <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
  <script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
  <link href="doxygen.css" rel="stylesheet" type="text/css" />
  <link href="doxystrap.css" rel="stylesheet" type="text/css"/>
  <!-- DOXYSTRAP BLOCK CHANGE BEGIN -->
  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.2.1/jquery.js"></script>
  <link rel="stylesheet" type="text/css" href="https://cdnjs.cloudflare.com/ajax/libs/jqueryui/1.12.1/jquery-ui.css">
  <script src="https://cdnjs.cloudflare.com/ajax/libs/jqueryui/1.12.1/jquery-ui.min.js"></script>
  <link href="https://maxcdn.bootstrapcdn.com/font-awesome/4.6.3/css/font-awesome.min.css" rel="stylesheet" integrity="sha384-T8Gy5hrqNKT+hzMclPo118YTQO6cYprQmhrYwIiQ/3axmI1hQomh7Ud2hPOy8SP1" crossorigin="anonymous">
  <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
  <script type="text/javascript" src="doxystrap.js"></script>
  <!-- Latest compiled and minified CSS -->
  <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css" integrity="sha384-BVYiiSIFeK1dGmJRAkycuHAHRg32OmUcww7on3RYdg4Va+PmSTsz/K68vbdEjh4u" crossorigin="anonymous">
  <!-- Optional theme -->
  <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap-theme.min.css" integrity="sha384-rHyoN1iRsVXV4nD0JutlnGaslCJuC7uwjduW9SVrLvRYooPp2bWYgmgJQIXwl/Sp" crossorigin="anonymous">
  <!-- Latest compiled and minified JavaScript -->
  <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js" integrity="sha384-Tc5IQib027qvyjSMfHjOMaLkfuWVxZxUPnCJA7l2mCWNIpG9mGCD8wGNIcPD7Txa" crossorigin="anonymous"></script>
  <!-- Custom input to switch branches -->
  <script>
    function switchBranchAction() {
      var branch = document.getElementById("branch_input").value;
      var form = this;
      window.location.href = window.location.hostname + '/en/' + branch;
    }
  </script>
  <!-- DOXYSTRAP BLOCK CHANGE END -->
</head>
<body>
  <!-- DOXYSTRAP BLOCK CHANGE BEGIN -->
  <nav class="navbar navbar-default" role="navigation">
    <div class="container">
      <div class="navbar-header">
        <a href="index.html" class="navbar-brand">E.V.E 0.1-beta</a>
      </div>
    </div>
  </nav>
  <!-- DOXYSTRAP BLOCK CHANGE END -->
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- DOXYSTRAP BLOCK CHANGE BEGIN -->
    <div class="content" id="content">
      <div class="container">
        <div id="titlearea">
          <table cellspacing="0" cellpadding="0">
            <tbody>
              <tr style="height: 56px;">
                <td id="projectlogo"><a href="index.html"><img alt="Logo" src="logo.png" /></a></td>
                <td id="projectalign" style="padding-left: 0.5em;">
                  <div id="projectname">E.V.E
                    &#160;<span id="projectnumber">0.1-beta</span>
                  </div>
                  <!-- BEGIN PROJECT_BRIEF--><div id="projectbrief"></div><!--END PROJECT_BRIEF -->
                </td>
              </tr>
            </tbody>
          </table>
        </div>
        <div class="row">
          <div class="col-sm-12 panel " style="padding-bottom: 15px;">
            <div style="margin-bottom: 15px;">
              <!-- DOXYSTRAP BLOCK CHANGE END -->
              <!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Index</span></a></li>
      <li><a href="pages.html"><span>Tutorials</span></a></li>
      <li><a href="modules.html"><span>Components</span></a></li>
      <li><a href="classes.html"><span>Types&#160;Reference</span></a></li>
      <li><a href="namespacemembers.html"><span>Functions&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceeve.html">eve</a></li><li class="navelem"><b>cpu_abi_v0</b></li><li class="navelem"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="structeve_1_1cpu__abi__v0_1_1wide-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">eve::cpu_abi_v0::wide&lt; Type, Cardinal &gt; Struct Template Reference<div class="ingroups"><a class="el" href="group__simd.html">SIMD Types and Helpers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Wrapper for SIMD registers.  
 <a href="structeve_1_1cpu__abi__v0_1_1wide.html#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><h3>template&lt;typename Type, typename Cardinal&gt;<br />
struct eve::cpu_abi_v0::wide&lt; Type, Cardinal &gt;</h3>

<p>Wrapper for SIMD registers. </p>
<p><b>Required header:</b> <code>#include &lt;eve/wide.hpp&gt;</code></p>
<p><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> is an architecture-agnostic representation of a IMD register and provides standardized API to access informations, compute values and manipulate such register.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Type</td><td>Type of value to store in the register </td></tr>
    <tr><td class="paramname">Cardinal</td><td>Cardinal of the register. By default, the best cardinal for current architecture is selected. </td></tr>
  </table>
  </dd>
</dl>
</div>
<p>Inherits <a class="el" href="structeve_1_1detail_1_1wide__cardinal.html">eve::detail::wide_cardinal&lt; Cardinal &gt;</a>, and <a class="el" href="structeve_1_1detail_1_1wide__storage.html">eve::detail::wide_storage&lt; as_register_t&lt; Type, Cardinal, abi_t&lt; Type, Cardinal &gt; &gt; &gt;</a>.</p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aeddca7bdb0cbcf7ec0327f97aa2ff996"><td class="memItemLeft" align="right" valign="top"><a id="aeddca7bdb0cbcf7ec0327f97aa2ff996"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aeddca7bdb0cbcf7ec0327f97aa2ff996">value_type</a> = Type</td></tr>
<tr class="memdesc:aeddca7bdb0cbcf7ec0327f97aa2ff996"><td class="mdescLeft">&#160;</td><td class="mdescRight">The type stored in the register. <br /></td></tr>
<tr class="separator:aeddca7bdb0cbcf7ec0327f97aa2ff996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299570b6c85ac5be7c95de6aca989e6"><td class="memItemLeft" align="right" valign="top"><a id="a9299570b6c85ac5be7c95de6aca989e6"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a9299570b6c85ac5be7c95de6aca989e6">abi_type</a> = abi_t&lt; Type, Cardinal &gt;</td></tr>
<tr class="memdesc:a9299570b6c85ac5be7c95de6aca989e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ABI tag for this register. <br /></td></tr>
<tr class="separator:a9299570b6c85ac5be7c95de6aca989e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3229ec0859d53c4ff7a606819e901312"><td class="memItemLeft" align="right" valign="top"><a id="a3229ec0859d53c4ff7a606819e901312"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a3229ec0859d53c4ff7a606819e901312">storage_type</a> = typename storage_base::storage_type</td></tr>
<tr class="memdesc:a3229ec0859d53c4ff7a606819e901312"><td class="mdescLeft">&#160;</td><td class="mdescRight">The type used for this register storage. <br /></td></tr>
<tr class="separator:a3229ec0859d53c4ff7a606819e901312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a4b58d189325184382b5da60f1ef21"><td class="memItemLeft" align="right" valign="top"><a id="ab8a4b58d189325184382b5da60f1ef21"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ab8a4b58d189325184382b5da60f1ef21">size_type</a> = typename card_base::size_type</td></tr>
<tr class="memdesc:ab8a4b58d189325184382b5da60f1ef21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for indexing element in a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ab8a4b58d189325184382b5da60f1ef21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a1da6753bf95634a2d2e9eff31d66c"><td class="memTemplParams" colspan="2"><a id="ac5a1da6753bf95634a2d2e9eff31d66c"></a>
template&lt;typename T , typename N  = expected_cardinal_t&lt;T&gt;&gt; </td></tr>
<tr class="memitem:ac5a1da6753bf95634a2d2e9eff31d66c"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ac5a1da6753bf95634a2d2e9eff31d66c">rebind</a> = <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; T, N &gt;</td></tr>
<tr class="memdesc:ac5a1da6753bf95634a2d2e9eff31d66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a different type <code>T</code> and cardinal <code>N</code>. If unspecified, <code>N</code> is computed as <code>expected_cardinal_t&lt;T&gt;</code>. <br /></td></tr>
<tr class="separator:ac5a1da6753bf95634a2d2e9eff31d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb5652fb3dcd0e8e1efc56d4e1ee837"><td class="memTemplParams" colspan="2"><a id="a6eb5652fb3dcd0e8e1efc56d4e1ee837"></a>
template&lt;typename N &gt; </td></tr>
<tr class="memitem:a6eb5652fb3dcd0e8e1efc56d4e1ee837"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a6eb5652fb3dcd0e8e1efc56d4e1ee837">rescale</a> = <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; Type, N &gt;</td></tr>
<tr class="memdesc:a6eb5652fb3dcd0e8e1efc56d4e1ee837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> type from a different cardinal <code>N</code>. <br /></td></tr>
<tr class="separator:a6eb5652fb3dcd0e8e1efc56d4e1ee837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d01a75197ed87dba6abf82f978fc28"><td class="memItemLeft" align="right" valign="top"><a id="gab1d01a75197ed87dba6abf82f978fc28"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#gab1d01a75197ed87dba6abf82f978fc28">cardinal_type</a> = Cardinal</td></tr>
<tr class="memdesc:gab1d01a75197ed87dba6abf82f978fc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type describing the number of lanes of current wide. <br /></td></tr>
<tr class="separator:gab1d01a75197ed87dba6abf82f978fc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:gae1eceedc7fc52c9f33893e6ce7b1b2a9"><td class="memItemLeft" align="right" valign="top"><a id="gae1eceedc7fc52c9f33893e6ce7b1b2a9"></a>
static constexpr <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ab8a4b58d189325184382b5da60f1ef21">size_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#gae1eceedc7fc52c9f33893e6ce7b1b2a9">size</a> () noexcept</td></tr>
<tr class="memdesc:gae1eceedc7fc52c9f33893e6ce7b1b2a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the wide in number of lanes. <br /></td></tr>
<tr class="separator:gae1eceedc7fc52c9f33893e6ce7b1b2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed6166db49554183a5e2ad91d64bb38"><td class="memItemLeft" align="right" valign="top"><a id="ga8ed6166db49554183a5e2ad91d64bb38"></a>
static constexpr <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ab8a4b58d189325184382b5da60f1ef21">size_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#ga8ed6166db49554183a5e2ad91d64bb38">max_size</a> () noexcept</td></tr>
<tr class="memdesc:ga8ed6166db49554183a5e2ad91d64bb38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximal number of lanes for a given wide. <br /></td></tr>
<tr class="separator:ga8ed6166db49554183a5e2ad91d64bb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20bcc211ad426f1b1b4dd55a8dd809e"><td class="memItemLeft" align="right" valign="top"><a id="gac20bcc211ad426f1b1b4dd55a8dd809e"></a>
static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#gac20bcc211ad426f1b1b4dd55a8dd809e">empty</a> () noexcept</td></tr>
<tr class="memdesc:gac20bcc211ad426f1b1b4dd55a8dd809e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a wide contains 0 lanes. <br /></td></tr>
<tr class="separator:gac20bcc211ad426f1b1b4dd55a8dd809e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Constructors</div></td></tr>
<tr class="memitem:aaa310814305669f2de440ecc675c930f"><td class="memItemLeft" align="right" valign="top"><a id="aaa310814305669f2de440ecc675c930f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aaa310814305669f2de440ecc675c930f">wide</a> ()=default</td></tr>
<tr class="memdesc:aaa310814305669f2de440ecc675c930f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor. <br /></td></tr>
<tr class="separator:aaa310814305669f2de440ecc675c930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cbe9bba14298c257421e6bf970110e"><td class="memItemLeft" align="right" valign="top"><a id="ad3cbe9bba14298c257421e6bf970110e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad3cbe9bba14298c257421e6bf970110e">wide</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a3229ec0859d53c4ff7a606819e901312">storage_type</a> const &amp;r) noexcept</td></tr>
<tr class="memdesc:ad3cbe9bba14298c257421e6bf970110e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs from ABI-specific storage. <br /></td></tr>
<tr class="separator:ad3cbe9bba14298c257421e6bf970110e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77148e0405ec3a5ce38c1f939b01e94c"><td class="memTemplParams" colspan="2"><a id="a77148e0405ec3a5ce38c1f939b01e94c"></a>
template&lt;std::input_iterator It&gt; </td></tr>
<tr class="memitem:a77148e0405ec3a5ce38c1f939b01e94c"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a77148e0405ec3a5ce38c1f939b01e94c">wide</a> (It b, It e) noexcept</td></tr>
<tr class="memdesc:a77148e0405ec3a5ce38c1f939b01e94c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a pair of <a href="https://en.cppreference.com/w/cpp/named_req/Inputterator">Input Iterator</a>. Construction is done piecewise unless the <a href="https://en.cppreference.com/w/cpp/named_req/Inputterator">Input Iterators</a> are <a href="https://en.cppreference.com/w/cpp/named_req/RandomAccessIterator">Random Access Iterators</a>. <br /></td></tr>
<tr class="separator:a77148e0405ec3a5ce38c1f939b01e94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b0f58992c0803e641704a3afc9e246"><td class="memTemplParams" colspan="2"><a id="af3b0f58992c0803e641704a3afc9e246"></a>
template&lt;detail::range Range&gt; </td></tr>
<tr class="memitem:af3b0f58992c0803e641704a3afc9e246"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#af3b0f58992c0803e641704a3afc9e246">wide</a> (Range &amp;&amp;r) noexcept</td></tr>
<tr class="memdesc:af3b0f58992c0803e641704a3afc9e246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a <a href="https://en.cppreference.com/w/cpp/named_req/Container">Container</a>. Construction is done piecewise unless the <a href="https://en.cppreference.com/w/cpp/named_req/Inputterator">Input Iterators</a> extracted from <code>r</code> are <a href="https://en.cppreference.com/w/cpp/named_req/RandomAccessIterator">Random Access Iterators</a>. <br /></td></tr>
<tr class="separator:af3b0f58992c0803e641704a3afc9e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57dbe2212fa021eeff0b7fbce396f098"><td class="memTemplParams" colspan="2"><a id="a57dbe2212fa021eeff0b7fbce396f098"></a>
template&lt;simd_compatible_ptr&lt; wide &gt; Ptr&gt; </td></tr>
<tr class="memitem:a57dbe2212fa021eeff0b7fbce396f098"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a57dbe2212fa021eeff0b7fbce396f098">wide</a> (Ptr ptr) noexcept</td></tr>
<tr class="memdesc:a57dbe2212fa021eeff0b7fbce396f098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a SIMD compatible pointer. <br /></td></tr>
<tr class="separator:a57dbe2212fa021eeff0b7fbce396f098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae7438463a05fa829e43e91a64f75a5"><td class="memTemplParams" colspan="2"><a id="a7ae7438463a05fa829e43e91a64f75a5"></a>
template&lt;detail::behaves_as_ptr... Ptr&gt; </td></tr>
<tr class="memitem:a7ae7438463a05fa829e43e91a64f75a5"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a7ae7438463a05fa829e43e91a64f75a5">requires</a> (kumi::product_type&lt; Type &gt;) inline explicit <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>(kumi</td></tr>
<tr class="memdesc:a7ae7438463a05fa829e43e91a64f75a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a SIMD compatible pointer. <br /></td></tr>
<tr class="separator:a7ae7438463a05fa829e43e91a64f75a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23845308ef6f378cf19703100105dc1"><td class="memTemplParams" colspan="2"><a id="aa23845308ef6f378cf19703100105dc1"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:aa23845308ef6f378cf19703100105dc1"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aa23845308ef6f378cf19703100105dc1">wide</a> (S const &amp;v) noexcept</td></tr>
<tr class="memdesc:aa23845308ef6f378cf19703100105dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> by splatting a scalar value in all lanes. <br /></td></tr>
<tr class="separator:aa23845308ef6f378cf19703100105dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d1c954f96abae55a1978e660259394"><td class="memTemplParams" colspan="2"><a id="a08d1c954f96abae55a1978e660259394"></a>
template&lt;scalar_value S0, scalar_value S1, scalar_value... Ss&gt; </td></tr>
<tr class="memitem:a08d1c954f96abae55a1978e660259394"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a08d1c954f96abae55a1978e660259394">wide</a> (S0 v0, S1 v1, Ss... vs) noexcept</td></tr>
<tr class="memdesc:a08d1c954f96abae55a1978e660259394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a sequence of scalar values of proper size. <br /></td></tr>
<tr class="separator:a08d1c954f96abae55a1978e660259394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab138eb5c169d9d8d61a760133f89592e"><td class="memTemplParams" colspan="2">template&lt;std::invocable&lt; size_type, size_type &gt; Generator&gt; </td></tr>
<tr class="memitem:ab138eb5c169d9d8d61a760133f89592e"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide_ab138eb5c169d9d8d61a760133f89592e.html#ab138eb5c169d9d8d61a760133f89592e">wide</a> (Generator &amp;&amp;g) noexcept</td></tr>
<tr class="memdesc:ab138eb5c169d9d8d61a760133f89592e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> from a <a href="https://en.cppreference.com/w/cpp/named_req/Callable">Callable Object</a>.  <a href="structeve_1_1cpu__abi__v0_1_1wide_ab138eb5c169d9d8d61a760133f89592e.html#ab138eb5c169d9d8d61a760133f89592e">More...</a><br /></td></tr>
<tr class="separator:ab138eb5c169d9d8d61a760133f89592e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d60ebd49e9073f5bbe3499d5a4b2ee"><td class="memTemplParams" colspan="2"><a id="a95d60ebd49e9073f5bbe3499d5a4b2ee"></a>
template&lt;typename Half &gt; </td></tr>
<tr class="memitem:a95d60ebd49e9073f5bbe3499d5a4b2ee"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a95d60ebd49e9073f5bbe3499d5a4b2ee">wide</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; Type, Half &gt; const &amp;l, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; Type, Half &gt; const &amp;h) noexcept</td></tr>
<tr class="memdesc:a95d60ebd49e9073f5bbe3499d5a4b2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> by combining two <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> of half the current cardinal. Does not participate in overload resolution if <code>Cardinal::value != 2 * Half::value</code>. <br /></td></tr>
<tr class="separator:a95d60ebd49e9073f5bbe3499d5a4b2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Assignment operators</div></td></tr>
<tr class="memitem:ac0231db3b8783b0068a40cf454378bdb"><td class="memItemLeft" align="right" valign="top"><a id="ac0231db3b8783b0068a40cf454378bdb"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ac0231db3b8783b0068a40cf454378bdb">operator=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;) &amp;=default</td></tr>
<tr class="memdesc:ac0231db3b8783b0068a40cf454378bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assignment operator. <br /></td></tr>
<tr class="separator:ac0231db3b8783b0068a40cf454378bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5286a28f20a1673c383c7f54ac033026"><td class="memItemLeft" align="right" valign="top"><a id="a5286a28f20a1673c383c7f54ac033026"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a5286a28f20a1673c383c7f54ac033026">operator=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a3229ec0859d53c4ff7a606819e901312">storage_type</a> const &amp;r)</td></tr>
<tr class="memdesc:a5286a28f20a1673c383c7f54ac033026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assignment of an architecture-specific SIMD register. <br /></td></tr>
<tr class="separator:a5286a28f20a1673c383c7f54ac033026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3997a196b49d44f2852a9c5b2b9cce"><td class="memTemplParams" colspan="2"><a id="a9b3997a196b49d44f2852a9c5b2b9cce"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a9b3997a196b49d44f2852a9c5b2b9cce"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a9b3997a196b49d44f2852a9c5b2b9cce">operator=</a> (S v) noexcept</td></tr>
<tr class="memdesc:a9b3997a196b49d44f2852a9c5b2b9cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assignment of a scalar value by splatting it in all lanes. <br /></td></tr>
<tr class="separator:a9b3997a196b49d44f2852a9c5b2b9cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sequence interface</div></td></tr>
<tr class="memitem:a7f8682ef0d32658eab41b515a7322b17"><td class="memItemLeft" align="right" valign="top"><a id="a7f8682ef0d32658eab41b515a7322b17"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a7f8682ef0d32658eab41b515a7322b17">begin</a> () noexcept</td></tr>
<tr class="memdesc:a7f8682ef0d32658eab41b515a7322b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the beginning. <br /></td></tr>
<tr class="separator:a7f8682ef0d32658eab41b515a7322b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc99d1e8e0c3d81e054d8c48435673c2"><td class="memItemLeft" align="right" valign="top"><a id="adc99d1e8e0c3d81e054d8c48435673c2"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#adc99d1e8e0c3d81e054d8c48435673c2">begin</a> () const noexcept</td></tr>
<tr class="memdesc:adc99d1e8e0c3d81e054d8c48435673c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the beginning. <br /></td></tr>
<tr class="separator:adc99d1e8e0c3d81e054d8c48435673c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad118e0e40130c2d9e050f188c3b29830"><td class="memItemLeft" align="right" valign="top"><a id="ad118e0e40130c2d9e050f188c3b29830"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad118e0e40130c2d9e050f188c3b29830">end</a> () noexcept</td></tr>
<tr class="memdesc:ad118e0e40130c2d9e050f188c3b29830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the end. <br /></td></tr>
<tr class="separator:ad118e0e40130c2d9e050f188c3b29830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292a7eb46457a35e963d31c1e26b396e"><td class="memItemLeft" align="right" valign="top"><a id="a292a7eb46457a35e963d31c1e26b396e"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a292a7eb46457a35e963d31c1e26b396e">end</a> () const noexcept</td></tr>
<tr class="memdesc:a292a7eb46457a35e963d31c1e26b396e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the end. <br /></td></tr>
<tr class="separator:a292a7eb46457a35e963d31c1e26b396e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8639f05ac5757d9d45b3f8247da2203e"><td class="memItemLeft" align="right" valign="top"><a id="a8639f05ac5757d9d45b3f8247da2203e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a8639f05ac5757d9d45b3f8247da2203e">set</a> (std::size_t i, scalar_value auto v) noexcept</td></tr>
<tr class="memdesc:a8639f05ac5757d9d45b3f8247da2203e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of a given lane. <br /></td></tr>
<tr class="separator:a8639f05ac5757d9d45b3f8247da2203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c66f4340e13342159f698b18bcf8279"><td class="memItemLeft" align="right" valign="top"><a id="a4c66f4340e13342159f698b18bcf8279"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a4c66f4340e13342159f698b18bcf8279">get</a> (std::size_t i) const noexcept</td></tr>
<tr class="memdesc:a4c66f4340e13342159f698b18bcf8279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the value from a given lane. <br /></td></tr>
<tr class="separator:a4c66f4340e13342159f698b18bcf8279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495383fa9165768d70d629e17f549b8c"><td class="memItemLeft" align="right" valign="top"><a id="a495383fa9165768d70d629e17f549b8c"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a495383fa9165768d70d629e17f549b8c">back</a> () const noexcept</td></tr>
<tr class="memdesc:a495383fa9165768d70d629e17f549b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the value of the first lanes. <br /></td></tr>
<tr class="separator:a495383fa9165768d70d629e17f549b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03549b4814382f2d0caaa414709bcbef"><td class="memItemLeft" align="right" valign="top"><a id="a03549b4814382f2d0caaa414709bcbef"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a03549b4814382f2d0caaa414709bcbef">front</a> () const noexcept</td></tr>
<tr class="memdesc:a03549b4814382f2d0caaa414709bcbef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the value of the first lane. <br /></td></tr>
<tr class="separator:a03549b4814382f2d0caaa414709bcbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9d3e5232e0eeb6fba4cc36c049da66"><td class="memItemLeft" align="right" valign="top">auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide_a1f9d3e5232e0eeb6fba4cc36c049da66.html#a1f9d3e5232e0eeb6fba4cc36c049da66">slice</a> () const</td></tr>
<tr class="memdesc:a1f9d3e5232e0eeb6fba4cc36c049da66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slice a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> into two <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> of half cardinal. Does not participate in overload resolution if <code>Cardinal::value == 1</code>.  <a href="structeve_1_1cpu__abi__v0_1_1wide_a1f9d3e5232e0eeb6fba4cc36c049da66.html#a1f9d3e5232e0eeb6fba4cc36c049da66">More...</a><br /></td></tr>
<tr class="separator:a1f9d3e5232e0eeb6fba4cc36c049da66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0175c62f73e55bfbb16cc04a31ff45b4"><td class="memTemplParams" colspan="2">template&lt;std::size_t Slice&gt; </td></tr>
<tr class="memitem:a0175c62f73e55bfbb16cc04a31ff45b4"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide_a0175c62f73e55bfbb16cc04a31ff45b4.html#a0175c62f73e55bfbb16cc04a31ff45b4">slice</a> (slice_t&lt; Slice &gt; s) const</td></tr>
<tr class="memdesc:a0175c62f73e55bfbb16cc04a31ff45b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the upper or lower half-sized slice of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. Does not participate in overload resolution if <code>Cardinal::value == 1</code>.  <a href="structeve_1_1cpu__abi__v0_1_1wide_a0175c62f73e55bfbb16cc04a31ff45b4.html#a0175c62f73e55bfbb16cc04a31ff45b4">More...</a><br /></td></tr>
<tr class="separator:a0175c62f73e55bfbb16cc04a31ff45b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Modifiers</div></td></tr>
<tr class="memitem:add703408aa6a5986324f1024b9c81d43"><td class="memItemLeft" align="right" valign="top"><a id="add703408aa6a5986324f1024b9c81d43"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#add703408aa6a5986324f1024b9c81d43">swap</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;other)</td></tr>
<tr class="memdesc:add703408aa6a5986324f1024b9c81d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exchange this value with another <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:add703408aa6a5986324f1024b9c81d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd90e23cca9bf25213e3d062c2e5a91"><td class="memItemLeft" align="right" valign="top"><a id="a7bd90e23cca9bf25213e3d062c2e5a91"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a7bd90e23cca9bf25213e3d062c2e5a91">operator++</a> () noexcept</td></tr>
<tr class="memdesc:a7bd90e23cca9bf25213e3d062c2e5a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-incrementation operator. <br /></td></tr>
<tr class="separator:a7bd90e23cca9bf25213e3d062c2e5a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f5ca85b5072abcca60209a4af90558"><td class="memItemLeft" align="right" valign="top"><a id="ae7f5ca85b5072abcca60209a4af90558"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ae7f5ca85b5072abcca60209a4af90558">operator--</a> () noexcept</td></tr>
<tr class="memdesc:ae7f5ca85b5072abcca60209a4af90558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-decrementation operator. <br /></td></tr>
<tr class="separator:ae7f5ca85b5072abcca60209a4af90558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18fad6500908dbd458bebe4688cf43f"><td class="memItemLeft" align="right" valign="top"><a id="aa18fad6500908dbd458bebe4688cf43f"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aa18fad6500908dbd458bebe4688cf43f">operator++</a> (int) noexcept</td></tr>
<tr class="memdesc:aa18fad6500908dbd458bebe4688cf43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post-incrementation operator. <br /></td></tr>
<tr class="separator:aa18fad6500908dbd458bebe4688cf43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b61140bf36670fcbf30c4d3cae69969"><td class="memItemLeft" align="right" valign="top"><a id="a8b61140bf36670fcbf30c4d3cae69969"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a8b61140bf36670fcbf30c4d3cae69969">operator--</a> (int) noexcept</td></tr>
<tr class="memdesc:a8b61140bf36670fcbf30c4d3cae69969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post-decrementation operator. <br /></td></tr>
<tr class="separator:a8b61140bf36670fcbf30c4d3cae69969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Indexing and reordering</div></td></tr>
<tr class="memitem:a94e8929820134c4a1a336cbb4a4bd9a9"><td class="memTemplParams" colspan="2">template&lt;integral_scalar_value Index&gt; </td></tr>
<tr class="memitem:a94e8929820134c4a1a336cbb4a4bd9a9"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide_a94e8929820134c4a1a336cbb4a4bd9a9.html#a94e8929820134c4a1a336cbb4a4bd9a9">operator[]</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; Index, Cardinal &gt; const &amp;idx) const noexcept</td></tr>
<tr class="memdesc:a94e8929820134c4a1a336cbb4a4bd9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic lookup via lane indexing.  <a href="structeve_1_1cpu__abi__v0_1_1wide_a94e8929820134c4a1a336cbb4a4bd9a9.html#a94e8929820134c4a1a336cbb4a4bd9a9">More...</a><br /></td></tr>
<tr class="separator:a94e8929820134c4a1a336cbb4a4bd9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5577958f35efd892f17812ed794e484e"><td class="memTemplParams" colspan="2">template&lt;std::ptrdiff_t... I&gt; </td></tr>
<tr class="memitem:a5577958f35efd892f17812ed794e484e"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide_a5577958f35efd892f17812ed794e484e.html#a5577958f35efd892f17812ed794e484e">operator[]</a> (<a class="el" href="structeve_1_1pattern__t.html">pattern_t</a>&lt; I... &gt; p) const noexcept</td></tr>
<tr class="memdesc:a5577958f35efd892f17812ed794e484e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static lookup via lane indexing.  <a href="structeve_1_1cpu__abi__v0_1_1wide_a5577958f35efd892f17812ed794e484e.html#a5577958f35efd892f17812ed794e484e">More...</a><br /></td></tr>
<tr class="separator:a5577958f35efd892f17812ed794e484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a78071a1701a5caf2244d3bea5edc4f"><td class="memTemplParams" colspan="2">template&lt;typename F &gt; </td></tr>
<tr class="memitem:a6a78071a1701a5caf2244d3bea5edc4f"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide_a6a78071a1701a5caf2244d3bea5edc4f.html#a6a78071a1701a5caf2244d3bea5edc4f">operator[]</a> (<a class="el" href="structeve_1_1as__pattern.html">as_pattern</a>&lt; F &gt; p) const noexcept</td></tr>
<tr class="memdesc:a6a78071a1701a5caf2244d3bea5edc4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static lookup via procedural lane indexing.  <a href="structeve_1_1cpu__abi__v0_1_1wide_a6a78071a1701a5caf2244d3bea5edc4f.html#a6a78071a1701a5caf2244d3bea5edc4f">More...</a><br /></td></tr>
<tr class="separator:a6a78071a1701a5caf2244d3bea5edc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interface with architecture-specific intrinsics</div></td></tr>
<tr class="memitem:ga517acf9c001d2d30651de6ee0a989f97"><td class="memItemLeft" align="right" valign="top"><a id="ga517acf9c001d2d30651de6ee0a989f97"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a3229ec0859d53c4ff7a606819e901312">storage_type</a> const &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#ga517acf9c001d2d30651de6ee0a989f97">storage</a> () const &amp;noexcept</td></tr>
<tr class="memdesc:ga517acf9c001d2d30651de6ee0a989f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the architecture-specific storage help by wide. <br /></td></tr>
<tr class="separator:ga517acf9c001d2d30651de6ee0a989f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655a4251d49218c41759da8d8cc27be6"><td class="memItemLeft" align="right" valign="top"><a id="ga655a4251d49218c41759da8d8cc27be6"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a3229ec0859d53c4ff7a606819e901312">storage_type</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#ga655a4251d49218c41759da8d8cc27be6">storage</a> () &amp;noexcept</td></tr>
<tr class="memdesc:ga655a4251d49218c41759da8d8cc27be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the architecture-specific storage help by wide. <br /></td></tr>
<tr class="separator:ga655a4251d49218c41759da8d8cc27be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947659b90b165234fbc601493bf367fa"><td class="memItemLeft" align="right" valign="top"><a id="ga947659b90b165234fbc601493bf367fa"></a>
<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a3229ec0859d53c4ff7a606819e901312">storage_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#ga947659b90b165234fbc601493bf367fa">storage</a> () &amp;&amp;noexcept</td></tr>
<tr class="memdesc:ga947659b90b165234fbc601493bf367fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the architecture-specific storage help by wide. <br /></td></tr>
<tr class="separator:ga947659b90b165234fbc601493bf367fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f4571bc839404f25eb4843c19bbccf"><td class="memItemLeft" align="right" valign="top"><a id="ga88f4571bc839404f25eb4843c19bbccf"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#ga88f4571bc839404f25eb4843c19bbccf">operator storage_type const &amp;</a> () const &amp;noexcept</td></tr>
<tr class="memdesc:ga88f4571bc839404f25eb4843c19bbccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implicit conversion to the architecture-specific storage help by wide. <br /></td></tr>
<tr class="separator:ga88f4571bc839404f25eb4843c19bbccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e054b6a5917548f79c7394b9a67a716"><td class="memItemLeft" align="right" valign="top"><a id="ga3e054b6a5917548f79c7394b9a67a716"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#ga3e054b6a5917548f79c7394b9a67a716">operator storage_type &amp;</a> () &amp;noexcept</td></tr>
<tr class="memdesc:ga3e054b6a5917548f79c7394b9a67a716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implicit conversion to the architecture-specific storage help by wide. <br /></td></tr>
<tr class="separator:ga3e054b6a5917548f79c7394b9a67a716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3fabf863699bcff6836c81f33d6ce8"><td class="memItemLeft" align="right" valign="top"><a id="gaed3fabf863699bcff6836c81f33d6ce8"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__details.html#gaed3fabf863699bcff6836c81f33d6ce8">operator storage_type</a> () &amp;&amp;noexcept</td></tr>
<tr class="memdesc:gaed3fabf863699bcff6836c81f33d6ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implicit conversion to the architecture-specific storage help by wide. <br /></td></tr>
<tr class="separator:gaed3fabf863699bcff6836c81f33d6ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:ad1d370008485018ecd5bd61aa2fdd7b7"><td class="memItemLeft" align="right" valign="top"><a id="ad1d370008485018ecd5bd61aa2fdd7b7"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad1d370008485018ecd5bd61aa2fdd7b7">swap</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;lhs, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;rhs) noexcept</td></tr>
<tr class="memdesc:ad1d370008485018ecd5bd61aa2fdd7b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Swaps the contents of <code>lhs</code> and <code>rhs</code> by calling <code>lhs.swap(rhs)</code>. <br /></td></tr>
<tr class="separator:ad1d370008485018ecd5bd61aa2fdd7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1a293cd2c26ba5aeb7ec16c1f6c187"><td class="memItemLeft" align="right" valign="top"><a id="aff1a293cd2c26ba5aeb7ec16c1f6c187"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aff1a293cd2c26ba5aeb7ec16c1f6c187">operator~</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:aff1a293cd2c26ba5aeb7ec16c1f6c187"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise complement on all the wide lanes. <br /></td></tr>
<tr class="separator:aff1a293cd2c26ba5aeb7ec16c1f6c187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92175766763da6bee387de4f7b943832"><td class="memTemplParams" colspan="2"><a id="a92175766763da6bee387de4f7b943832"></a>
template&lt;value V&gt; </td></tr>
<tr class="memitem:a92175766763da6bee387de4f7b943832"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a92175766763da6bee387de4f7b943832">operator&amp;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, V o) noexcept</td></tr>
<tr class="memdesc:a92175766763da6bee387de4f7b943832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a compound bitwise and on all the wide lanes and assign the result to the current one. <br /></td></tr>
<tr class="separator:a92175766763da6bee387de4f7b943832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c3016d62a87842dccf18c18d583d14"><td class="memTemplParams" colspan="2"><a id="a47c3016d62a87842dccf18c18d583d14"></a>
template&lt;scalar_value U, typename M &gt; </td></tr>
<tr class="memitem:a47c3016d62a87842dccf18c18d583d14"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a47c3016d62a87842dccf18c18d583d14">operator&amp;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; U, M &gt; const &amp;w) noexcept</td></tr>
<tr class="memdesc:a47c3016d62a87842dccf18c18d583d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise and between all lanes of two wide instances. Do not participate to overload resolution if both wide doesn't has the same <code>sizeof</code> <br /></td></tr>
<tr class="separator:a47c3016d62a87842dccf18c18d583d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6c789311183c4e0c7834377abba421"><td class="memTemplParams" colspan="2"><a id="a4b6c789311183c4e0c7834377abba421"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a4b6c789311183c4e0c7834377abba421"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a4b6c789311183c4e0c7834377abba421">operator&amp;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, S w) noexcept</td></tr>
<tr class="memdesc:a4b6c789311183c4e0c7834377abba421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise and between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar Do not participate to overload resolution if <code>sizeof(Type) != sizeof(S)</code> <br /></td></tr>
<tr class="separator:a4b6c789311183c4e0c7834377abba421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d2b8f91f31575fca6b10f03367b00e"><td class="memTemplParams" colspan="2"><a id="a78d2b8f91f31575fca6b10f03367b00e"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a78d2b8f91f31575fca6b10f03367b00e"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a78d2b8f91f31575fca6b10f03367b00e">operator&amp;</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a78d2b8f91f31575fca6b10f03367b00e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise and between all lanes of a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> Do not participate to overload resolution if <code>sizeof(Type) != sizeof(S)</code> <br /></td></tr>
<tr class="separator:a78d2b8f91f31575fca6b10f03367b00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80f9b62ceef7191ff80fa3ec5b2f64f"><td class="memItemLeft" align="right" valign="top"><a id="ad80f9b62ceef7191ff80fa3ec5b2f64f"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad80f9b62ceef7191ff80fa3ec5b2f64f">operator|=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, <a class="el" href="group__concepts_ga19be3db9960e555ea9ee279846facacd.html#ga19be3db9960e555ea9ee279846facacd">value</a> auto o) noexcept</td></tr>
<tr class="memdesc:ad80f9b62ceef7191ff80fa3ec5b2f64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a Compound bitwise or on all the wide lanes and assign the result to the current one. <br /></td></tr>
<tr class="separator:ad80f9b62ceef7191ff80fa3ec5b2f64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad6534882296d4887f8c405dc4ec3df"><td class="memTemplParams" colspan="2"><a id="afad6534882296d4887f8c405dc4ec3df"></a>
template&lt;scalar_value U, typename M &gt; </td></tr>
<tr class="memitem:afad6534882296d4887f8c405dc4ec3df"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#afad6534882296d4887f8c405dc4ec3df">operator|</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; U, M &gt; const &amp;w) noexcept</td></tr>
<tr class="memdesc:afad6534882296d4887f8c405dc4ec3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise or between all lanes of two wide instances. Do not participate to overload resolution if both wide doesn't has the same <code>sizeof</code> <br /></td></tr>
<tr class="separator:afad6534882296d4887f8c405dc4ec3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3502d6e1c36dc4cc0da6ff1f421ab7"><td class="memTemplParams" colspan="2"><a id="abd3502d6e1c36dc4cc0da6ff1f421ab7"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:abd3502d6e1c36dc4cc0da6ff1f421ab7"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#abd3502d6e1c36dc4cc0da6ff1f421ab7">operator|</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, S w) noexcept</td></tr>
<tr class="memdesc:abd3502d6e1c36dc4cc0da6ff1f421ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise or between all lanes of a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> Do not participate to overload resolution if <code>sizeof(Type) != sizeof(S)</code> <br /></td></tr>
<tr class="separator:abd3502d6e1c36dc4cc0da6ff1f421ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871fd2210db2590c27b6a138db5719e7"><td class="memTemplParams" colspan="2"><a id="a871fd2210db2590c27b6a138db5719e7"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a871fd2210db2590c27b6a138db5719e7"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a871fd2210db2590c27b6a138db5719e7">operator|</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a871fd2210db2590c27b6a138db5719e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise or between all lanes of a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> Do not participate to overload resolution if <code>sizeof(Type) != sizeof(S)</code> <br /></td></tr>
<tr class="separator:a871fd2210db2590c27b6a138db5719e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05d9156223e452bc3a94067a43000ab0"><td class="memItemLeft" align="right" valign="top"><a id="a05d9156223e452bc3a94067a43000ab0"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a05d9156223e452bc3a94067a43000ab0">operator^=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, <a class="el" href="group__concepts_ga19be3db9960e555ea9ee279846facacd.html#ga19be3db9960e555ea9ee279846facacd">value</a> auto o) noexcept</td></tr>
<tr class="memdesc:a05d9156223e452bc3a94067a43000ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise xor on all the wide lanes and assign the result to the current one. <br /></td></tr>
<tr class="separator:a05d9156223e452bc3a94067a43000ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1381717bc1cf7bb76529bb51a7118766"><td class="memTemplParams" colspan="2"><a id="a1381717bc1cf7bb76529bb51a7118766"></a>
template&lt;scalar_value U, typename M &gt; </td></tr>
<tr class="memitem:a1381717bc1cf7bb76529bb51a7118766"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a1381717bc1cf7bb76529bb51a7118766">operator^</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a>&lt; U, M &gt; const &amp;w) noexcept</td></tr>
<tr class="memdesc:a1381717bc1cf7bb76529bb51a7118766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise xor between all lanes of two wide instances. Do not participate to overload resolution if both wide doesn't has the same <code>sizeof</code> <br /></td></tr>
<tr class="separator:a1381717bc1cf7bb76529bb51a7118766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639a7dd4e74a426b1bf3ba1ad026f458"><td class="memTemplParams" colspan="2"><a id="a639a7dd4e74a426b1bf3ba1ad026f458"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a639a7dd4e74a426b1bf3ba1ad026f458"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a639a7dd4e74a426b1bf3ba1ad026f458">operator^</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, S w) noexcept</td></tr>
<tr class="memdesc:a639a7dd4e74a426b1bf3ba1ad026f458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise xor between all lanes of a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> Do not participate to overload resolution if <code>sizeof(Type) != sizeof(S)</code> <br /></td></tr>
<tr class="separator:a639a7dd4e74a426b1bf3ba1ad026f458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907dff44bdca625423b14cabb27b5385"><td class="memTemplParams" colspan="2"><a id="a907dff44bdca625423b14cabb27b5385"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a907dff44bdca625423b14cabb27b5385"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a907dff44bdca625423b14cabb27b5385">operator^</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a907dff44bdca625423b14cabb27b5385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bitwise xor between all lanes of a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> Do not participate to overload resolution if <code>sizeof(Type) != sizeof(S)</code> <br /></td></tr>
<tr class="separator:a907dff44bdca625423b14cabb27b5385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c4976011c472dc04940eea479c12b9"><td class="memItemLeft" align="right" valign="top"><a id="a02c4976011c472dc04940eea479c12b9"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a02c4976011c472dc04940eea479c12b9">operator+</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:a02c4976011c472dc04940eea479c12b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary plus operator. <br /></td></tr>
<tr class="separator:a02c4976011c472dc04940eea479c12b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6850923cbf22417c1f02cadf6dfdfdfe"><td class="memItemLeft" align="right" valign="top"><a id="a6850923cbf22417c1f02cadf6dfdfdfe"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a6850923cbf22417c1f02cadf6dfdfdfe">operator-</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:a6850923cbf22417c1f02cadf6dfdfdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary minus operator. See also: eve::unary_minus. <br /></td></tr>
<tr class="separator:a6850923cbf22417c1f02cadf6dfdfdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccd93a4cef6202aa8554b68335934b7"><td class="memTemplParams" colspan="2"><a id="a5ccd93a4cef6202aa8554b68335934b7"></a>
template&lt;value V&gt; </td></tr>
<tr class="memitem:a5ccd93a4cef6202aa8554b68335934b7"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a5ccd93a4cef6202aa8554b68335934b7">operator+=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, V v) noexcept</td></tr>
<tr class="memdesc:a5ccd93a4cef6202aa8554b68335934b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound addition on all the wide lanes and assign the result to the current one. See also: <a class="el" href="group__arithmetic_gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8.html#gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8" title="Callable object performing the sum of multiple values.">eve::add</a>. <br /></td></tr>
<tr class="separator:a5ccd93a4cef6202aa8554b68335934b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7061787eec9fca7b788bff662298493"><td class="memItemLeft" align="right" valign="top"><a id="ac7061787eec9fca7b788bff662298493"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ac7061787eec9fca7b788bff662298493">operator+</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:ac7061787eec9fca7b788bff662298493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the addition between all lanes of its parameters See also: <a class="el" href="group__arithmetic_gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8.html#gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8" title="Callable object performing the sum of multiple values.">eve::add</a>. <br /></td></tr>
<tr class="separator:ac7061787eec9fca7b788bff662298493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade853f6683b76972efeb472e922d4dd4"><td class="memTemplParams" colspan="2"><a id="ade853f6683b76972efeb472e922d4dd4"></a>
template&lt;real_scalar_value S&gt; </td></tr>
<tr class="memitem:ade853f6683b76972efeb472e922d4dd4"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ade853f6683b76972efeb472e922d4dd4">operator+</a> (S s, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:ade853f6683b76972efeb472e922d4dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the addition between a scalar and all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> See also: <a class="el" href="group__arithmetic_gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8.html#gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8" title="Callable object performing the sum of multiple values.">eve::add</a>. <br /></td></tr>
<tr class="separator:ade853f6683b76972efeb472e922d4dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e6d76e129c2238b800ea7d19d5b377"><td class="memTemplParams" colspan="2"><a id="af3e6d76e129c2238b800ea7d19d5b377"></a>
template&lt;real_scalar_value S&gt; </td></tr>
<tr class="memitem:af3e6d76e129c2238b800ea7d19d5b377"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#af3e6d76e129c2238b800ea7d19d5b377">operator+</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, S s) noexcept</td></tr>
<tr class="memdesc:af3e6d76e129c2238b800ea7d19d5b377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the addition between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar See also: <a class="el" href="group__arithmetic_gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8.html#gaeb0fe3ed9cad2906b5e7ab7a6a0d7ea8" title="Callable object performing the sum of multiple values.">eve::add</a>. <br /></td></tr>
<tr class="separator:af3e6d76e129c2238b800ea7d19d5b377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996da84fd607b7134b15d3fb3969cbd6"><td class="memTemplParams" colspan="2"><a id="a996da84fd607b7134b15d3fb3969cbd6"></a>
template&lt;value V&gt; </td></tr>
<tr class="memitem:a996da84fd607b7134b15d3fb3969cbd6"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a996da84fd607b7134b15d3fb3969cbd6">operator-=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, V v) noexcept</td></tr>
<tr class="memdesc:a996da84fd607b7134b15d3fb3969cbd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound difference on all the wide lanes and assign the result to the current one. See also: <a class="el" href="group__arithmetic_ga13ddd05c1c516674e73d2ed018fa5d5a.html#ga13ddd05c1c516674e73d2ed018fa5d5a" title="Callable object performing the difference of multiple values.">eve::sub</a>. <br /></td></tr>
<tr class="separator:a996da84fd607b7134b15d3fb3969cbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e7120dbe0bcb7f3c4dcd7c9f798f50"><td class="memItemLeft" align="right" valign="top"><a id="a01e7120dbe0bcb7f3c4dcd7c9f798f50"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a01e7120dbe0bcb7f3c4dcd7c9f798f50">operator-</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a01e7120dbe0bcb7f3c4dcd7c9f798f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the difference between all lanes of its parameters See also: <a class="el" href="group__arithmetic_ga13ddd05c1c516674e73d2ed018fa5d5a.html#ga13ddd05c1c516674e73d2ed018fa5d5a" title="Callable object performing the difference of multiple values.">eve::sub</a>. <br /></td></tr>
<tr class="separator:a01e7120dbe0bcb7f3c4dcd7c9f798f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a4d6791321a446c19522c059f53317"><td class="memItemLeft" align="right" valign="top"><a id="a50a4d6791321a446c19522c059f53317"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a50a4d6791321a446c19522c059f53317">operator-</a> (real_scalar_value auto s, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:a50a4d6791321a446c19522c059f53317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the difference between a scalar and all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> See also: <a class="el" href="group__arithmetic_ga13ddd05c1c516674e73d2ed018fa5d5a.html#ga13ddd05c1c516674e73d2ed018fa5d5a" title="Callable object performing the difference of multiple values.">eve::sub</a>. <br /></td></tr>
<tr class="separator:a50a4d6791321a446c19522c059f53317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae973969d5d0d231af91c412af827ec4a"><td class="memItemLeft" align="right" valign="top"><a id="ae973969d5d0d231af91c412af827ec4a"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ae973969d5d0d231af91c412af827ec4a">operator-</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, real_scalar_value auto s) noexcept</td></tr>
<tr class="memdesc:ae973969d5d0d231af91c412af827ec4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the difference between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar See also: <a class="el" href="group__arithmetic_ga13ddd05c1c516674e73d2ed018fa5d5a.html#ga13ddd05c1c516674e73d2ed018fa5d5a" title="Callable object performing the difference of multiple values.">eve::sub</a>. <br /></td></tr>
<tr class="separator:ae973969d5d0d231af91c412af827ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf73e7cb4673abaa93aab9c6ec2532f8"><td class="memItemLeft" align="right" valign="top"><a id="adf73e7cb4673abaa93aab9c6ec2532f8"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#adf73e7cb4673abaa93aab9c6ec2532f8">operator*=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, <a class="el" href="group__concepts_ga19be3db9960e555ea9ee279846facacd.html#ga19be3db9960e555ea9ee279846facacd">value</a> auto o) noexcept</td></tr>
<tr class="memdesc:adf73e7cb4673abaa93aab9c6ec2532f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound product on all the wide lanes and assign the result to the current one. See also: <a class="el" href="group__operators_ga06eee505775e24c81fa5f5b22382251f.html#ga06eee505775e24c81fa5f5b22382251f" title="Callable object performing the computation of the mul operation.">eve::mul</a>. <br /></td></tr>
<tr class="separator:adf73e7cb4673abaa93aab9c6ec2532f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ece988f1ebba90718a9b6fa5ce6b11"><td class="memItemLeft" align="right" valign="top"><a id="a39ece988f1ebba90718a9b6fa5ce6b11"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a39ece988f1ebba90718a9b6fa5ce6b11">operator*</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a39ece988f1ebba90718a9b6fa5ce6b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the product between all lanes of its parameters See also: <a class="el" href="group__operators_ga06eee505775e24c81fa5f5b22382251f.html#ga06eee505775e24c81fa5f5b22382251f" title="Callable object performing the computation of the mul operation.">eve::mul</a>. <br /></td></tr>
<tr class="separator:a39ece988f1ebba90718a9b6fa5ce6b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf1f2ef91c15caa79d27395c7b50c59"><td class="memTemplParams" colspan="2"><a id="aeaf1f2ef91c15caa79d27395c7b50c59"></a>
template&lt;real_scalar_value S&gt; </td></tr>
<tr class="memitem:aeaf1f2ef91c15caa79d27395c7b50c59"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aeaf1f2ef91c15caa79d27395c7b50c59">operator*</a> (S s, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:aeaf1f2ef91c15caa79d27395c7b50c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the product between a scalar and all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> See also: <a class="el" href="group__operators_ga06eee505775e24c81fa5f5b22382251f.html#ga06eee505775e24c81fa5f5b22382251f" title="Callable object performing the computation of the mul operation.">eve::mul</a>. <br /></td></tr>
<tr class="separator:aeaf1f2ef91c15caa79d27395c7b50c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be7f6fc846b8495fc09ffd378d3d5cd"><td class="memItemLeft" align="right" valign="top"><a id="a1be7f6fc846b8495fc09ffd378d3d5cd"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a1be7f6fc846b8495fc09ffd378d3d5cd">operator*</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, real_scalar_value auto s) noexcept</td></tr>
<tr class="memdesc:a1be7f6fc846b8495fc09ffd378d3d5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the product between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar See also: <a class="el" href="group__operators_ga06eee505775e24c81fa5f5b22382251f.html#ga06eee505775e24c81fa5f5b22382251f" title="Callable object performing the computation of the mul operation.">eve::mul</a>. <br /></td></tr>
<tr class="separator:a1be7f6fc846b8495fc09ffd378d3d5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756a799ae6cc714137f2d6a9af4a08e5"><td class="memItemLeft" align="right" valign="top"><a id="a756a799ae6cc714137f2d6a9af4a08e5"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a756a799ae6cc714137f2d6a9af4a08e5">operator/=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, <a class="el" href="group__concepts_ga19be3db9960e555ea9ee279846facacd.html#ga19be3db9960e555ea9ee279846facacd">value</a> auto o) noexcept</td></tr>
<tr class="memdesc:a756a799ae6cc714137f2d6a9af4a08e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound division on all the wide lanes and assign the result to the current one. See also: <a class="el" href="group__arithmetic_gae0ef9200ab790a71835ff39ff61061a5.html#gae0ef9200ab790a71835ff39ff61061a5" title="Callable object performing the division of multiple values.">eve::div</a>. <br /></td></tr>
<tr class="separator:a756a799ae6cc714137f2d6a9af4a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8227ccccaac41f1a70e37f2a8ce5fa49"><td class="memItemLeft" align="right" valign="top"><a id="a8227ccccaac41f1a70e37f2a8ce5fa49"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a8227ccccaac41f1a70e37f2a8ce5fa49">operator/</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a8227ccccaac41f1a70e37f2a8ce5fa49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the division between all lanes of its parameters See also: <a class="el" href="group__arithmetic_gae0ef9200ab790a71835ff39ff61061a5.html#gae0ef9200ab790a71835ff39ff61061a5" title="Callable object performing the division of multiple values.">eve::div</a>. <br /></td></tr>
<tr class="separator:a8227ccccaac41f1a70e37f2a8ce5fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba54d6a011430be4f92e15dc83d7edb"><td class="memTemplParams" colspan="2"><a id="a6ba54d6a011430be4f92e15dc83d7edb"></a>
template&lt;real_scalar_value S&gt; </td></tr>
<tr class="memitem:a6ba54d6a011430be4f92e15dc83d7edb"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a6ba54d6a011430be4f92e15dc83d7edb">operator/</a> (S s, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:a6ba54d6a011430be4f92e15dc83d7edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the division between a scalar and all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> See also: <a class="el" href="group__arithmetic_gae0ef9200ab790a71835ff39ff61061a5.html#gae0ef9200ab790a71835ff39ff61061a5" title="Callable object performing the division of multiple values.">eve::div</a>. <br /></td></tr>
<tr class="separator:a6ba54d6a011430be4f92e15dc83d7edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ff84f5200fb5e7a0005539e8762759"><td class="memTemplParams" colspan="2"><a id="ab5ff84f5200fb5e7a0005539e8762759"></a>
template&lt;real_scalar_value S&gt; </td></tr>
<tr class="memitem:ab5ff84f5200fb5e7a0005539e8762759"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ab5ff84f5200fb5e7a0005539e8762759">operator/</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, S s) noexcept</td></tr>
<tr class="memdesc:ab5ff84f5200fb5e7a0005539e8762759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the division between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar See also: <a class="el" href="group__arithmetic_gae0ef9200ab790a71835ff39ff61061a5.html#gae0ef9200ab790a71835ff39ff61061a5" title="Callable object performing the division of multiple values.">eve::div</a>. <br /></td></tr>
<tr class="separator:ab5ff84f5200fb5e7a0005539e8762759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8eb4ce31a4e3fc4805b4d1c5c954d0c"><td class="memItemLeft" align="right" valign="top"><a id="ac8eb4ce31a4e3fc4805b4d1c5c954d0c"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ac8eb4ce31a4e3fc4805b4d1c5c954d0c">operator%=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, <a class="el" href="group__concepts_ga19be3db9960e555ea9ee279846facacd.html#ga19be3db9960e555ea9ee279846facacd">value</a> auto o) noexcept</td></tr>
<tr class="memdesc:ac8eb4ce31a4e3fc4805b4d1c5c954d0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound modulo on all the wide lanes and assign the result to the current one. Does not participate in overload resolution if <code>Type</code> does not models integral_scalar_value. <br /></td></tr>
<tr class="separator:ac8eb4ce31a4e3fc4805b4d1c5c954d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30062a067e1482c9fb61d49e12db32e5"><td class="memItemLeft" align="right" valign="top"><a id="a30062a067e1482c9fb61d49e12db32e5"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a30062a067e1482c9fb61d49e12db32e5">operator%</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;w) noexcept</td></tr>
<tr class="memdesc:a30062a067e1482c9fb61d49e12db32e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the modulo between all lanes of its parameters. Does not participate in overload resolution if <code>Type</code> does not models integral_scalar_value. <br /></td></tr>
<tr class="separator:a30062a067e1482c9fb61d49e12db32e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c12eb6691b179552797bee0abae0e8"><td class="memTemplParams" colspan="2"><a id="a11c12eb6691b179552797bee0abae0e8"></a>
template&lt;integral_scalar_value S&gt; </td></tr>
<tr class="memitem:a11c12eb6691b179552797bee0abae0e8"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a11c12eb6691b179552797bee0abae0e8">operator%</a> (S s, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v) noexcept</td></tr>
<tr class="memdesc:a11c12eb6691b179552797bee0abae0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the modulo between a scalar and all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> Does not participate in overload resolution if <code>Type</code> does not models integral_scalar_value. <br /></td></tr>
<tr class="separator:a11c12eb6691b179552797bee0abae0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608ed24dd6c80c15cc4d656120207498"><td class="memItemLeft" align="right" valign="top"><a id="a608ed24dd6c80c15cc4d656120207498"></a>
auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a608ed24dd6c80c15cc4d656120207498">operator%</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;v, integral_scalar_value auto s) noexcept</td></tr>
<tr class="memdesc:a608ed24dd6c80c15cc4d656120207498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the modulo between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar Does not participate in overload resolution if <code>Type</code> does not models integral_scalar_value. <br /></td></tr>
<tr class="separator:a608ed24dd6c80c15cc4d656120207498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2117a3edbcab4a7f5f12a70a0d5f8bca"><td class="memTemplParams" colspan="2"><a id="a2117a3edbcab4a7f5f12a70a0d5f8bca"></a>
template&lt;integral_value S&gt; </td></tr>
<tr class="memitem:a2117a3edbcab4a7f5f12a70a0d5f8bca"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a2117a3edbcab4a7f5f12a70a0d5f8bca">operator&lt;&lt;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, S s) noexcept</td></tr>
<tr class="memdesc:a2117a3edbcab4a7f5f12a70a0d5f8bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound left-shift on all the <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> lanes and assign the result to current one. <br /></td></tr>
<tr class="separator:a2117a3edbcab4a7f5f12a70a0d5f8bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0952de838b35b55b415b1d5b898c9d63"><td class="memTemplParams" colspan="2"><a id="a0952de838b35b55b415b1d5b898c9d63"></a>
template&lt;integral_value S&gt; </td></tr>
<tr class="memitem:a0952de838b35b55b415b1d5b898c9d63"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a0952de838b35b55b415b1d5b898c9d63">operator&lt;&lt;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S s) noexcept</td></tr>
<tr class="memdesc:a0952de838b35b55b415b1d5b898c9d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the left-shift between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and an integral scalar. <br /></td></tr>
<tr class="separator:a0952de838b35b55b415b1d5b898c9d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad4d3a98ce4b80a9382c8bf98af1592"><td class="memTemplParams" colspan="2"><a id="a7ad4d3a98ce4b80a9382c8bf98af1592"></a>
template&lt;integral_value S&gt; </td></tr>
<tr class="memitem:a7ad4d3a98ce4b80a9382c8bf98af1592"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a7ad4d3a98ce4b80a9382c8bf98af1592">operator&gt;&gt;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &amp;w, S s) noexcept</td></tr>
<tr class="memdesc:a7ad4d3a98ce4b80a9382c8bf98af1592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the compound right-shift on all the <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> lanes and assign the result to current one. <br /></td></tr>
<tr class="separator:a7ad4d3a98ce4b80a9382c8bf98af1592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be60111aec8c0aef7ab33b1d8d33066"><td class="memTemplParams" colspan="2"><a id="a0be60111aec8c0aef7ab33b1d8d33066"></a>
template&lt;integral_value S&gt; </td></tr>
<tr class="memitem:a0be60111aec8c0aef7ab33b1d8d33066"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a0be60111aec8c0aef7ab33b1d8d33066">operator&gt;&gt;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S s) noexcept</td></tr>
<tr class="memdesc:a0be60111aec8c0aef7ab33b1d8d33066"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the right-shift between all lanes of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and an integral scalar. <br /></td></tr>
<tr class="separator:a0be60111aec8c0aef7ab33b1d8d33066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9eeab91e5ac9e2dfb2aa024a7457a98"><td class="memItemLeft" align="right" valign="top"><a id="ad9eeab91e5ac9e2dfb2aa024a7457a98"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad9eeab91e5ac9e2dfb2aa024a7457a98">operator==</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:ad9eeab91e5ac9e2dfb2aa024a7457a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise equality comparison of two <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ad9eeab91e5ac9e2dfb2aa024a7457a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc3cc52d43a89fc85be6fa8d2ccf8c"><td class="memTemplParams" colspan="2"><a id="a45bc3cc52d43a89fc85be6fa8d2ccf8c"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a45bc3cc52d43a89fc85be6fa8d2ccf8c"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a45bc3cc52d43a89fc85be6fa8d2ccf8c">operator==</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S w) noexcept</td></tr>
<tr class="memdesc:a45bc3cc52d43a89fc85be6fa8d2ccf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise equality comparison of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar value. <br /></td></tr>
<tr class="separator:a45bc3cc52d43a89fc85be6fa8d2ccf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14d8c9b22f6c4d42a5fc101ce0d6b6d"><td class="memTemplParams" colspan="2"><a id="ad14d8c9b22f6c4d42a5fc101ce0d6b6d"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:ad14d8c9b22f6c4d42a5fc101ce0d6b6d"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad14d8c9b22f6c4d42a5fc101ce0d6b6d">operator==</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:ad14d8c9b22f6c4d42a5fc101ce0d6b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise equality comparison of a scalar value and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ad14d8c9b22f6c4d42a5fc101ce0d6b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44529328775c052ee2bd1f799ae05ad3"><td class="memItemLeft" align="right" valign="top"><a id="a44529328775c052ee2bd1f799ae05ad3"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a44529328775c052ee2bd1f799ae05ad3">operator!=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:a44529328775c052ee2bd1f799ae05ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise inequality comparison of two <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:a44529328775c052ee2bd1f799ae05ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa6754048c6f7f949c20b0fdf650341"><td class="memTemplParams" colspan="2"><a id="acaa6754048c6f7f949c20b0fdf650341"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:acaa6754048c6f7f949c20b0fdf650341"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#acaa6754048c6f7f949c20b0fdf650341">operator!=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S w) noexcept</td></tr>
<tr class="memdesc:acaa6754048c6f7f949c20b0fdf650341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise inequality comparison of a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar value. <br /></td></tr>
<tr class="separator:acaa6754048c6f7f949c20b0fdf650341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41ea7fcf9fb6a36229a94da2378150c"><td class="memTemplParams" colspan="2"><a id="aa41ea7fcf9fb6a36229a94da2378150c"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:aa41ea7fcf9fb6a36229a94da2378150c"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#aa41ea7fcf9fb6a36229a94da2378150c">operator!=</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:aa41ea7fcf9fb6a36229a94da2378150c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise inequality comparison of a scalar value and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:aa41ea7fcf9fb6a36229a94da2378150c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cdf65261026c33fece26e3ca9160d4"><td class="memItemLeft" align="right" valign="top"><a id="ab0cdf65261026c33fece26e3ca9160d4"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ab0cdf65261026c33fece26e3ca9160d4">operator&lt;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:ab0cdf65261026c33fece26e3ca9160d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise less-than comparison between <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ab0cdf65261026c33fece26e3ca9160d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2710ef895c5289e7082299fa6f3e7bf7"><td class="memTemplParams" colspan="2"><a id="a2710ef895c5289e7082299fa6f3e7bf7"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a2710ef895c5289e7082299fa6f3e7bf7"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a2710ef895c5289e7082299fa6f3e7bf7">operator&lt;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S w) noexcept</td></tr>
<tr class="memdesc:a2710ef895c5289e7082299fa6f3e7bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise less-than comparison between a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar. <br /></td></tr>
<tr class="separator:a2710ef895c5289e7082299fa6f3e7bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555c819323aef6a46a7eecb0136a73ed"><td class="memTemplParams" colspan="2"><a id="a555c819323aef6a46a7eecb0136a73ed"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a555c819323aef6a46a7eecb0136a73ed"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a555c819323aef6a46a7eecb0136a73ed">operator&lt;</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:a555c819323aef6a46a7eecb0136a73ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise less-than comparison between a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:a555c819323aef6a46a7eecb0136a73ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d367cded004ef4b05f93e26e3eef724"><td class="memItemLeft" align="right" valign="top"><a id="a4d367cded004ef4b05f93e26e3eef724"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a4d367cded004ef4b05f93e26e3eef724">operator&gt;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:a4d367cded004ef4b05f93e26e3eef724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise greater-than comparison between <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:a4d367cded004ef4b05f93e26e3eef724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9860c90ae756e2e96c789debdba7743"><td class="memTemplParams" colspan="2"><a id="ad9860c90ae756e2e96c789debdba7743"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:ad9860c90ae756e2e96c789debdba7743"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad9860c90ae756e2e96c789debdba7743">operator&gt;</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S w) noexcept</td></tr>
<tr class="memdesc:ad9860c90ae756e2e96c789debdba7743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise greater-than comparison between a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar. <br /></td></tr>
<tr class="separator:ad9860c90ae756e2e96c789debdba7743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b8ac054d61dc7c65d4a7e37c78a1f0"><td class="memTemplParams" colspan="2"><a id="ad8b8ac054d61dc7c65d4a7e37c78a1f0"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:ad8b8ac054d61dc7c65d4a7e37c78a1f0"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ad8b8ac054d61dc7c65d4a7e37c78a1f0">operator&gt;</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:ad8b8ac054d61dc7c65d4a7e37c78a1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise greater-than comparison between a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ad8b8ac054d61dc7c65d4a7e37c78a1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8cdaa7ecec9cc1ecfa77c9d3d135a6b"><td class="memItemLeft" align="right" valign="top"><a id="ab8cdaa7ecec9cc1ecfa77c9d3d135a6b"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ab8cdaa7ecec9cc1ecfa77c9d3d135a6b">operator&gt;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:ab8cdaa7ecec9cc1ecfa77c9d3d135a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise greater-or-equal comparison between <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ab8cdaa7ecec9cc1ecfa77c9d3d135a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce0f92fdf96c71f1f87a630715d538d"><td class="memTemplParams" colspan="2"><a id="abce0f92fdf96c71f1f87a630715d538d"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:abce0f92fdf96c71f1f87a630715d538d"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#abce0f92fdf96c71f1f87a630715d538d">operator&gt;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S w) noexcept</td></tr>
<tr class="memdesc:abce0f92fdf96c71f1f87a630715d538d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise greater-or-equal comparison between a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar. <br /></td></tr>
<tr class="separator:abce0f92fdf96c71f1f87a630715d538d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a749bdb1097f4f9c058f2d93a4f4b1"><td class="memTemplParams" colspan="2"><a id="a31a749bdb1097f4f9c058f2d93a4f4b1"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a31a749bdb1097f4f9c058f2d93a4f4b1"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a31a749bdb1097f4f9c058f2d93a4f4b1">operator&gt;=</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:a31a749bdb1097f4f9c058f2d93a4f4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise greater-or-equal comparison between a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:a31a749bdb1097f4f9c058f2d93a4f4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a793bbb4154c9fa18e7cffc56b2df40"><td class="memItemLeft" align="right" valign="top"><a id="a0a793bbb4154c9fa18e7cffc56b2df40"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a0a793bbb4154c9fa18e7cffc56b2df40">operator&lt;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:a0a793bbb4154c9fa18e7cffc56b2df40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise less-or-equal comparison between <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:a0a793bbb4154c9fa18e7cffc56b2df40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c89b05266a599ec3bf8b75068d9285"><td class="memTemplParams" colspan="2"><a id="a63c89b05266a599ec3bf8b75068d9285"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:a63c89b05266a599ec3bf8b75068d9285"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#a63c89b05266a599ec3bf8b75068d9285">operator&lt;=</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v, S w) noexcept</td></tr>
<tr class="memdesc:a63c89b05266a599ec3bf8b75068d9285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise less-or-equal comparison between a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> and a scalar. <br /></td></tr>
<tr class="separator:a63c89b05266a599ec3bf8b75068d9285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2046359bbc3846610b28f872e15a02"><td class="memTemplParams" colspan="2"><a id="ada2046359bbc3846610b28f872e15a02"></a>
template&lt;scalar_value S&gt; </td></tr>
<tr class="memitem:ada2046359bbc3846610b28f872e15a02"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ada2046359bbc3846610b28f872e15a02">operator&lt;=</a> (S v, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> w) noexcept</td></tr>
<tr class="memdesc:ada2046359bbc3846610b28f872e15a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element-wise less-or-equal comparison between a scalar and a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a>. <br /></td></tr>
<tr class="separator:ada2046359bbc3846610b28f872e15a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69148fa41e8a8ed3292cab287dc07d5"><td class="memItemLeft" align="right" valign="top"><a id="ac69148fa41e8a8ed3292cab287dc07d5"></a>
<a class="el" href="structeve_1_1logical.html">logical</a>&lt; <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ac69148fa41e8a8ed3292cab287dc07d5">operator!</a> (<a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> v) noexcept</td></tr>
<tr class="memdesc:ac69148fa41e8a8ed3292cab287dc07d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the logical complement of its parameter. <br /></td></tr>
<tr class="separator:ac69148fa41e8a8ed3292cab287dc07d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac705e38b1321dd61c39293c490b02acf"><td class="memItemLeft" align="right" valign="top"><a id="ac705e38b1321dd61c39293c490b02acf"></a>
std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html#ac705e38b1321dd61c39293c490b02acf">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html">wide</a> const &amp;p)</td></tr>
<tr class="memdesc:ac705e38b1321dd61c39293c490b02acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a <a class="el" href="structeve_1_1cpu__abi__v0_1_1wide.html" title="Wrapper for SIMD registers.">eve::wide</a> into a output stream. <br /></td></tr>
<tr class="separator:ac705e38b1321dd61c39293c490b02acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.20-->
<!-- start footer part -->
</div> <!-- DOXYSTRAP RELATED -->
</div> <!-- DOXYSTRAP RELATED -->
</div> <!-- DOXYSTRAP RELATED -->
</div> <!-- DOXYSTRAP RELATED -->
</div> <!-- DOXYSTRAP RELATED -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 7 2021 21:34:48 for E.V.E by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
