Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr  6 15:15:47 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reaction_timer_top_control_sets_placed.rpt
| Design       : reaction_timer_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             134 |           35 |
| Yes          | No                    | No                     |              64 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                  Enable Signal                 |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]_0  |                                                | DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]                   |                1 |              1 |
|  clk_IBUF_BUFG                                            | DEBOUNCE_RESPONSE_BTN/trigger_led0_out         | reset_IBUF                                                              |                1 |              1 |
|  CLOCK_1kHZ_GENERATOR/count_reg[0]                        |                                                |                                                                         |                1 |              2 |
|  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/CLK |                                                |                                                                         |                1 |              2 |
|  clk_IBUF_BUFG                                            |                                                |                                                                         |                4 |              5 |
|  clk_IBUF_BUFG                                            | DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/E[0] |                                                                         |                2 |              7 |
|  clk_IBUF_BUFG                                            | random_prep_time                               |                                                                         |                6 |             24 |
|  clk_IBUF_BUFG                                            |                                                | reset_IBUF                                                              |                7 |             28 |
|  clk_IBUF_BUFG                                            | display_value                                  |                                                                         |               11 |             33 |
|  clk_IBUF_BUFG                                            | run_reaction_timer                             | REACTION_COUNTER/count[0]_i_1_n_0                                       |                9 |             33 |
|  clk_IBUF_BUFG                                            |                                                | CLOCK_1kHZ_GENERATOR/counter[0]_i_1__1_n_0                              |                9 |             35 |
|  clk_IBUF_BUFG                                            |                                                | DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0              |                9 |             35 |
|  clk_IBUF_BUFG                                            |                                                | DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1_n_0 |                9 |             35 |
+-----------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 5      |                     1 |
| 7      |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


