#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 24 05:20:42 2025
# Process ID: 57873
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 2941.754 MHz, CPU Physical cores: 16, Host memory: 1081723 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 814422 ; free virtual = 980614
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57884
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2948.449 ; gain = 515.605 ; free physical = 814027 ; free virtual = 980287
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_80_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_80_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:561]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:562]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:563]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:564]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:565]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:566]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:567]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:568]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:569]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:570]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:571]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:572]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:573]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:574]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:575]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:576]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:577]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:578]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:579]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:580]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:581]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:582]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:583]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:584]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:585]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:586]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:587]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:588]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:589]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:590]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:591]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:592]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:593]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:594]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:595]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:596]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:597]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:598]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:599]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:600]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:601]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:602]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:603]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:604]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:605]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p10-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3660.199 ; gain = 1227.355 ; free physical = 812942 ; free virtual = 979138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3660.199 ; gain = 1227.355 ; free physical = 813287 ; free virtual = 979673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3680.125 ; gain = 1247.281 ; free physical = 813118 ; free virtual = 979465
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 4039.543 ; gain = 1606.699 ; free physical = 808177 ; free virtual = 974630
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 20    
	   3 Input    8 Bit       Adders := 20    
	   5 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 180   
	   3 Input    5 Bit       Adders := 180   
	   2 Input    4 Bit       Adders := 91    
	   4 Input    4 Bit       Adders := 90    
	   2 Input    2 Bit       Adders := 280   
+---XORs : 
	   2 Input      1 Bit         XORs := 241   
+---Registers : 
	               12 Bit    Registers := 19    
	                8 Bit    Registers := 849   
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 121   
	                2 Bit    Registers := 140   
	                1 Bit    Registers := 598   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 137   
	  10 Input    8 Bit        Muxes := 90    
	   2 Input    8 Bit        Muxes := 1528  
	   2 Input    7 Bit        Muxes := 114   
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 198   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 143   
	   2 Input    1 Bit        Muxes := 841   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 799264 ; free virtual = 965570
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:23 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 798920 ; free virtual = 965020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 798672 ; free virtual = 965222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:33 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 798559 ; free virtual = 964866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:33 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 798530 ; free virtual = 964836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:34 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 799535 ; free virtual = 966087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:34 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 800004 ; free virtual = 966403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:36 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 799492 ; free virtual = 966044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:36 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 799025 ; free virtual = 965577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   690|
|3     |LUT1   |   192|
|4     |LUT2   |  2656|
|5     |LUT3   |  2599|
|6     |LUT4   |  4511|
|7     |LUT5   |  3428|
|8     |LUT6   |  7372|
|9     |MUXF7  |    13|
|10    |FDRE   |  7718|
|11    |FDSE   |   423|
|12    |IBUF   |   644|
|13    |OBUF   |   723|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 30970|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   640|
|3     |  flatten_out_10_U                                                    |hls_dummy_fifo_w8_d2_S                                                                     |    43|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_373                                                        |    33|
|5     |  flatten_out_11_U                                                    |hls_dummy_fifo_w8_d2_S_0                                                                   |    42|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_372                                                        |    33|
|7     |  flatten_out_12_U                                                    |hls_dummy_fifo_w8_d2_S_1                                                                   |    43|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_371                                                        |    33|
|9     |  flatten_out_13_U                                                    |hls_dummy_fifo_w8_d2_S_2                                                                   |    42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_370                                                        |    33|
|11    |  flatten_out_14_U                                                    |hls_dummy_fifo_w8_d2_S_3                                                                   |    44|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_369                                                        |    33|
|13    |  flatten_out_15_U                                                    |hls_dummy_fifo_w8_d2_S_4                                                                   |    43|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_368                                                        |    33|
|15    |  flatten_out_16_U                                                    |hls_dummy_fifo_w8_d2_S_5                                                                   |    43|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_367                                                        |    33|
|17    |  flatten_out_17_U                                                    |hls_dummy_fifo_w8_d2_S_6                                                                   |    44|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_366                                                        |    33|
|19    |  flatten_out_18_U                                                    |hls_dummy_fifo_w8_d2_S_7                                                                   |    43|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_365                                                        |    33|
|21    |  flatten_out_19_U                                                    |hls_dummy_fifo_w8_d2_S_8                                                                   |    42|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_364                                                        |    33|
|23    |  flatten_out_1_U                                                     |hls_dummy_fifo_w8_d2_S_9                                                                   |    43|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_363                                                        |    33|
|25    |  flatten_out_20_U                                                    |hls_dummy_fifo_w8_d2_S_10                                                                  |    43|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_362                                                        |    33|
|27    |  flatten_out_21_U                                                    |hls_dummy_fifo_w8_d2_S_11                                                                  |    43|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_361                                                        |    33|
|29    |  flatten_out_22_U                                                    |hls_dummy_fifo_w8_d2_S_12                                                                  |    42|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_360                                                        |    33|
|31    |  flatten_out_23_U                                                    |hls_dummy_fifo_w8_d2_S_13                                                                  |    46|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_359                                                        |    33|
|33    |  flatten_out_24_U                                                    |hls_dummy_fifo_w8_d2_S_14                                                                  |    43|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_358                                                        |    33|
|35    |  flatten_out_25_U                                                    |hls_dummy_fifo_w8_d2_S_15                                                                  |    43|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_357                                                        |    33|
|37    |  flatten_out_26_U                                                    |hls_dummy_fifo_w8_d2_S_16                                                                  |    45|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_356                                                        |    33|
|39    |  flatten_out_27_U                                                    |hls_dummy_fifo_w8_d2_S_17                                                                  |    43|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_355                                                        |    33|
|41    |  flatten_out_28_U                                                    |hls_dummy_fifo_w8_d2_S_18                                                                  |    42|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_354                                                        |    33|
|43    |  flatten_out_29_U                                                    |hls_dummy_fifo_w8_d2_S_19                                                                  |    44|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_353                                                        |    33|
|45    |  flatten_out_2_U                                                     |hls_dummy_fifo_w8_d2_S_20                                                                  |    42|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_352                                                        |    33|
|47    |  flatten_out_30_U                                                    |hls_dummy_fifo_w8_d2_S_21                                                                  |    42|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_351                                                        |    33|
|49    |  flatten_out_31_U                                                    |hls_dummy_fifo_w8_d2_S_22                                                                  |    43|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_350                                                        |    33|
|51    |  flatten_out_32_U                                                    |hls_dummy_fifo_w8_d2_S_23                                                                  |    43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_349                                                        |    33|
|53    |  flatten_out_33_U                                                    |hls_dummy_fifo_w8_d2_S_24                                                                  |    43|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_348                                                        |    33|
|55    |  flatten_out_34_U                                                    |hls_dummy_fifo_w8_d2_S_25                                                                  |    42|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_347                                                        |    33|
|57    |  flatten_out_35_U                                                    |hls_dummy_fifo_w8_d2_S_26                                                                  |    43|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_346                                                        |    33|
|59    |  flatten_out_36_U                                                    |hls_dummy_fifo_w8_d2_S_27                                                                  |    42|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_345                                                        |    33|
|61    |  flatten_out_37_U                                                    |hls_dummy_fifo_w8_d2_S_28                                                                  |    42|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_344                                                        |    33|
|63    |  flatten_out_38_U                                                    |hls_dummy_fifo_w8_d2_S_29                                                                  |    46|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_343                                                        |    33|
|65    |  flatten_out_39_U                                                    |hls_dummy_fifo_w8_d2_S_30                                                                  |    42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_342                                                        |    33|
|67    |  flatten_out_3_U                                                     |hls_dummy_fifo_w8_d2_S_31                                                                  |    43|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_341                                                        |    33|
|69    |  flatten_out_40_U                                                    |hls_dummy_fifo_w8_d2_S_32                                                                  |    42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_340                                                        |    33|
|71    |  flatten_out_41_U                                                    |hls_dummy_fifo_w8_d2_S_33                                                                  |    43|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_339                                                        |    33|
|73    |  flatten_out_42_U                                                    |hls_dummy_fifo_w8_d2_S_34                                                                  |    44|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_338                                                        |    33|
|75    |  flatten_out_43_U                                                    |hls_dummy_fifo_w8_d2_S_35                                                                  |    42|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_337                                                        |    33|
|77    |  flatten_out_44_U                                                    |hls_dummy_fifo_w8_d2_S_36                                                                  |    43|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_336                                                        |    33|
|79    |  flatten_out_45_U                                                    |hls_dummy_fifo_w8_d2_S_37                                                                  |    42|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_335                                                        |    33|
|81    |  flatten_out_46_U                                                    |hls_dummy_fifo_w8_d2_S_38                                                                  |    42|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_334                                                        |    33|
|83    |  flatten_out_47_U                                                    |hls_dummy_fifo_w8_d2_S_39                                                                  |    42|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_333                                                        |    33|
|85    |  flatten_out_48_U                                                    |hls_dummy_fifo_w8_d2_S_40                                                                  |    45|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_332                                                        |    33|
|87    |  flatten_out_49_U                                                    |hls_dummy_fifo_w8_d2_S_41                                                                  |    43|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_331                                                        |    33|
|89    |  flatten_out_4_U                                                     |hls_dummy_fifo_w8_d2_S_42                                                                  |    43|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_330                                                        |    33|
|91    |  flatten_out_50_U                                                    |hls_dummy_fifo_w8_d2_S_43                                                                  |    45|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_329                                                        |    33|
|93    |  flatten_out_51_U                                                    |hls_dummy_fifo_w8_d2_S_44                                                                  |    43|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_328                                                        |    33|
|95    |  flatten_out_52_U                                                    |hls_dummy_fifo_w8_d2_S_45                                                                  |    42|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_327                                                        |    33|
|97    |  flatten_out_53_U                                                    |hls_dummy_fifo_w8_d2_S_46                                                                  |    42|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_326                                                        |    33|
|99    |  flatten_out_54_U                                                    |hls_dummy_fifo_w8_d2_S_47                                                                  |    43|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_325                                                        |    33|
|101   |  flatten_out_55_U                                                    |hls_dummy_fifo_w8_d2_S_48                                                                  |    43|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_324                                                        |    33|
|103   |  flatten_out_56_U                                                    |hls_dummy_fifo_w8_d2_S_49                                                                  |    43|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_323                                                        |    33|
|105   |  flatten_out_57_U                                                    |hls_dummy_fifo_w8_d2_S_50                                                                  |    43|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_322                                                        |    33|
|107   |  flatten_out_58_U                                                    |hls_dummy_fifo_w8_d2_S_51                                                                  |    44|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_321                                                        |    33|
|109   |  flatten_out_59_U                                                    |hls_dummy_fifo_w8_d2_S_52                                                                  |    43|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_320                                                        |    33|
|111   |  flatten_out_5_U                                                     |hls_dummy_fifo_w8_d2_S_53                                                                  |    42|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_319                                                        |    33|
|113   |  flatten_out_60_U                                                    |hls_dummy_fifo_w8_d2_S_54                                                                  |    43|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_318                                                        |    33|
|115   |  flatten_out_61_U                                                    |hls_dummy_fifo_w8_d2_S_55                                                                  |    43|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_317                                                        |    33|
|117   |  flatten_out_62_U                                                    |hls_dummy_fifo_w8_d2_S_56                                                                  |    42|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_316                                                        |    33|
|119   |  flatten_out_63_U                                                    |hls_dummy_fifo_w8_d2_S_57                                                                  |    42|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_315                                                        |    33|
|121   |  flatten_out_64_U                                                    |hls_dummy_fifo_w8_d2_S_58                                                                  |    43|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_314                                                        |    33|
|123   |  flatten_out_65_U                                                    |hls_dummy_fifo_w8_d2_S_59                                                                  |    45|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_313                                                        |    33|
|125   |  flatten_out_66_U                                                    |hls_dummy_fifo_w8_d2_S_60                                                                  |    43|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_312                                                        |    33|
|127   |  flatten_out_67_U                                                    |hls_dummy_fifo_w8_d2_S_61                                                                  |    43|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_311                                                        |    33|
|129   |  flatten_out_68_U                                                    |hls_dummy_fifo_w8_d2_S_62                                                                  |    43|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_310                                                        |    33|
|131   |  flatten_out_69_U                                                    |hls_dummy_fifo_w8_d2_S_63                                                                  |    43|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_309                                                        |    33|
|133   |  flatten_out_6_U                                                     |hls_dummy_fifo_w8_d2_S_64                                                                  |    42|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_308                                                        |    33|
|135   |  flatten_out_70_U                                                    |hls_dummy_fifo_w8_d2_S_65                                                                  |    47|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_307                                                        |    33|
|137   |  flatten_out_71_U                                                    |hls_dummy_fifo_w8_d2_S_66                                                                  |    43|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_306                                                        |    33|
|139   |  flatten_out_72_U                                                    |hls_dummy_fifo_w8_d2_S_67                                                                  |    42|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_305                                                        |    33|
|141   |  flatten_out_73_U                                                    |hls_dummy_fifo_w8_d2_S_68                                                                  |    45|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_304                                                        |    33|
|143   |  flatten_out_74_U                                                    |hls_dummy_fifo_w8_d2_S_69                                                                  |    42|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_303                                                        |    33|
|145   |  flatten_out_75_U                                                    |hls_dummy_fifo_w8_d2_S_70                                                                  |    44|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_302                                                        |    33|
|147   |  flatten_out_76_U                                                    |hls_dummy_fifo_w8_d2_S_71                                                                  |    42|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_301                                                        |    33|
|149   |  flatten_out_77_U                                                    |hls_dummy_fifo_w8_d2_S_72                                                                  |    42|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_300                                                        |    33|
|151   |  flatten_out_78_U                                                    |hls_dummy_fifo_w8_d2_S_73                                                                  |    44|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_299                                                        |    33|
|153   |  flatten_out_79_U                                                    |hls_dummy_fifo_w8_d2_S_74                                                                  |    42|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_298                                                        |    33|
|155   |  flatten_out_7_U                                                     |hls_dummy_fifo_w8_d2_S_75                                                                  |    42|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_297                                                        |    33|
|157   |  flatten_out_8_U                                                     |hls_dummy_fifo_w8_d2_S_76                                                                  |    43|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_296                                                        |    33|
|159   |  flatten_out_9_U                                                     |hls_dummy_fifo_w8_d2_S_77                                                                  |    44|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_295                                                        |    33|
|161   |  flatten_out_U                                                       |hls_dummy_fifo_w8_d2_S_78                                                                  |    43|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_294                                                        |    33|
|163   |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_79                                                                  |    35|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_293                                                        |    27|
|165   |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_80                                                                  |    35|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_292                                                        |    27|
|167   |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_81                                                                  |    35|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_291                                                        |    27|
|169   |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_82                                                                  |    36|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_290                                                        |    27|
|171   |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_83                                                                  |    38|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_289                                                        |    29|
|173   |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_84                                                                  |    36|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_288                                                        |    28|
|175   |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_85                                                                  |    36|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_287                                                        |    28|
|177   |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_86                                                                  |    37|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_286                                                        |    28|
|179   |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_87                                                                  |    35|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_285                                                        |    27|
|181   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_88                                                                  |    37|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_284                                                        |    28|
|183   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_89                                                                  |   444|
|184   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_283                                                        |   434|
|185   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_90                                                                  |   444|
|186   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_282                                                        |   434|
|187   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_91                                                                  |   444|
|188   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_281                                                        |   434|
|189   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_92                                                                  |   443|
|190   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_280                                                        |   434|
|191   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_93                                                                  |   443|
|192   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_279                                                        |   434|
|193   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_94                                                                  |   444|
|194   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_278                                                        |   434|
|195   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_95                                                                  |   446|
|196   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_277                                                        |   434|
|197   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_96                                                                  |   443|
|198   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_276                                                        |   434|
|199   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_97                                                                  |   443|
|200   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_275                                                        |   434|
|201   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_98                                                                  |   369|
|202   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   359|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |   133|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_274                                                        |   124|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                  |    23|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_273                                                        |    14|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                 |   103|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_272                                                        |    91|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                 |    24|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_271                                                        |    15|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                 |   212|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_270                                                        |   202|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                 |    22|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_269                                                        |    13|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                 |   111|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_268                                                        |   100|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                 |    23|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_267                                                        |    14|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                 |   166|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_266                                                        |   155|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                 |    22|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_265                                                        |    13|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_108                                                                 |   160|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_264                                                        |   150|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_109                                                                 |    23|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_263                                                        |    13|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                 |   120|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_262                                                        |   111|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                 |    22|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_261                                                        |    13|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                 |   159|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_260                                                        |   149|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                 |    22|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_259                                                        |    13|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                 |   247|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_258                                                        |   236|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                 |    22|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_257                                                        |    13|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                 |   111|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_256                                                        |   101|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                 |    22|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_255                                                        |    13|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_118                                                                 |   119|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_254                                                        |   109|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_119                                                                 |   100|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_253                                                        |    91|
|247   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_120                                                                 |   146|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_252                                                        |   136|
|249   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_121                                                                 |    21|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_251                                                        |     9|
|251   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_122                                                                 |   103|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_250                                                        |    94|
|253   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_123                                                                 |    23|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_249                                                        |    14|
|255   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_124                                                                 |   159|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_248                                                        |   149|
|257   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_125                                                                 |    22|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_247                                                        |    13|
|259   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_126                                                                 |   121|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_246                                                        |   110|
|261   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_127                                                                 |    22|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_245                                                        |    13|
|263   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_128                                                                 |   143|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_244                                                        |   134|
|265   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_129                                                                 |    23|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_243                                                        |    13|
|267   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_130                                                                 |    92|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_242                                                        |    83|
|269   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_131                                                                 |    34|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_241                                                        |    15|
|271   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_132                                                                 |   124|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_240                                                        |   115|
|273   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_133                                                                 |    22|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_239                                                        |    13|
|275   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_134                                                                 |   125|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_238                                                        |   116|
|277   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_135                                                                 |    22|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_237                                                        |    13|
|279   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_136                                                                 |   161|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_236                                                        |   152|
|281   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_137                                                                 |    88|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    78|
|283   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s               |  6426|
|284   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     8|
|285   |    mul_8s_7ns_14_1_1_U109                                            |hls_dummy_mul_8s_7ns_14_1_1_138                                                            |     7|
|286   |    mul_8s_7ns_14_1_1_U21                                             |hls_dummy_mul_8s_7ns_14_1_1_139                                                            |     7|
|287   |    mul_8s_7ns_14_1_1_U32                                             |hls_dummy_mul_8s_7ns_14_1_1_140                                                            |     7|
|288   |    mul_8s_7ns_14_1_1_U43                                             |hls_dummy_mul_8s_7ns_14_1_1_141                                                            |     7|
|289   |    mul_8s_7ns_14_1_1_U54                                             |hls_dummy_mul_8s_7ns_14_1_1_142                                                            |     7|
|290   |    mul_8s_7ns_14_1_1_U65                                             |hls_dummy_mul_8s_7ns_14_1_1_143                                                            |     7|
|291   |    mul_8s_7ns_14_1_1_U76                                             |hls_dummy_mul_8s_7ns_14_1_1_144                                                            |     7|
|292   |    mul_8s_7ns_14_1_1_U87                                             |hls_dummy_mul_8s_7ns_14_1_1_145                                                            |     7|
|293   |    mul_8s_7ns_14_1_1_U98                                             |hls_dummy_mul_8s_7ns_14_1_1_146                                                            |     7|
|294   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    22|
|295   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_147                                                             |    38|
|296   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_148                                                             |    22|
|297   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_149                                                             |    28|
|298   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_150                                                             |    38|
|299   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_151                                                             |    22|
|300   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_152                                                             |    34|
|301   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_153                                                             |    28|
|302   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_154                                                             |    28|
|303   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_155                                                             |    22|
|304   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_156                                                             |    36|
|305   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_157                                                             |    25|
|306   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_158                                                             |    28|
|307   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_159                                                             |    36|
|308   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_160                                                             |    25|
|309   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_161                                                             |    34|
|310   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_162                                                             |    28|
|311   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_163                                                             |    28|
|312   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_164                                                             |    22|
|313   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_165                                                             |    38|
|314   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_166                                                             |    22|
|315   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_167                                                             |    28|
|316   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_168                                                             |    38|
|317   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_169                                                             |    22|
|318   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_170                                                             |    26|
|319   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_171                                                             |    36|
|320   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_172                                                             |    28|
|321   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_173                                                             |    19|
|322   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_174                                                             |    38|
|323   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_175                                                             |    22|
|324   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_176                                                             |    28|
|325   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_177                                                             |    38|
|326   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_178                                                             |    22|
|327   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_179                                                             |    25|
|328   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_180                                                             |    37|
|329   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_181                                                             |    28|
|330   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_182                                                             |    17|
|331   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_183                                                             |    38|
|332   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_184                                                             |    22|
|333   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_185                                                             |    28|
|334   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_186                                                             |    38|
|335   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_187                                                             |    22|
|336   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    25|
|337   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    37|
|338   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    28|
|339   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_191                                                             |    22|
|340   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    38|
|341   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    22|
|342   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    28|
|343   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    38|
|344   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    22|
|345   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    34|
|346   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    28|
|347   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    28|
|348   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    22|
|349   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    38|
|350   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    22|
|351   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    28|
|352   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    38|
|353   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_205                                                             |    22|
|354   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    23|
|355   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    39|
|356   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    28|
|357   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    22|
|358   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    38|
|359   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    22|
|360   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    28|
|361   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    38|
|362   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    22|
|363   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    25|
|364   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    37|
|365   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    28|
|366   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    22|
|367   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    38|
|368   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    22|
|369   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    28|
|370   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    38|
|371   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    22|
|372   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    26|
|373   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    36|
|374   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    28|
|375   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    22|
|376   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    38|
|377   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    22|
|378   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    28|
|379   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    38|
|380   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    22|
|381   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    34|
|382   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    28|
|383   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    28|
|384   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_3_s_w2_ROM_AUTbkb |  2615|
|385   |  sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_U0           |hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_s                         |  7758|
|386   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_4_U0    |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_10_4                    |  3078|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:36 . Memory (MB): peak = 4536.125 ; gain = 2103.281 ; free physical = 799236 ; free virtual = 965788
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:39 . Memory (MB): peak = 4540.035 ; gain = 2107.191 ; free physical = 812778 ; free virtual = 979147
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:39 . Memory (MB): peak = 4540.035 ; gain = 2107.191 ; free physical = 812752 ; free virtual = 979121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4540.035 ; gain = 0.000 ; free physical = 812028 ; free virtual = 978335
INFO: [Netlist 29-17] Analyzing 1348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4584.148 ; gain = 0.000 ; free physical = 811712 ; free virtual = 978019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 645 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 644 instances

Synth Design complete | Checksum: a73e1341
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:48 . Memory (MB): peak = 4584.148 ; gain = 2175.148 ; free physical = 812723 ; free virtual = 979112
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16471.148; main = 3900.954; forked = 12795.175
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21539.758; main = 4584.152; forked = 17003.629
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4648.180 ; gain = 64.031 ; free physical = 812252 ; free virtual = 978696

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 144a7c18b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4687.758 ; gain = 39.578 ; free physical = 812017 ; free virtual = 978447

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 24 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a9bac5d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812164 ; free virtual = 978607
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e143eeb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 811658 ; free virtual = 978210
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8bb746d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812277 ; free virtual = 978585
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: bbad5586

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812080 ; free virtual = 978632
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 925b6ea3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812212 ; free virtual = 978764
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               5  |                                              0  |
|  Constant propagation         |               5  |              12  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 96319884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812235 ; free virtual = 978787

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 96319884

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812220 ; free virtual = 978527

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 96319884

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812211 ; free virtual = 978518

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812184 ; free virtual = 978491
Ending Netlist Obfuscation Task | Checksum: 96319884

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4687.758 ; gain = 0.000 ; free physical = 812151 ; free virtual = 978459
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4687.758 ; gain = 103.609 ; free physical = 812144 ; free virtual = 978451
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 05:23:48 2025...
