

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Wed Dec  4 20:23:23 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.079|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21225|  21225|  21225|  21225|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  21224|  21224|       758|          -|          -|    28|    no    |
        | + Loop 1.1      |    756|    756|        27|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     11|     11|        11|          -|          -|     1|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     16|       -|      -|
|Expression       |        -|      -|       0|    692|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    284|
|Register         |        -|      -|    1074|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1074|    976|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------------------------+----------------------------------------+--------------+
    |                   Instance                  |                 Module                 |  Expression  |
    +---------------------------------------------+----------------------------------------+--------------+
    |network_mac_muladd_5ns_11ns_11s_15_3_1_U248  |network_mac_muladd_5ns_11ns_11s_15_3_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_10s_26_3_1_U238          |network_mul_mul_16s_10s_26_3_1          |    i0 * i1   |
    |network_mul_mul_16s_11ns_27_3_1_U239         |network_mul_mul_16s_11ns_27_3_1         |    i0 * i1   |
    |network_mul_mul_16s_12s_28_3_1_U235          |network_mul_mul_16s_12s_28_3_1          |    i0 * i1   |
    |network_mul_mul_16s_13ns_29_3_1_U236         |network_mul_mul_16s_13ns_29_3_1         |    i0 * i1   |
    |network_mul_mul_16s_13ns_29_3_1_U242         |network_mul_mul_16s_13ns_29_3_1         |    i0 * i1   |
    |network_mul_mul_16s_13s_29_3_1_U237          |network_mul_mul_16s_13s_29_3_1          |    i0 * i1   |
    |network_mul_mul_16s_14ns_30_3_1_U234         |network_mul_mul_16s_14ns_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_14ns_30_3_1_U240         |network_mul_mul_16s_14ns_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_14ns_30_3_1_U241         |network_mul_mul_16s_14ns_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_14ns_30_3_1_U244         |network_mul_mul_16s_14ns_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_14s_30_3_1_U245          |network_mul_mul_16s_14s_30_3_1          |    i0 * i1   |
    |network_mul_mul_16s_14s_30_3_1_U249          |network_mul_mul_16s_14s_30_3_1          |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U243          |network_mul_mul_16s_15s_30_3_1          |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U246          |network_mul_mul_16s_15s_30_3_1          |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U247          |network_mul_mul_16s_15s_30_3_1          |    i0 * i1   |
    +---------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |buffer_2_s_fu_958_p2  |     +    |      0|  0|  16|          16|          16|
    |out_h_2_fu_344_p2     |     +    |      0|  0|  15|           5|           1|
    |out_w_1_fu_386_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp10_fu_773_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_861_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_819_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp13_fu_843_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_945_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_940_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_616_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_814_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_659_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp6_fu_808_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_865_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_779_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_695_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_2_fu_396_p2       |     +    |      0|  0|  13|          11|          11|
    |tmp_31_10_fu_500_p2   |     +    |      0|  0|  19|          14|          13|
    |tmp_31_11_fu_506_p2   |     +    |      0|  0|  19|          14|          14|
    |tmp_31_12_fu_528_p2   |     +    |      0|  0|  19|          14|          14|
    |tmp_31_13_fu_533_p2   |     +    |      0|  0|  19|          14|          14|
    |tmp_31_14_fu_554_p2   |     +    |      0|  0|  19|          14|          14|
    |tmp_31_1_fu_404_p2    |     +    |      0|  0|  12|          12|          10|
    |tmp_31_2_fu_410_p2    |     +    |      0|  0|  12|          12|          11|
    |tmp_31_3_fu_431_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp_31_4_fu_436_p2    |     +    |      0|  0|  17|          13|          12|
    |tmp_31_5_fu_450_p2    |     +    |      0|  0|  17|          13|          12|
    |tmp_31_6_fu_595_p2    |     +    |      0|  0|  17|          13|          13|
    |tmp_31_7_fu_455_p2    |     +    |      0|  0|  17|          13|          13|
    |tmp_31_8_fu_468_p2    |     +    |      0|  0|  17|          13|          12|
    |tmp_31_9_fu_473_p2    |     +    |      0|  0|  17|          13|          12|
    |tmp_31_s_fu_559_p2    |     +    |      0|  0|  19|          14|          14|
    |tmp_9_fu_954_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_fu_949_p2         |     +    |      0|  0|  16|          16|          16|
    |p_neg_fu_717_p2       |     -    |      0|  0|  16|           1|          22|
    |tmp_1_fu_374_p2       |     -    |      0|  0|  13|          11|          11|
    |tmp_37_6_fu_735_p2    |     -    |      0|  0|  16|          22|          22|
    |exitcond1_fu_380_p2   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_338_p2   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_870_p2    |   icmp   |      0|  0|  11|           5|           6|
    |buffer_1_fu_898_p3    |  select  |      0|  0|  15|           1|           1|
    |in_d_1_s_fu_880_p2    |    xor   |      0|  0|   6|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 692|         530|         535|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  133|         29|    1|         29|
    |buffer1_reg_300   |    9|          2|   16|         32|
    |in_d_reg_312      |    9|          2|    5|         10|
    |input_r_address0  |   44|          9|   14|        126|
    |input_r_address1  |   44|          9|   14|        126|
    |out_h_reg_278     |    9|          2|    5|         10|
    |out_w_reg_289     |    9|          2|    5|         10|
    |reg_323           |    9|          2|   16|         32|
    |reg_328           |    9|          2|   16|         32|
    |reg_333           |    9|          2|   16|         32|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  284|         61|  108|        439|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  28|   0|   28|          0|
    |buffer1_reg_300             |  16|   0|   16|          0|
    |in_d_1_s_reg_1481           |   5|   0|    5|          0|
    |in_d_reg_312                |   5|   0|    5|          0|
    |input_load_4_reg_1155       |  16|   0|   16|          0|
    |out_h_2_reg_1064            |   5|   0|    5|          0|
    |out_h_reg_278               |   5|   0|    5|          0|
    |out_w_1_reg_1077            |   5|   0|    5|          0|
    |out_w_reg_289               |   5|   0|    5|          0|
    |reg_323                     |  16|   0|   16|          0|
    |reg_328                     |  16|   0|   16|          0|
    |reg_333                     |  16|   0|   16|          0|
    |tmp12_reg_1443              |  16|   0|   16|          0|
    |tmp13_reg_1453              |  16|   0|   16|          0|
    |tmp2_reg_1506               |  16|   0|   16|          0|
    |tmp3_reg_1338               |  16|   0|   16|          0|
    |tmp4_reg_1438               |  16|   0|   16|          0|
    |tmp5_reg_1373               |  16|   0|   16|          0|
    |tmp7_reg_1468               |  16|   0|   16|          0|
    |tmp8_reg_1423               |  16|   0|   16|          0|
    |tmp9_reg_1398               |  16|   0|   16|          0|
    |tmp_10_reg_1298             |  15|   0|   15|          0|
    |tmp_14_reg_1408             |   8|   0|    8|          0|
    |tmp_15_reg_1348             |  12|   0|   12|          0|
    |tmp_1_reg_1069              |   9|   0|   11|          2|
    |tmp_2_reg_1082              |  11|   0|   11|          0|
    |tmp_30_cast_cast5_reg_1106  |  13|   0|   13|          0|
    |tmp_30_cast_cast6_reg_1180  |  14|   0|   14|          0|
    |tmp_30_cast_cast_reg_1091   |  12|   0|   12|          0|
    |tmp_30_cast_reg_1458        |  15|   0|   15|          0|
    |tmp_31_10_reg_1213          |  14|   0|   14|          0|
    |tmp_31_11_reg_1218          |  14|   0|   14|          0|
    |tmp_31_12_reg_1243          |  14|   0|   14|          0|
    |tmp_31_13_reg_1248          |  14|   0|   14|          0|
    |tmp_31_14_reg_1288          |  14|   0|   14|          0|
    |tmp_31_1_reg_1096           |  12|   0|   12|          0|
    |tmp_31_2_reg_1101           |  12|   0|   12|          0|
    |tmp_31_3_reg_1125           |  12|   0|   12|          0|
    |tmp_31_4_reg_1130           |  13|   0|   13|          0|
    |tmp_31_5_reg_1145           |  13|   0|   13|          0|
    |tmp_31_6_reg_1308           |  13|   0|   13|          0|
    |tmp_31_7_reg_1150           |  13|   0|   13|          0|
    |tmp_31_8_reg_1170           |  13|   0|   13|          0|
    |tmp_31_9_reg_1175           |  13|   0|   13|          0|
    |tmp_31_s_reg_1293           |  14|   0|   14|          0|
    |tmp_37_10_reg_1378          |  30|   0|   30|          0|
    |tmp_37_11_reg_1383          |  29|   0|   29|          0|
    |tmp_37_12_reg_1413          |  30|   0|   30|          0|
    |tmp_37_13_reg_1418          |  30|   0|   30|          0|
    |tmp_37_14_reg_1428          |  30|   0|   30|          0|
    |tmp_37_1_reg_1448           |  30|   0|   30|          0|
    |tmp_37_2_reg_1253           |  30|   0|   30|          0|
    |tmp_37_3_reg_1258           |  28|   0|   28|          0|
    |tmp_37_4_reg_1263           |  29|   0|   29|          0|
    |tmp_37_5_reg_1303           |  29|   0|   29|          0|
    |tmp_37_7_reg_1313           |  26|   0|   26|          0|
    |tmp_37_8_reg_1353           |  27|   0|   27|          0|
    |tmp_37_9_reg_1358           |  30|   0|   30|          0|
    |tmp_37_s_reg_1433           |  30|   0|   30|          0|
    |tmp_39_1_reg_1463           |  16|   0|   16|          0|
    |tmp_5_reg_1486              |  15|   0|   15|          0|
    |tmp_7_reg_1501              |  30|   0|   30|          0|
    |tmp_reg_1511                |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1074|   0| 1076|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

