
DC_SRC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015434  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000f1d8  08015618  08015618  00016618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080247f0  080247f0  00026354  2**0
                  CONTENTS
  4 .ARM          00000008  080247f0  080247f0  000257f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080247f8  080247f8  00026354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080247f8  080247f8  000257f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080247fc  080247fc  000257fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000354  20000000  08024800  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ea0  20000354  08024b54  00026354  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200091f4  08024b54  000271f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00026354  2**0
                  CONTENTS, READONLY
 12 .debug_info   00034210  00000000  00000000  00026384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007689  00000000  00000000  0005a594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000029c0  00000000  00000000  00061c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001fc8  00000000  00000000  000645e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac42  00000000  00000000  000665a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00035d82  00000000  00000000  000911ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb871  00000000  00000000  000c6f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c27dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c0cc  00000000  00000000  001c2820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001ce8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000354 	.word	0x20000354
 80001fc:	00000000 	.word	0x00000000
 8000200:	080155fc 	.word	0x080155fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000358 	.word	0x20000358
 800021c:	080155fc 	.word	0x080155fc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08c      	sub	sp, #48	@ 0x30
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	2220      	movs	r2, #32
 8000cee:	2100      	movs	r1, #0
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f012 fb7c 	bl	80133ee <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cf6:	4b47      	ldr	r3, [pc, #284]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000cf8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000cfc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 8000cfe:	4b45      	ldr	r3, [pc, #276]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d00:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 8000d04:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d06:	4b43      	ldr	r3, [pc, #268]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d0c:	4b41      	ldr	r3, [pc, #260]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000d12:	4b40      	ldr	r3, [pc, #256]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d18:	4b3e      	ldr	r3, [pc, #248]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d20:	2208      	movs	r2, #8
 8000d22:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d24:	4b3b      	ldr	r3, [pc, #236]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d2a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 8000d30:	4b38      	ldr	r3, [pc, #224]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d32:	2204      	movs	r2, #4
 8000d34:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d36:	4b37      	ldr	r3, [pc, #220]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d3e:	4b35      	ldr	r3, [pc, #212]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d44:	4b33      	ldr	r3, [pc, #204]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d4a:	4b32      	ldr	r3, [pc, #200]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d52:	4b30      	ldr	r3, [pc, #192]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d58:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d62:	482c      	ldr	r0, [pc, #176]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d64:	f003 fa44 	bl	80041f0 <HAL_ADC_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8000d6e:	f001 fbdb 	bl	8002528 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4825      	ldr	r0, [pc, #148]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000d7e:	f004 fa49 	bl	8005214 <HAL_ADCEx_MultiModeConfigChannel>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000d88:	f001 fbce 	bl	8002528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d8c:	4b22      	ldr	r3, [pc, #136]	@ (8000e18 <MX_ADC1_Init+0x140>)
 8000d8e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d90:	2306      	movs	r3, #6
 8000d92:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d98:	237f      	movs	r3, #127	@ 0x7f
 8000d9a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d9c:	2304      	movs	r3, #4
 8000d9e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	481a      	ldr	r0, [pc, #104]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000daa:	f003 fcb7 	bl	800471c <HAL_ADC_ConfigChannel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000db4:	f001 fbb8 	bl	8002528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000db8:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <MX_ADC1_Init+0x144>)
 8000dba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000dbc:	230c      	movs	r3, #12
 8000dbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4813      	ldr	r0, [pc, #76]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000dc6:	f003 fca9 	bl	800471c <HAL_ADC_ConfigChannel>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000dd0:	f001 fbaa 	bl	8002528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000dd4:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <MX_ADC1_Init+0x148>)
 8000dd6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000dd8:	2312      	movs	r3, #18
 8000dda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	4619      	mov	r1, r3
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000de2:	f003 fc9b 	bl	800471c <HAL_ADC_ConfigChannel>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000dec:	f001 fb9c 	bl	8002528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000df0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <MX_ADC1_Init+0x14c>)
 8000df2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000df4:	2318      	movs	r3, #24
 8000df6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4805      	ldr	r0, [pc, #20]	@ (8000e14 <MX_ADC1_Init+0x13c>)
 8000dfe:	f003 fc8d 	bl	800471c <HAL_ADC_ConfigChannel>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000e08:	f001 fb8e 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e0c:	bf00      	nop
 8000e0e:	3730      	adds	r7, #48	@ 0x30
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000370 	.word	0x20000370
 8000e18:	04300002 	.word	0x04300002
 8000e1c:	08600004 	.word	0x08600004
 8000e20:	0c900008 	.word	0x0c900008
 8000e24:	10c00010 	.word	0x10c00010

08000e28 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e2e:	463b      	mov	r3, r7
 8000e30:	2220      	movs	r2, #32
 8000e32:	2100      	movs	r1, #0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f012 fada 	bl	80133ee <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000e3a:	4b32      	ldr	r3, [pc, #200]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e3c:	4a32      	ldr	r2, [pc, #200]	@ (8000f08 <MX_ADC2_Init+0xe0>)
 8000e3e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 8000e40:	4b30      	ldr	r3, [pc, #192]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e42:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 8000e46:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e48:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000e54:	4b2b      	ldr	r3, [pc, #172]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e60:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e62:	2204      	movs	r2, #4
 8000e64:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e66:	4b27      	ldr	r3, [pc, #156]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000e6c:	4b25      	ldr	r3, [pc, #148]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8000e72:	4b24      	ldr	r3, [pc, #144]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e74:	2202      	movs	r2, #2
 8000e76:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e78:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e86:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e94:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000ea2:	4818      	ldr	r0, [pc, #96]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000ea4:	f003 f9a4 	bl	80041f0 <HAL_ADC_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000eae:	f001 fb3b 	bl	8002528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000eb2:	4b16      	ldr	r3, [pc, #88]	@ (8000f0c <MX_ADC2_Init+0xe4>)
 8000eb4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ebe:	237f      	movs	r3, #127	@ 0x7f
 8000ec0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ec2:	2304      	movs	r3, #4
 8000ec4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000ed0:	f003 fc24 	bl	800471c <HAL_ADC_ConfigChannel>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000eda:	f001 fb25 	bl	8002528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ede:	4b0c      	ldr	r3, [pc, #48]	@ (8000f10 <MX_ADC2_Init+0xe8>)
 8000ee0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ee2:	230c      	movs	r3, #12
 8000ee4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4806      	ldr	r0, [pc, #24]	@ (8000f04 <MX_ADC2_Init+0xdc>)
 8000eec:	f003 fc16 	bl	800471c <HAL_ADC_ConfigChannel>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 8000ef6:	f001 fb17 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	3720      	adds	r7, #32
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	200003dc 	.word	0x200003dc
 8000f08:	50000100 	.word	0x50000100
 8000f0c:	0c900008 	.word	0x0c900008
 8000f10:	36902000 	.word	0x36902000

08000f14 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b0a0      	sub	sp, #128	@ 0x80
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	2250      	movs	r2, #80	@ 0x50
 8000f32:	2100      	movs	r1, #0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f012 fa5a 	bl	80133ee <memset>
  if(adcHandle->Instance==ADC1)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f42:	d169      	bne.n	8001018 <HAL_ADC_MspInit+0x104>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f48:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000f4a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000f4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f50:	f107 031c 	add.w	r3, r7, #28
 8000f54:	4618      	mov	r0, r3
 8000f56:	f008 ffc5 	bl	8009ee4 <HAL_RCCEx_PeriphCLKConfig>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000f60:	f001 fae2 	bl	8002528 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f64:	4b65      	ldr	r3, [pc, #404]	@ (80010fc <HAL_ADC_MspInit+0x1e8>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	4a64      	ldr	r2, [pc, #400]	@ (80010fc <HAL_ADC_MspInit+0x1e8>)
 8000f6c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f6e:	4b63      	ldr	r3, [pc, #396]	@ (80010fc <HAL_ADC_MspInit+0x1e8>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d10b      	bne.n	8000f8e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f76:	4b62      	ldr	r3, [pc, #392]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8000f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7a:	4a61      	ldr	r2, [pc, #388]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8000f7c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f82:	4b5f      	ldr	r3, [pc, #380]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f8a:	61bb      	str	r3, [r7, #24]
 8000f8c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8e:	4b5c      	ldr	r3, [pc, #368]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f92:	4a5b      	ldr	r2, [pc, #364]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9a:	4b59      	ldr	r3, [pc, #356]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	697b      	ldr	r3, [r7, #20]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = INPUT_CURR_Pin|OUTPUT_CURR_Pin|ISO_VOLT_INPUT_TERMINAL_Pin|ISO_VOLT_OUTPUT_TERMINAL_Pin;
 8000fa6:	230f      	movs	r3, #15
 8000fa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000faa:	2303      	movs	r3, #3
 8000fac:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f005 fe2c 	bl	8006c18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fc0:	4b50      	ldr	r3, [pc, #320]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fc2:	4a51      	ldr	r2, [pc, #324]	@ (8001108 <HAL_ADC_MspInit+0x1f4>)
 8000fc4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000fc6:	4b4f      	ldr	r3, [pc, #316]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fc8:	2205      	movs	r2, #5
 8000fca:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fcc:	4b4d      	ldr	r3, [pc, #308]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fd2:	4b4c      	ldr	r3, [pc, #304]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000fd8:	4b4a      	ldr	r3, [pc, #296]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fda:	2280      	movs	r2, #128	@ 0x80
 8000fdc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fde:	4b49      	ldr	r3, [pc, #292]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fe0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fe4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000fe6:	4b47      	ldr	r3, [pc, #284]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000fe8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fee:	4b45      	ldr	r3, [pc, #276]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000ff0:	2220      	movs	r2, #32
 8000ff2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ff4:	4b43      	ldr	r3, [pc, #268]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ffa:	4842      	ldr	r0, [pc, #264]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8000ffc:	f004 fd48 	bl	8005a90 <HAL_DMA_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8001006:	f001 fa8f 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a3d      	ldr	r2, [pc, #244]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 800100e:	655a      	str	r2, [r3, #84]	@ 0x54
 8001010:	4a3c      	ldr	r2, [pc, #240]	@ (8001104 <HAL_ADC_MspInit+0x1f0>)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001016:	e06d      	b.n	80010f4 <HAL_ADC_MspInit+0x1e0>
  else if(adcHandle->Instance==ADC2)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a3b      	ldr	r2, [pc, #236]	@ (800110c <HAL_ADC_MspInit+0x1f8>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d168      	bne.n	80010f4 <HAL_ADC_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001026:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001028:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800102c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4618      	mov	r0, r3
 8001034:	f008 ff56 	bl	8009ee4 <HAL_RCCEx_PeriphCLKConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 800103e:	f001 fa73 	bl	8002528 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001042:	4b2e      	ldr	r3, [pc, #184]	@ (80010fc <HAL_ADC_MspInit+0x1e8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	3301      	adds	r3, #1
 8001048:	4a2c      	ldr	r2, [pc, #176]	@ (80010fc <HAL_ADC_MspInit+0x1e8>)
 800104a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800104c:	4b2b      	ldr	r3, [pc, #172]	@ (80010fc <HAL_ADC_MspInit+0x1e8>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d10b      	bne.n	800106c <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001054:	4b2a      	ldr	r3, [pc, #168]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8001056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001058:	4a29      	ldr	r2, [pc, #164]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 800105a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800105e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001060:	4b27      	ldr	r3, [pc, #156]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8001062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001064:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b24      	ldr	r3, [pc, #144]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001070:	4a23      	ldr	r2, [pc, #140]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001078:	4b21      	ldr	r3, [pc, #132]	@ (8001100 <HAL_ADC_MspInit+0x1ec>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_12V_ILM_Pin|ADC_7V_ILM_Pin;
 8001084:	2360      	movs	r3, #96	@ 0x60
 8001086:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001088:	2303      	movs	r3, #3
 800108a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001090:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001094:	4619      	mov	r1, r3
 8001096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109a:	f005 fdbd 	bl	8006c18 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800109e:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001114 <HAL_ADC_MspInit+0x200>)
 80010a2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010a6:	2224      	movs	r2, #36	@ 0x24
 80010a8:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010aa:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b0:	4b17      	ldr	r3, [pc, #92]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80010b6:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010b8:	2280      	movs	r2, #128	@ 0x80
 80010ba:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010bc:	4b14      	ldr	r3, [pc, #80]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010c2:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010c4:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010ca:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80010cc:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010ce:	2220      	movs	r2, #32
 80010d0:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80010d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80010d8:	480d      	ldr	r0, [pc, #52]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010da:	f004 fcd9 	bl	8005a90 <HAL_DMA_Init>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_ADC_MspInit+0x1d4>
      Error_Handler();
 80010e4:	f001 fa20 	bl	8002528 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010ec:	655a      	str	r2, [r3, #84]	@ 0x54
 80010ee:	4a08      	ldr	r2, [pc, #32]	@ (8001110 <HAL_ADC_MspInit+0x1fc>)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80010f4:	bf00      	nop
 80010f6:	3780      	adds	r7, #128	@ 0x80
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000508 	.word	0x20000508
 8001100:	40021000 	.word	0x40021000
 8001104:	20000448 	.word	0x20000448
 8001108:	40020008 	.word	0x40020008
 800110c:	50000100 	.word	0x50000100
 8001110:	200004a8 	.word	0x200004a8
 8001114:	4002001c 	.word	0x4002001c

08001118 <HAL_FDCAN_RxFifo0Callback>:
  .mq_size = sizeof(canQueueRxDataBuffer)
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b09e      	sub	sp, #120	@ 0x78
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
	FDCAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[64];
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b00      	cmp	r3, #0
 800112a:	d041      	beq.n	80011b0 <HAL_FDCAN_RxFifo0Callback+0x98>
		/* Retreive Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData)
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001134:	2140      	movs	r1, #64	@ 0x40
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f005 f902 	bl	8006340 <HAL_FDCAN_GetRxMessage>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_FDCAN_RxFifo0Callback+0x2e>
				!= HAL_OK) {
			/* Reception Error */
			Error_Handler();
 8001142:	f001 f9f1 	bl	8002528 <Error_Handler>
		}
		if (HAL_FDCAN_ActivateNotification(hfdcan,
 8001146:	2200      	movs	r2, #0
 8001148:	2101      	movs	r1, #1
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f005 fa12 	bl	8006574 <HAL_FDCAN_ActivateNotification>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <HAL_FDCAN_RxFifo0Callback+0x42>
		FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
			/* Notification Error */
			Error_Handler();
 8001156:	f001 f9e7 	bl	8002528 <Error_Handler>
		}
		osMessageQueuePut(canQueueRxHeaderHandle, &RxHeader.Identifier, 0, 0);
 800115a:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <HAL_FDCAN_RxFifo0Callback+0xa0>)
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001162:	2300      	movs	r3, #0
 8001164:	2200      	movs	r2, #0
 8001166:	f00e f849 	bl	800f1fc <osMessageQueuePut>
		osMessageQueuePut(canQueueRxHeaderHandle, &RxHeader.DataLength, 0, 0);
 800116a:	4b13      	ldr	r3, [pc, #76]	@ (80011b8 <HAL_FDCAN_RxFifo0Callback+0xa0>)
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001172:	f103 010c 	add.w	r1, r3, #12
 8001176:	2300      	movs	r3, #0
 8001178:	2200      	movs	r2, #0
 800117a:	f00e f83f 	bl	800f1fc <osMessageQueuePut>
		for (uint32_t i = 0; i < mapDlcToBytes(RxHeader.DataLength); i++) {
 800117e:	2300      	movs	r3, #0
 8001180:	677b      	str	r3, [r7, #116]	@ 0x74
 8001182:	e00c      	b.n	800119e <HAL_FDCAN_RxFifo0Callback+0x86>
			osMessageQueuePut(canQueueRxDataHandle, &RxData[i], 0, 0);
 8001184:	4b0d      	ldr	r3, [pc, #52]	@ (80011bc <HAL_FDCAN_RxFifo0Callback+0xa4>)
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	f107 020c 	add.w	r2, r7, #12
 800118c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800118e:	18d1      	adds	r1, r2, r3
 8001190:	2300      	movs	r3, #0
 8001192:	2200      	movs	r2, #0
 8001194:	f00e f832 	bl	800f1fc <osMessageQueuePut>
		for (uint32_t i = 0; i < mapDlcToBytes(RxHeader.DataLength); i++) {
 8001198:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800119a:	3301      	adds	r3, #1
 800119c:	677b      	str	r3, [r7, #116]	@ 0x74
 800119e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011a0:	4618      	mov	r0, r3
 80011a2:	f00c f997 	bl	800d4d4 <mapDlcToBytes>
 80011a6:	4603      	mov	r3, r0
 80011a8:	461a      	mov	r2, r3
 80011aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d3e9      	bcc.n	8001184 <HAL_FDCAN_RxFifo0Callback+0x6c>
		}
	}
}
 80011b0:	bf00      	nop
 80011b2:	3778      	adds	r7, #120	@ 0x78
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200049f8 	.word	0x200049f8
 80011bc:	2000524c 	.word	0x2000524c

080011c0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // LED1
 80011c4:	2100      	movs	r1, #0
 80011c6:	4831      	ldr	r0, [pc, #196]	@ (800128c <MX_FREERTOS_Init+0xcc>)
 80011c8:	f009 f9f2 	bl	800a5b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // LED2
 80011cc:	2104      	movs	r1, #4
 80011ce:	4830      	ldr	r0, [pc, #192]	@ (8001290 <MX_FREERTOS_Init+0xd0>)
 80011d0:	f009 f9ee 	bl	800a5b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); // LED3
 80011d4:	2100      	movs	r1, #0
 80011d6:	482f      	ldr	r0, [pc, #188]	@ (8001294 <MX_FREERTOS_Init+0xd4>)
 80011d8:	f009 f9ea 	bl	800a5b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); // LED4
 80011dc:	2108      	movs	r1, #8
 80011de:	482e      	ldr	r0, [pc, #184]	@ (8001298 <MX_FREERTOS_Init+0xd8>)
 80011e0:	f009 f9e6 	bl	800a5b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // LED5
 80011e4:	2104      	movs	r1, #4
 80011e6:	4829      	ldr	r0, [pc, #164]	@ (800128c <MX_FREERTOS_Init+0xcc>)
 80011e8:	f009 f9e2 	bl	800a5b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // CAN LED
 80011ec:	2108      	movs	r1, #8
 80011ee:	4827      	ldr	r0, [pc, #156]	@ (800128c <MX_FREERTOS_Init+0xcc>)
 80011f0:	f009 f9de 	bl	800a5b0 <HAL_TIM_PWM_Start>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of canQueueRxHeader */
  canQueueRxHeaderHandle = osMessageQueueNew (512, sizeof(uint32_t), &canQueueRxHeader_attributes);
 80011f4:	4a29      	ldr	r2, [pc, #164]	@ (800129c <MX_FREERTOS_Init+0xdc>)
 80011f6:	2104      	movs	r1, #4
 80011f8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011fc:	f00d ff8a 	bl	800f114 <osMessageQueueNew>
 8001200:	4603      	mov	r3, r0
 8001202:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <MX_FREERTOS_Init+0xe0>)
 8001204:	6013      	str	r3, [r2, #0]

  /* creation of canQueueRxData */
  canQueueRxDataHandle = osMessageQueueNew (512, sizeof(uint8_t), &canQueueRxData_attributes);
 8001206:	4a27      	ldr	r2, [pc, #156]	@ (80012a4 <MX_FREERTOS_Init+0xe4>)
 8001208:	2101      	movs	r1, #1
 800120a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800120e:	f00d ff81 	bl	800f114 <osMessageQueueNew>
 8001212:	4603      	mov	r3, r0
 8001214:	4a24      	ldr	r2, [pc, #144]	@ (80012a8 <MX_FREERTOS_Init+0xe8>)
 8001216:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001218:	4a24      	ldr	r2, [pc, #144]	@ (80012ac <MX_FREERTOS_Init+0xec>)
 800121a:	2100      	movs	r1, #0
 800121c:	4824      	ldr	r0, [pc, #144]	@ (80012b0 <MX_FREERTOS_Init+0xf0>)
 800121e:	f00d fecc 	bl	800efba <osThreadNew>
 8001222:	4603      	mov	r3, r0
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <MX_FREERTOS_Init+0xf4>)
 8001226:	6013      	str	r3, [r2, #0]

  /* creation of canSendMsg */
  canSendMsgHandle = osThreadNew(StartCanSend, NULL, &canSendMsg_attributes);
 8001228:	4a23      	ldr	r2, [pc, #140]	@ (80012b8 <MX_FREERTOS_Init+0xf8>)
 800122a:	2100      	movs	r1, #0
 800122c:	4823      	ldr	r0, [pc, #140]	@ (80012bc <MX_FREERTOS_Init+0xfc>)
 800122e:	f00d fec4 	bl	800efba <osThreadNew>
 8001232:	4603      	mov	r3, r0
 8001234:	4a22      	ldr	r2, [pc, #136]	@ (80012c0 <MX_FREERTOS_Init+0x100>)
 8001236:	6013      	str	r3, [r2, #0]

  /* creation of canRecieveMsg */
  canRecieveMsgHandle = osThreadNew(StartRecieveMsg, NULL, &canRecieveMsg_attributes);
 8001238:	4a22      	ldr	r2, [pc, #136]	@ (80012c4 <MX_FREERTOS_Init+0x104>)
 800123a:	2100      	movs	r1, #0
 800123c:	4822      	ldr	r0, [pc, #136]	@ (80012c8 <MX_FREERTOS_Init+0x108>)
 800123e:	f00d febc 	bl	800efba <osThreadNew>
 8001242:	4603      	mov	r3, r0
 8001244:	4a21      	ldr	r2, [pc, #132]	@ (80012cc <MX_FREERTOS_Init+0x10c>)
 8001246:	6013      	str	r3, [r2, #0]

  /* creation of adcConvTask */
  adcConvTaskHandle = osThreadNew(StartAdcConv, NULL, &adcConvTask_attributes);
 8001248:	4a21      	ldr	r2, [pc, #132]	@ (80012d0 <MX_FREERTOS_Init+0x110>)
 800124a:	2100      	movs	r1, #0
 800124c:	4821      	ldr	r0, [pc, #132]	@ (80012d4 <MX_FREERTOS_Init+0x114>)
 800124e:	f00d feb4 	bl	800efba <osThreadNew>
 8001252:	4603      	mov	r3, r0
 8001254:	4a20      	ldr	r2, [pc, #128]	@ (80012d8 <MX_FREERTOS_Init+0x118>)
 8001256:	6013      	str	r3, [r2, #0]

  /* creation of ScreenPrintTask */
  ScreenPrintTaskHandle = osThreadNew(startScreenPrint, NULL, &ScreenPrintTask_attributes);
 8001258:	4a20      	ldr	r2, [pc, #128]	@ (80012dc <MX_FREERTOS_Init+0x11c>)
 800125a:	2100      	movs	r1, #0
 800125c:	4820      	ldr	r0, [pc, #128]	@ (80012e0 <MX_FREERTOS_Init+0x120>)
 800125e:	f00d feac 	bl	800efba <osThreadNew>
 8001262:	4603      	mov	r3, r0
 8001264:	4a1f      	ldr	r2, [pc, #124]	@ (80012e4 <MX_FREERTOS_Init+0x124>)
 8001266:	6013      	str	r3, [r2, #0]

  /* creation of TRKPinTask */
  TRKPinTaskHandle = osThreadNew(StartTRKPin, NULL, &TRKPinTask_attributes);
 8001268:	4a1f      	ldr	r2, [pc, #124]	@ (80012e8 <MX_FREERTOS_Init+0x128>)
 800126a:	2100      	movs	r1, #0
 800126c:	481f      	ldr	r0, [pc, #124]	@ (80012ec <MX_FREERTOS_Init+0x12c>)
 800126e:	f00d fea4 	bl	800efba <osThreadNew>
 8001272:	4603      	mov	r3, r0
 8001274:	4a1e      	ldr	r2, [pc, #120]	@ (80012f0 <MX_FREERTOS_Init+0x130>)
 8001276:	6013      	str	r3, [r2, #0]

  /* creation of StatusLEDHandle */
  StatusLEDHandleHandle = osThreadNew(StartStatusLED, NULL, &StatusLEDHandle_attributes);
 8001278:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <MX_FREERTOS_Init+0x134>)
 800127a:	2100      	movs	r1, #0
 800127c:	481e      	ldr	r0, [pc, #120]	@ (80012f8 <MX_FREERTOS_Init+0x138>)
 800127e:	f00d fe9c 	bl	800efba <osThreadNew>
 8001282:	4603      	mov	r3, r0
 8001284:	4a1d      	ldr	r2, [pc, #116]	@ (80012fc <MX_FREERTOS_Init+0x13c>)
 8001286:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20005c54 	.word	0x20005c54
 8001290:	20005c08 	.word	0x20005c08
 8001294:	20005ca0 	.word	0x20005ca0
 8001298:	20005bbc 	.word	0x20005bbc
 800129c:	080158ac 	.word	0x080158ac
 80012a0:	200049f8 	.word	0x200049f8
 80012a4:	080158c4 	.word	0x080158c4
 80012a8:	2000524c 	.word	0x2000524c
 80012ac:	080157b0 	.word	0x080157b0
 80012b0:	08001301 	.word	0x08001301
 80012b4:	20000d44 	.word	0x20000d44
 80012b8:	080157d4 	.word	0x080157d4
 80012bc:	08001419 	.word	0x08001419
 80012c0:	200015f0 	.word	0x200015f0
 80012c4:	080157f8 	.word	0x080157f8
 80012c8:	080014f5 	.word	0x080014f5
 80012cc:	20001e9c 	.word	0x20001e9c
 80012d0:	0801581c 	.word	0x0801581c
 80012d4:	080015f9 	.word	0x080015f9
 80012d8:	20002748 	.word	0x20002748
 80012dc:	08015840 	.word	0x08015840
 80012e0:	08001aed 	.word	0x08001aed
 80012e4:	20002ff4 	.word	0x20002ff4
 80012e8:	08015864 	.word	0x08015864
 80012ec:	08001d01 	.word	0x08001d01
 80012f0:	200038a0 	.word	0x200038a0
 80012f4:	08015888 	.word	0x08015888
 80012f8:	08001d6d 	.word	0x08001d6d
 80012fc:	2000414c 	.word	0x2000414c

08001300 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8001308:	f010 fdae 	bl	8011e68 <MX_USB_Device_Init>
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {

		// Increase the set output voltage using the push button. Since it is connected to the BOOT0 Pin, will need to push this button with the NRST button each time when flashing
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == GPIO_PIN_RESET) { 
 800130c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001310:	483a      	ldr	r0, [pc, #232]	@ (80013fc <StartDefaultTask+0xfc>)
 8001312:	f005 fe03 	bl	8006f1c <HAL_GPIO_ReadPin>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d136      	bne.n	800138a <StartDefaultTask+0x8a>
		    SET_VOLT++;
 800131c:	4b38      	ldr	r3, [pc, #224]	@ (8001400 <StartDefaultTask+0x100>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001326:	ee77 7a87 	vadd.f32	s15, s15, s14
 800132a:	4b35      	ldr	r3, [pc, #212]	@ (8001400 <StartDefaultTask+0x100>)
 800132c:	edc3 7a00 	vstr	s15, [r3]

		    if (SET_VOLT > 55) {
 8001330:	4b33      	ldr	r3, [pc, #204]	@ (8001400 <StartDefaultTask+0x100>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001404 <StartDefaultTask+0x104>
 800133a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001342:	dd22      	ble.n	800138a <StartDefaultTask+0x8a>
		        float input_voltage = (float)boost_data.in_volt / FDCAN_FOUR_FLT_PREC;
 8001344:	4b30      	ldr	r3, [pc, #192]	@ (8001408 <StartDefaultTask+0x108>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	ee07 3a90 	vmov	s15, r3
 800134c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001350:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800140c <StartDefaultTask+0x10c>
 8001354:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001358:	edc7 7a03 	vstr	s15, [r7, #12]

		        if (input_voltage < 15.0f) {
 800135c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001360:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d504      	bpl.n	8001378 <StartDefaultTask+0x78>
		            SET_VOLT = 16;  // Ensure minimum voltage is 16V
 800136e:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <StartDefaultTask+0x100>)
 8001370:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	e008      	b.n	800138a <StartDefaultTask+0x8a>
		        } else {
		            SET_VOLT = input_voltage + 3.0f;  // Set 3V higher than input voltage
 8001378:	edd7 7a03 	vldr	s15, [r7, #12]
 800137c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001380:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001384:	4b1e      	ldr	r3, [pc, #120]	@ (8001400 <StartDefaultTask+0x100>)
 8001386:	edc3 7a00 	vstr	s15, [r3]
		        }
		    }
		}


		if ((float) boost_data.in_volt / FDCAN_FOUR_FLT_PREC > 1.5) {
 800138a:	4b1f      	ldr	r3, [pc, #124]	@ (8001408 <StartDefaultTask+0x108>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	ee07 3a90 	vmov	s15, r3
 8001392:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001396:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800140c <StartDefaultTask+0x10c>
 800139a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139e:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80013a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	dd1b      	ble.n	80013e4 <StartDefaultTask+0xe4>
			if (voltage_reached == 0) { 
 80013ac:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <StartDefaultTask+0x110>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d111      	bne.n	80013d8 <StartDefaultTask+0xd8>
				HAL_GPIO_WritePin(GPIOF, ENABLE_Pin, GPIO_PIN_RESET); // Ensure it's OFF before delay
 80013b4:	2200      	movs	r2, #0
 80013b6:	2102      	movs	r1, #2
 80013b8:	4816      	ldr	r0, [pc, #88]	@ (8001414 <StartDefaultTask+0x114>)
 80013ba:	f005 fdc7 	bl	8006f4c <HAL_GPIO_WritePin>
				HAL_Delay(2000);  
 80013be:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013c2:	f002 fcd5 	bl	8003d70 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOF, ENABLE_Pin, GPIO_PIN_SET); // Turn ON after delay
 80013c6:	2201      	movs	r2, #1
 80013c8:	2102      	movs	r1, #2
 80013ca:	4812      	ldr	r0, [pc, #72]	@ (8001414 <StartDefaultTask+0x114>)
 80013cc:	f005 fdbe 	bl	8006f4c <HAL_GPIO_WritePin>
				voltage_reached = 1;  // Set flag to avoid repeated delays
 80013d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <StartDefaultTask+0x110>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	e00d      	b.n	80013f4 <StartDefaultTask+0xf4>
			} else {
				HAL_GPIO_WritePin(GPIOF, ENABLE_Pin, GPIO_PIN_SET); // Keep it ON
 80013d8:	2201      	movs	r2, #1
 80013da:	2102      	movs	r1, #2
 80013dc:	480d      	ldr	r0, [pc, #52]	@ (8001414 <StartDefaultTask+0x114>)
 80013de:	f005 fdb5 	bl	8006f4c <HAL_GPIO_WritePin>
 80013e2:	e007      	b.n	80013f4 <StartDefaultTask+0xf4>
			}
		} else { 
			HAL_GPIO_WritePin(GPIOF, ENABLE_Pin, GPIO_PIN_RESET); // Turn OFF
 80013e4:	2200      	movs	r2, #0
 80013e6:	2102      	movs	r1, #2
 80013e8:	480a      	ldr	r0, [pc, #40]	@ (8001414 <StartDefaultTask+0x114>)
 80013ea:	f005 fdaf 	bl	8006f4c <HAL_GPIO_WritePin>
			voltage_reached = 0;  
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <StartDefaultTask+0x110>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]
		}




		osDelay(200);
 80013f4:	20c8      	movs	r0, #200	@ 0xc8
 80013f6:	f00d fe72 	bl	800f0de <osDelay>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == GPIO_PIN_RESET) { 
 80013fa:	e787      	b.n	800130c <StartDefaultTask+0xc>
 80013fc:	48000400 	.word	0x48000400
 8001400:	20000000 	.word	0x20000000
 8001404:	425c0000 	.word	0x425c0000
 8001408:	2000050c 	.word	0x2000050c
 800140c:	461c4000 	.word	0x461c4000
 8001410:	20000524 	.word	0x20000524
 8001414:	48001400 	.word	0x48001400

08001418 <StartCanSend>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanSend */
void StartCanSend(void *argument)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08e      	sub	sp, #56	@ 0x38
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCanSend */
	UNUSED(argument);
	FDCAN_TxHeaderTypeDef localTxHeader;
	const uint8_t msg_delay = 100;
 8001420:	2364      	movs	r3, #100	@ 0x64
 8001422:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	//LED SYNC
	uint8_t can_sync_led = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint32_t sync_led_last = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t sync_led_this = osKernelGetSysTimerCount();
 8001430:	f00d fd8a 	bl	800ef48 <osKernelGetSysTimerCount>
 8001434:	62f8      	str	r0, [r7, #44]	@ 0x2c

	localTxHeader.IdType = FDCAN_STANDARD_ID;
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
	localTxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
	localTxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800143e:	2300      	movs	r3, #0
 8001440:	61bb      	str	r3, [r7, #24]
	localTxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8001442:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001446:	61fb      	str	r3, [r7, #28]
	localTxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001448:	2300      	movs	r3, #0
 800144a:	623b      	str	r3, [r7, #32]
	localTxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800144c:	2300      	movs	r3, #0
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
	localTxHeader.MessageMarker = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28

	// 	}
	// }

		// Transmit boost data
		localTxHeader.Identifier = FDCAN_BOOSTPACK_ID;
 8001454:	2340      	movs	r3, #64	@ 0x40
 8001456:	60bb      	str	r3, [r7, #8]
		localTxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001458:	2308      	movs	r3, #8
 800145a:	617b      	str	r3, [r7, #20]
		if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 0) {
 800145c:	4821      	ldr	r0, [pc, #132]	@ (80014e4 <StartCanSend+0xcc>)
 800145e:	f005 f877 	bl	8006550 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d00b      	beq.n	8001480 <StartCanSend+0x68>
			if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &localTxHeader,
 8001468:	f107 0308 	add.w	r3, r7, #8
 800146c:	4a1e      	ldr	r2, [pc, #120]	@ (80014e8 <StartCanSend+0xd0>)
 800146e:	4619      	mov	r1, r3
 8001470:	481c      	ldr	r0, [pc, #112]	@ (80014e4 <StartCanSend+0xcc>)
 8001472:	f004 ff21 	bl	80062b8 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <StartCanSend+0x68>
					(uint8_t*) &boost_data.FDCAN_RawBOOSTPack) != HAL_OK) {
				Error_Handler();
 800147c:	f001 f854 	bl	8002528 <Error_Handler>
		} //else {
		  //log_warn("Tx Buffer Full");
		  //}


		localTxHeader.Identifier = FDCAN_BOOSTPACK2_ID;
 8001480:	2341      	movs	r3, #65	@ 0x41
 8001482:	60bb      	str	r3, [r7, #8]
		localTxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001484:	2308      	movs	r3, #8
 8001486:	617b      	str	r3, [r7, #20]
		if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 0) {
 8001488:	4816      	ldr	r0, [pc, #88]	@ (80014e4 <StartCanSend+0xcc>)
 800148a:	f005 f861 	bl	8006550 <HAL_FDCAN_GetTxFifoFreeLevel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00b      	beq.n	80014ac <StartCanSend+0x94>
			if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &localTxHeader,
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	4a14      	ldr	r2, [pc, #80]	@ (80014ec <StartCanSend+0xd4>)
 800149a:	4619      	mov	r1, r3
 800149c:	4811      	ldr	r0, [pc, #68]	@ (80014e4 <StartCanSend+0xcc>)
 800149e:	f004 ff0b 	bl	80062b8 <HAL_FDCAN_AddMessageToTxFifoQ>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <StartCanSend+0x94>
					(uint8_t*) &boost_data2.FDCAN_RawBOOSTPack2) != HAL_OK) {
				Error_Handler();
 80014a8:	f001 f83e 	bl	8002528 <Error_Handler>
			}
		} //else {
		  //log_warn("Tx Buffer Full");
		  //}

		osDelay(msg_delay);
 80014ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014b0:	4618      	mov	r0, r3
 80014b2:	f00d fe14 	bl	800f0de <osDelay>

		localTxHeader.Identifier = FDCAN_BOOSTPACK3_ID;
 80014b6:	2342      	movs	r3, #66	@ 0x42
 80014b8:	60bb      	str	r3, [r7, #8]
		localTxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80014ba:	2308      	movs	r3, #8
 80014bc:	617b      	str	r3, [r7, #20]
		if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 0) {
 80014be:	4809      	ldr	r0, [pc, #36]	@ (80014e4 <StartCanSend+0xcc>)
 80014c0:	f005 f846 	bl	8006550 <HAL_FDCAN_GetTxFifoFreeLevel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0c4      	beq.n	8001454 <StartCanSend+0x3c>
			if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &localTxHeader,
 80014ca:	f107 0308 	add.w	r3, r7, #8
 80014ce:	4a08      	ldr	r2, [pc, #32]	@ (80014f0 <StartCanSend+0xd8>)
 80014d0:	4619      	mov	r1, r3
 80014d2:	4804      	ldr	r0, [pc, #16]	@ (80014e4 <StartCanSend+0xcc>)
 80014d4:	f004 fef0 	bl	80062b8 <HAL_FDCAN_AddMessageToTxFifoQ>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0ba      	beq.n	8001454 <StartCanSend+0x3c>
					(uint8_t*) &boost_data3.FDCAN_RawBOOSTPack3) != HAL_OK) {
				Error_Handler();
 80014de:	f001 f823 	bl	8002528 <Error_Handler>
		localTxHeader.Identifier = FDCAN_BOOSTPACK_ID;
 80014e2:	e7b7      	b.n	8001454 <StartCanSend+0x3c>
 80014e4:	2000564c 	.word	0x2000564c
 80014e8:	2000050c 	.word	0x2000050c
 80014ec:	20000514 	.word	0x20000514
 80014f0:	2000051c 	.word	0x2000051c

080014f4 <StartRecieveMsg>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartRecieveMsg */
void StartRecieveMsg(void *argument)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b09e      	sub	sp, #120	@ 0x78
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRecieveMsg */
	/* Infinite loop */
	UNUSED(argument);
	FDCAN_RxHeaderTypeDef localRxHeader = { 0 };
 80014fc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001500:	2228      	movs	r2, #40	@ 0x28
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f011 ff72 	bl	80133ee <memset>
	uint8_t ret[64] = { 0 };
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	223c      	movs	r2, #60	@ 0x3c
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f011 ff69 	bl	80133ee <memset>
	/* Infinite loop */
	HAL_GPIO_WritePin(GPIOB, CAN_STBY_Pin, GPIO_PIN_RESET);
 800151c:	2200      	movs	r2, #0
 800151e:	2180      	movs	r1, #128	@ 0x80
 8001520:	4830      	ldr	r0, [pc, #192]	@ (80015e4 <StartRecieveMsg+0xf0>)
 8001522:	f005 fd13 	bl	8006f4c <HAL_GPIO_WritePin>
	for (;;) {

		if (osMessageQueueGet(canQueueRxHeaderHandle, &localRxHeader.Identifier,
 8001526:	4b30      	ldr	r3, [pc, #192]	@ (80015e8 <StartRecieveMsg+0xf4>)
 8001528:	6818      	ldr	r0, [r3, #0]
 800152a:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	2200      	movs	r2, #0
 8001534:	f00d fec2 	bl	800f2bc <osMessageQueueGet>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1f3      	bne.n	8001526 <StartRecieveMsg+0x32>
				0,
				osWaitForever) == osOK) {
			if (osMessageQueueGet(canQueueRxHeaderHandle,
 800153e:	4b2a      	ldr	r3, [pc, #168]	@ (80015e8 <StartRecieveMsg+0xf4>)
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001546:	f103 010c 	add.w	r1, r3, #12
 800154a:	2300      	movs	r3, #0
 800154c:	2200      	movs	r2, #0
 800154e:	f00d feb5 	bl	800f2bc <osMessageQueueGet>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <StartRecieveMsg+0x68>
					&localRxHeader.DataLength, 0, 0) != osOK) {
				Error_Handler();
 8001558:	f000 ffe6 	bl	8002528 <Error_Handler>
			}
			for (uint8_t i = 0; i < mapDlcToBytes(localRxHeader.DataLength);
 800155c:	2300      	movs	r3, #0
 800155e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001562:	e014      	b.n	800158e <StartRecieveMsg+0x9a>
					i++) {
				if (osMessageQueueGet(canQueueRxDataHandle, &ret[i], 0, 0)
 8001564:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <StartRecieveMsg+0xf8>)
 8001566:	6818      	ldr	r0, [r3, #0]
 8001568:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800156c:	f107 020c 	add.w	r2, r7, #12
 8001570:	18d1      	adds	r1, r2, r3
 8001572:	2300      	movs	r3, #0
 8001574:	2200      	movs	r2, #0
 8001576:	f00d fea1 	bl	800f2bc <osMessageQueueGet>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <StartRecieveMsg+0x90>
						!= osOK) {
					Error_Handler();
 8001580:	f000 ffd2 	bl	8002528 <Error_Handler>
					i++) {
 8001584:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001588:	3301      	adds	r3, #1
 800158a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			for (uint8_t i = 0; i < mapDlcToBytes(localRxHeader.DataLength);
 800158e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001590:	4618      	mov	r0, r3
 8001592:	f00b ff9f 	bl	800d4d4 <mapDlcToBytes>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800159e:	4293      	cmp	r3, r2
 80015a0:	d3e0      	bcc.n	8001564 <StartRecieveMsg+0x70>
				}
			}

			switch (localRxHeader.Identifier) {
 80015a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d002      	beq.n	80015ae <StartRecieveMsg+0xba>
 80015a8:	2b0f      	cmp	r3, #15
 80015aa:	d00b      	beq.n	80015c4 <StartRecieveMsg+0xd0>
//				break;



			default:
				break;
 80015ac:	e018      	b.n	80015e0 <StartRecieveMsg+0xec>
				if (ret[0] == 1) {
 80015ae:	7b3b      	ldrb	r3, [r7, #12]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d103      	bne.n	80015bc <StartRecieveMsg+0xc8>
					lock_state = true;
 80015b4:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <StartRecieveMsg+0xfc>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
				break;
 80015ba:	e011      	b.n	80015e0 <StartRecieveMsg+0xec>
					lock_state = false;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <StartRecieveMsg+0xfc>)
 80015be:	2200      	movs	r2, #0
 80015c0:	701a      	strb	r2, [r3, #0]
				break;
 80015c2:	e00d      	b.n	80015e0 <StartRecieveMsg+0xec>
				if (ret[0] == 1) {
 80015c4:	7b3b      	ldrb	r3, [r7, #12]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d105      	bne.n	80015d6 <StartRecieveMsg+0xe2>
					htim3.Instance->CCR3 = SET_BRIGHTNESS(20); // CAN LED
 80015ca:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <StartRecieveMsg+0x100>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f243 3233 	movw	r2, #13107	@ 0x3333
 80015d2:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 80015d4:	e003      	b.n	80015de <StartRecieveMsg+0xea>
					htim3.Instance->CCR3 = SET_BRIGHTNESS(0); // CAN LED
 80015d6:	4b07      	ldr	r3, [pc, #28]	@ (80015f4 <StartRecieveMsg+0x100>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2200      	movs	r2, #0
 80015dc:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 80015de:	bf00      	nop
		if (osMessageQueueGet(canQueueRxHeaderHandle, &localRxHeader.Identifier,
 80015e0:	e7a1      	b.n	8001526 <StartRecieveMsg+0x32>
 80015e2:	bf00      	nop
 80015e4:	48000400 	.word	0x48000400
 80015e8:	200049f8 	.word	0x200049f8
 80015ec:	2000524c 	.word	0x2000524c
 80015f0:	20000525 	.word	0x20000525
 80015f4:	20005c54 	.word	0x20005c54

080015f8 <StartAdcConv>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAdcConv */
void StartAdcConv(void *argument)
{
 80015f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015fc:	b09c      	sub	sp, #112	@ 0x70
 80015fe:	af0a      	add	r7, sp, #40	@ 0x28
 8001600:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartAdcConv */
	UNUSED(argument);

	const float ADC_VOLT_REF = VOLT_MCU / 4096.0;
 8001602:	eddf 6a89 	vldr	s13, [pc, #548]	@ 8001828 <StartAdcConv+0x230>
 8001606:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 800182c <StartAdcConv+0x234>
 800160a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800160e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	const float CURR_TRANSFER1 = 0.666667;     // ratio of voltage divider resistors for current sense: 200k/(100k + 200k)
 8001612:	4b87      	ldr	r3, [pc, #540]	@ (8001830 <StartAdcConv+0x238>)
 8001614:	633b      	str	r3, [r7, #48]	@ 0x30
	const float CURR_TRANSFER2 = 0.666667;    // ratio of voltage divider resistors for current sense: 200k/(100k + 200k)
 8001616:	4b86      	ldr	r3, [pc, #536]	@ (8001830 <StartAdcConv+0x238>)
 8001618:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const float VOLT_TRANSFER_IN = 0.10;     // Res. Divider: R1 = 27k, R2 = 3k
 800161a:	4b86      	ldr	r3, [pc, #536]	@ (8001834 <StartAdcConv+0x23c>)
 800161c:	62bb      	str	r3, [r7, #40]	@ 0x28
	const float VOLT_TRANSFER_OUT = 0.0503; // Res. Divider: R1 = 68k, R2 = 3.6k
 800161e:	4b86      	ldr	r3, [pc, #536]	@ (8001838 <StartAdcConv+0x240>)
 8001620:	627b      	str	r3, [r7, #36]	@ 0x24
	const float VOLT_TO_CURR_UNI = 0.133;  //
 8001622:	4b86      	ldr	r3, [pc, #536]	@ (800183c <StartAdcConv+0x244>)
 8001624:	623b      	str	r3, [r7, #32]
	static uint8_t in_curr_index = 0;

	static float out_curr_buffer[ADC_BUFFER_SIZE] = {0};
	static uint8_t out_curr_index = 0;

	HAL_ADC_Start_DMA(&hadc1, ADC1_VALUE, 4);
 8001626:	2204      	movs	r2, #4
 8001628:	4985      	ldr	r1, [pc, #532]	@ (8001840 <StartAdcConv+0x248>)
 800162a:	4886      	ldr	r0, [pc, #536]	@ (8001844 <StartAdcConv+0x24c>)
 800162c:	f002 ff8e 	bl	800454c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, ADC2_VALUE, 2);
 8001630:	2202      	movs	r2, #2
 8001632:	4985      	ldr	r1, [pc, #532]	@ (8001848 <StartAdcConv+0x250>)
 8001634:	4885      	ldr	r0, [pc, #532]	@ (800184c <StartAdcConv+0x254>)
 8001636:	f002 ff89 	bl	800454c <HAL_ADC_Start_DMA>

	/* Infinite loop */
	for (;;) {

		// Avaerages last 50 samples of the input current
		float new_in_curr = ((ADC1_VALUE[0] + 69.5) * ADC_VOLT_REF / CURR_TRANSFER1 - 0.510) / VOLT_TO_CURR_UNI * FDCAN_FOUR_FLT_PREC;
 800163a:	4b81      	ldr	r3, [pc, #516]	@ (8001840 <StartAdcConv+0x248>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe ff88 	bl	8000554 <__aeabi_ui2d>
 8001644:	a372      	add	r3, pc, #456	@ (adr r3, 8001810 <StartAdcConv+0x218>)
 8001646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164a:	f7fe fe47 	bl	80002dc <__adddf3>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4614      	mov	r4, r2
 8001654:	461d      	mov	r5, r3
 8001656:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001658:	f7fe ff9e 	bl	8000598 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4620      	mov	r0, r4
 8001662:	4629      	mov	r1, r5
 8001664:	f7fe fff0 	bl	8000648 <__aeabi_dmul>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4614      	mov	r4, r2
 800166e:	461d      	mov	r5, r3
 8001670:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001672:	f7fe ff91 	bl	8000598 <__aeabi_f2d>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4620      	mov	r0, r4
 800167c:	4629      	mov	r1, r5
 800167e:	f7ff f90d 	bl	800089c <__aeabi_ddiv>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	a363      	add	r3, pc, #396	@ (adr r3, 8001818 <StartAdcConv+0x220>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	f7fe fe22 	bl	80002d8 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4614      	mov	r4, r2
 800169a:	461d      	mov	r5, r3
 800169c:	6a38      	ldr	r0, [r7, #32]
 800169e:	f7fe ff7b 	bl	8000598 <__aeabi_f2d>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4620      	mov	r0, r4
 80016a8:	4629      	mov	r1, r5
 80016aa:	f7ff f8f7 	bl	800089c <__aeabi_ddiv>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4610      	mov	r0, r2
 80016b4:	4619      	mov	r1, r3
 80016b6:	a35a      	add	r3, pc, #360	@ (adr r3, 8001820 <StartAdcConv+0x228>)
 80016b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016bc:	f7fe ffc4 	bl	8000648 <__aeabi_dmul>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4610      	mov	r0, r2
 80016c6:	4619      	mov	r1, r3
 80016c8:	f7ff fab6 	bl	8000c38 <__aeabi_d2f>
 80016cc:	4603      	mov	r3, r0
 80016ce:	61fb      	str	r3, [r7, #28]
		in_curr_buffer[in_curr_index] = new_in_curr;
 80016d0:	4b5f      	ldr	r3, [pc, #380]	@ (8001850 <StartAdcConv+0x258>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001854 <StartAdcConv+0x25c>)
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	601a      	str	r2, [r3, #0]
		in_curr_index = (in_curr_index + 1) % ADC_BUFFER_SIZE;
 80016de:	4b5c      	ldr	r3, [pc, #368]	@ (8001850 <StartAdcConv+0x258>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	3301      	adds	r3, #1
 80016e4:	4a5c      	ldr	r2, [pc, #368]	@ (8001858 <StartAdcConv+0x260>)
 80016e6:	fb82 1203 	smull	r1, r2, r2, r3
 80016ea:	1111      	asrs	r1, r2, #4
 80016ec:	17da      	asrs	r2, r3, #31
 80016ee:	1a8a      	subs	r2, r1, r2
 80016f0:	2132      	movs	r1, #50	@ 0x32
 80016f2:	fb01 f202 	mul.w	r2, r1, r2
 80016f6:	1a9a      	subs	r2, r3, r2
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	4b55      	ldr	r3, [pc, #340]	@ (8001850 <StartAdcConv+0x258>)
 80016fc:	701a      	strb	r2, [r3, #0]
		float sum_in_curr = 0;
 80016fe:	f04f 0300 	mov.w	r3, #0
 8001702:	647b      	str	r3, [r7, #68]	@ 0x44
		for (uint8_t i = 0; i < ADC_BUFFER_SIZE; i++) {
 8001704:	2300      	movs	r3, #0
 8001706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800170a:	e011      	b.n	8001730 <StartAdcConv+0x138>
			sum_in_curr += in_curr_buffer[i];
 800170c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001710:	4a50      	ldr	r2, [pc, #320]	@ (8001854 <StartAdcConv+0x25c>)
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800171e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001722:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		for (uint8_t i = 0; i < ADC_BUFFER_SIZE; i++) {
 8001726:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800172a:	3301      	adds	r3, #1
 800172c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8001730:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001734:	2b31      	cmp	r3, #49	@ 0x31
 8001736:	d9e9      	bls.n	800170c <StartAdcConv+0x114>
		}

		float new_out_curr = ((ADC1_VALUE[1] + 69.5) * ADC_VOLT_REF / CURR_TRANSFER2 - 0.510) / VOLT_TO_CURR_UNI * FDCAN_FOUR_FLT_PREC;
 8001738:	4b41      	ldr	r3, [pc, #260]	@ (8001840 <StartAdcConv+0x248>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe ff09 	bl	8000554 <__aeabi_ui2d>
 8001742:	a333      	add	r3, pc, #204	@ (adr r3, 8001810 <StartAdcConv+0x218>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7fe fdc8 	bl	80002dc <__adddf3>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4614      	mov	r4, r2
 8001752:	461d      	mov	r5, r3
 8001754:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001756:	f7fe ff1f 	bl	8000598 <__aeabi_f2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7fe ff71 	bl	8000648 <__aeabi_dmul>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4614      	mov	r4, r2
 800176c:	461d      	mov	r5, r3
 800176e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001770:	f7fe ff12 	bl	8000598 <__aeabi_f2d>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	4620      	mov	r0, r4
 800177a:	4629      	mov	r1, r5
 800177c:	f7ff f88e 	bl	800089c <__aeabi_ddiv>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4610      	mov	r0, r2
 8001786:	4619      	mov	r1, r3
 8001788:	a323      	add	r3, pc, #140	@ (adr r3, 8001818 <StartAdcConv+0x220>)
 800178a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178e:	f7fe fda3 	bl	80002d8 <__aeabi_dsub>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4614      	mov	r4, r2
 8001798:	461d      	mov	r5, r3
 800179a:	6a38      	ldr	r0, [r7, #32]
 800179c:	f7fe fefc 	bl	8000598 <__aeabi_f2d>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4620      	mov	r0, r4
 80017a6:	4629      	mov	r1, r5
 80017a8:	f7ff f878 	bl	800089c <__aeabi_ddiv>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	4610      	mov	r0, r2
 80017b2:	4619      	mov	r1, r3
 80017b4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001820 <StartAdcConv+0x228>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	f7fe ff45 	bl	8000648 <__aeabi_dmul>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4610      	mov	r0, r2
 80017c4:	4619      	mov	r1, r3
 80017c6:	f7ff fa37 	bl	8000c38 <__aeabi_d2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	61bb      	str	r3, [r7, #24]
		out_curr_buffer[out_curr_index] = new_out_curr;
 80017ce:	4b23      	ldr	r3, [pc, #140]	@ (800185c <StartAdcConv+0x264>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	4a23      	ldr	r2, [pc, #140]	@ (8001860 <StartAdcConv+0x268>)
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	601a      	str	r2, [r3, #0]
		out_curr_index = (out_curr_index + 1) % ADC_BUFFER_SIZE;
 80017dc:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <StartAdcConv+0x264>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	3301      	adds	r3, #1
 80017e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001858 <StartAdcConv+0x260>)
 80017e4:	fb82 1203 	smull	r1, r2, r2, r3
 80017e8:	1111      	asrs	r1, r2, #4
 80017ea:	17da      	asrs	r2, r3, #31
 80017ec:	1a8a      	subs	r2, r1, r2
 80017ee:	2132      	movs	r1, #50	@ 0x32
 80017f0:	fb01 f202 	mul.w	r2, r1, r2
 80017f4:	1a9a      	subs	r2, r3, r2
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	4b18      	ldr	r3, [pc, #96]	@ (800185c <StartAdcConv+0x264>)
 80017fa:	701a      	strb	r2, [r3, #0]
		float sum_out_curr = 0;
 80017fc:	f04f 0300 	mov.w	r3, #0
 8001800:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (uint8_t i = 0; i < ADC_BUFFER_SIZE; i++) {
 8001802:	2300      	movs	r3, #0
 8001804:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8001808:	e03e      	b.n	8001888 <StartAdcConv+0x290>
 800180a:	bf00      	nop
 800180c:	f3af 8000 	nop.w
 8001810:	00000000 	.word	0x00000000
 8001814:	40516000 	.word	0x40516000
 8001818:	851eb852 	.word	0x851eb852
 800181c:	3fe051eb 	.word	0x3fe051eb
 8001820:	00000000 	.word	0x00000000
 8001824:	40c38800 	.word	0x40c38800
 8001828:	40521cac 	.word	0x40521cac
 800182c:	45800000 	.word	0x45800000
 8001830:	3f2aaab0 	.word	0x3f2aaab0
 8001834:	3dcccccd 	.word	0x3dcccccd
 8001838:	3d4e075f 	.word	0x3d4e075f
 800183c:	3e083127 	.word	0x3e083127
 8001840:	2000052c 	.word	0x2000052c
 8001844:	20000370 	.word	0x20000370
 8001848:	2000053c 	.word	0x2000053c
 800184c:	200003dc 	.word	0x200003dc
 8001850:	200054a0 	.word	0x200054a0
 8001854:	200054a4 	.word	0x200054a4
 8001858:	51eb851f 	.word	0x51eb851f
 800185c:	2000556c 	.word	0x2000556c
 8001860:	20005570 	.word	0x20005570
			sum_out_curr += out_curr_buffer[i];
 8001864:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001868:	4a95      	ldr	r2, [pc, #596]	@ (8001ac0 <StartAdcConv+0x4c8>)
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4413      	add	r3, r2
 800186e:	edd3 7a00 	vldr	s15, [r3]
 8001872:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		for (uint8_t i = 0; i < ADC_BUFFER_SIZE; i++) {
 800187e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001882:	3301      	adds	r3, #1
 8001884:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8001888:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800188c:	2b31      	cmp	r3, #49	@ 0x31
 800188e:	d9e9      	bls.n	8001864 <StartAdcConv+0x26c>
		}

		boost_data2.out_volt = (ADC1_VALUE[3] * ADC_VOLT_REF / VOLT_TRANSFER_OUT + 0.6)* FDCAN_FOUR_FLT_PREC;
 8001890:	4b8c      	ldr	r3, [pc, #560]	@ (8001ac4 <StartAdcConv+0x4cc>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	ee07 3a90 	vmov	s15, r3
 8001898:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800189c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018a4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80018a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018ac:	ee16 0a90 	vmov	r0, s13
 80018b0:	f7fe fe72 	bl	8000598 <__aeabi_f2d>
 80018b4:	a37c      	add	r3, pc, #496	@ (adr r3, 8001aa8 <StartAdcConv+0x4b0>)
 80018b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ba:	f7fe fd0f 	bl	80002dc <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	a37a      	add	r3, pc, #488	@ (adr r3, 8001ab0 <StartAdcConv+0x4b8>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe febc 	bl	8000648 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f7ff f98e 	bl	8000bf8 <__aeabi_d2uiz>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a7a      	ldr	r2, [pc, #488]	@ (8001ac8 <StartAdcConv+0x4d0>)
 80018e0:	6053      	str	r3, [r2, #4]
		boost_data.in_volt = (ADC1_VALUE[2] * ADC_VOLT_REF / VOLT_TRANSFER_IN + 0.9)* FDCAN_FOUR_FLT_PREC;
 80018e2:	4b78      	ldr	r3, [pc, #480]	@ (8001ac4 <StartAdcConv+0x4cc>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80018fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018fe:	ee16 0a90 	vmov	r0, s13
 8001902:	f7fe fe49 	bl	8000598 <__aeabi_f2d>
 8001906:	a36c      	add	r3, pc, #432	@ (adr r3, 8001ab8 <StartAdcConv+0x4c0>)
 8001908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190c:	f7fe fce6 	bl	80002dc <__adddf3>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	a365      	add	r3, pc, #404	@ (adr r3, 8001ab0 <StartAdcConv+0x4b8>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	f7fe fe93 	bl	8000648 <__aeabi_dmul>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f7ff f965 	bl	8000bf8 <__aeabi_d2uiz>
 800192e:	4603      	mov	r3, r0
 8001930:	4a66      	ldr	r2, [pc, #408]	@ (8001acc <StartAdcConv+0x4d4>)
 8001932:	6053      	str	r3, [r2, #4]
		boost_data.in_curr = sum_in_curr / ADC_BUFFER_SIZE;
 8001934:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001938:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8001ad0 <StartAdcConv+0x4d8>
 800193c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001940:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001944:	ee17 2a90 	vmov	r2, s15
 8001948:	4b60      	ldr	r3, [pc, #384]	@ (8001acc <StartAdcConv+0x4d4>)
 800194a:	601a      	str	r2, [r3, #0]
		boost_data2.out_curr = sum_out_curr / ADC_BUFFER_SIZE;
 800194c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001950:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8001ad0 <StartAdcConv+0x4d8>
 8001954:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001958:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800195c:	ee17 2a90 	vmov	r2, s15
 8001960:	4b59      	ldr	r3, [pc, #356]	@ (8001ac8 <StartAdcConv+0x4d0>)
 8001962:	601a      	str	r2, [r3, #0]

		boost_data3.efficiency = (uint32_t)(
		    ((float)boost_data2.out_volt / FDCAN_FOUR_FLT_PREC) *
 8001964:	4b58      	ldr	r3, [pc, #352]	@ (8001ac8 <StartAdcConv+0x4d0>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	ee07 3a90 	vmov	s15, r3
 800196c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001970:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001ad4 <StartAdcConv+0x4dc>
 8001974:	ee87 7aa6 	vdiv.f32	s14, s15, s13
		    ((float)boost_data2.out_curr / FDCAN_FOUR_FLT_PREC) /
 8001978:	4b53      	ldr	r3, [pc, #332]	@ (8001ac8 <StartAdcConv+0x4d0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001984:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 8001ad4 <StartAdcConv+0x4dc>
 8001988:	eec6 7a86 	vdiv.f32	s15, s13, s12
		    ((float)boost_data2.out_volt / FDCAN_FOUR_FLT_PREC) *
 800198c:	ee27 7a27 	vmul.f32	s14, s14, s15
		    ((float)boost_data.in_volt / FDCAN_FOUR_FLT_PREC) /
 8001990:	4b4e      	ldr	r3, [pc, #312]	@ (8001acc <StartAdcConv+0x4d4>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	ee07 3a90 	vmov	s15, r3
 8001998:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800199c:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 8001ad4 <StartAdcConv+0x4dc>
 80019a0:	eec6 7a86 	vdiv.f32	s15, s13, s12
		    ((float)boost_data2.out_curr / FDCAN_FOUR_FLT_PREC) /
 80019a4:	eec7 6a27 	vdiv.f32	s13, s14, s15
		    ((float)boost_data.in_curr / FDCAN_FOUR_FLT_PREC) *
 80019a8:	4b48      	ldr	r3, [pc, #288]	@ (8001acc <StartAdcConv+0x4d4>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	ee07 3a90 	vmov	s15, r3
 80019b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019b4:	ed9f 6a47 	vldr	s12, [pc, #284]	@ 8001ad4 <StartAdcConv+0x4dc>
 80019b8:	ee87 7a86 	vdiv.f32	s14, s15, s12
		    ((float)boost_data.in_volt / FDCAN_FOUR_FLT_PREC) /
 80019bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
		    ((float)boost_data.in_curr / FDCAN_FOUR_FLT_PREC) *
 80019c0:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001ad8 <StartAdcConv+0x4e0>
 80019c4:	ee67 7a87 	vmul.f32	s15, s15, s14
		    100 * FDCAN_FOUR_FLT_PREC);
 80019c8:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001ad4 <StartAdcConv+0x4dc>
 80019cc:	ee67 7a87 	vmul.f32	s15, s15, s14
		boost_data3.efficiency = (uint32_t)(
 80019d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019d4:	ee17 2a90 	vmov	r2, s15
 80019d8:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <StartAdcConv+0x4e4>)
 80019da:	601a      	str	r2, [r3, #0]

		printf(
				"IN CURR: %.3f OUT CURR: %.3f IN VOLT: %.1f OUT VOLT: %.1f SET VOLT: %.0f  ENABLE PIN: %0.f\r\n",
				(float)boost_data.in_curr / FDCAN_FOUR_FLT_PREC,
 80019dc:	4b3b      	ldr	r3, [pc, #236]	@ (8001acc <StartAdcConv+0x4d4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	ee07 3a90 	vmov	s15, r3
 80019e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019e8:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001ad4 <StartAdcConv+0x4dc>
 80019ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf(
 80019f0:	ee16 0a90 	vmov	r0, s13
 80019f4:	f7fe fdd0 	bl	8000598 <__aeabi_f2d>
 80019f8:	e9c7 0102 	strd	r0, r1, [r7, #8]
				(float)boost_data2.out_curr / FDCAN_FOUR_FLT_PREC,
 80019fc:	4b32      	ldr	r3, [pc, #200]	@ (8001ac8 <StartAdcConv+0x4d0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a08:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001ad4 <StartAdcConv+0x4dc>
 8001a0c:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf(
 8001a10:	ee16 0a90 	vmov	r0, s13
 8001a14:	f7fe fdc0 	bl	8000598 <__aeabi_f2d>
 8001a18:	4604      	mov	r4, r0
 8001a1a:	460d      	mov	r5, r1
				(float)boost_data.in_volt / FDCAN_FOUR_FLT_PREC,
 8001a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001acc <StartAdcConv+0x4d4>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a28:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001ad4 <StartAdcConv+0x4dc>
 8001a2c:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf(
 8001a30:	ee16 0a90 	vmov	r0, s13
 8001a34:	f7fe fdb0 	bl	8000598 <__aeabi_f2d>
 8001a38:	4680      	mov	r8, r0
 8001a3a:	4689      	mov	r9, r1
				(float)boost_data2.out_volt / FDCAN_FOUR_FLT_PREC,
 8001a3c:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <StartAdcConv+0x4d0>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a48:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001ad4 <StartAdcConv+0x4dc>
 8001a4c:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf(
 8001a50:	ee16 0a90 	vmov	r0, s13
 8001a54:	f7fe fda0 	bl	8000598 <__aeabi_f2d>
 8001a58:	4682      	mov	sl, r0
 8001a5a:	468b      	mov	fp, r1
 8001a5c:	4b20      	ldr	r3, [pc, #128]	@ (8001ae0 <StartAdcConv+0x4e8>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fd99 	bl	8000598 <__aeabi_f2d>
 8001a66:	e9c7 0100 	strd	r0, r1, [r7]
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <StartAdcConv+0x4ec>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fd92 	bl	8000598 <__aeabi_f2d>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001a7c:	ed97 7b00 	vldr	d7, [r7]
 8001a80:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001a84:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001a88:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001a8c:	e9cd 4500 	strd	r4, r5, [sp]
 8001a90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a94:	4814      	ldr	r0, [pc, #80]	@ (8001ae8 <StartAdcConv+0x4f0>)
 8001a96:	f011 fc1b 	bl	80132d0 <iprintf>
				SET_VOLT,
				en_pin
				);

		osDelay(10);
 8001a9a:	200a      	movs	r0, #10
 8001a9c:	f00d fb1f 	bl	800f0de <osDelay>
	for (;;) {
 8001aa0:	e5cb      	b.n	800163a <StartAdcConv+0x42>
 8001aa2:	bf00      	nop
 8001aa4:	f3af 8000 	nop.w
 8001aa8:	33333333 	.word	0x33333333
 8001aac:	3fe33333 	.word	0x3fe33333
 8001ab0:	00000000 	.word	0x00000000
 8001ab4:	40c38800 	.word	0x40c38800
 8001ab8:	cccccccd 	.word	0xcccccccd
 8001abc:	3feccccc 	.word	0x3feccccc
 8001ac0:	20005570 	.word	0x20005570
 8001ac4:	2000052c 	.word	0x2000052c
 8001ac8:	20000514 	.word	0x20000514
 8001acc:	2000050c 	.word	0x2000050c
 8001ad0:	42480000 	.word	0x42480000
 8001ad4:	461c4000 	.word	0x461c4000
 8001ad8:	42c80000 	.word	0x42c80000
 8001adc:	2000051c 	.word	0x2000051c
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	20000528 	.word	0x20000528
 8001ae8:	0801569c 	.word	0x0801569c

08001aec <startScreenPrint>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startScreenPrint */
void startScreenPrint(void *argument)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af02      	add	r7, sp, #8
 8001af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startScreenPrint */
	/* Infinite loop */
	ssd1306_Init();
 8001af4:	f000 fd58 	bl	80025a8 <ssd1306_Init>
	// Display the test bitmap for 2.5 seconds
	ssd1306_TestDrawBitmap();
 8001af8:	f000 ffae 	bl	8002a58 <ssd1306_TestDrawBitmap>
	ssd1306_UpdateScreen();
 8001afc:	f000 fdd6 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(2500); // Delay for 2.5 seconds
 8001b00:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001b04:	f00d faeb 	bl	800f0de <osDelay>
	ssd1306_Fill(Black);
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f000 fdb7 	bl	800267c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8001b0e:	f000 fdcd 	bl	80026ac <ssd1306_UpdateScreen>

	ssd1306_TestDrawBitmap2();
 8001b12:	f000 ffb9 	bl	8002a88 <ssd1306_TestDrawBitmap2>
	ssd1306_UpdateScreen();
 8001b16:	f000 fdc9 	bl	80026ac <ssd1306_UpdateScreen>
	ssd1306_Fill(Black);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f000 fdae 	bl	800267c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8001b20:	f000 fdc4 	bl	80026ac <ssd1306_UpdateScreen>
	for (;;) {

	ssd1306_Fill(Black); // Clear the screen before updating
 8001b24:	2000      	movs	r0, #0
 8001b26:	f000 fda9 	bl	800267c <ssd1306_Fill>

     if (lock_state) {
 8001b2a:	4b66      	ldr	r3, [pc, #408]	@ (8001cc4 <startScreenPrint+0x1d8>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d002      	beq.n	8001b38 <startScreenPrint+0x4c>
//		sprintf(ScreenBuffer, "  H2 ALARM");
//		ssd1306_WriteString(ScreenBuffer, Font_11x18, White);
//		ssd1306_UpdateScreen(); // Refresh display
//

        amogus();
 8001b32:	f001 fb9b 	bl	800326c <amogus>
 8001b36:	e0c1      	b.n	8001cbc <startScreenPrint+0x1d0>


	 } else { 
		// Voltages
		ssd1306_SetCursor(0, 5);
 8001b38:	2105      	movs	r1, #5
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 fee8 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "Voltage(V) (%.1f)", SET_VOLT);
 8001b40:	4b61      	ldr	r3, [pc, #388]	@ (8001cc8 <startScreenPrint+0x1dc>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fd27 	bl	8000598 <__aeabi_f2d>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	495f      	ldr	r1, [pc, #380]	@ (8001ccc <startScreenPrint+0x1e0>)
 8001b50:	485f      	ldr	r0, [pc, #380]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001b52:	f011 fbcf 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001b56:	4b5f      	ldr	r3, [pc, #380]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	9200      	str	r2, [sp, #0]
 8001b5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b5e:	485c      	ldr	r0, [pc, #368]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001b60:	f000 feb0 	bl	80028c4 <ssd1306_WriteString>

		ssd1306_SetCursor(0, 20);
 8001b64:	2114      	movs	r1, #20
 8001b66:	2000      	movs	r0, #0
 8001b68:	f000 fed2 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "IN:%.1f", (float) boost_data.in_volt / FDCAN_FOUR_FLT_PREC);
 8001b6c:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd8 <startScreenPrint+0x1ec>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b78:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001cdc <startScreenPrint+0x1f0>
 8001b7c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b80:	ee16 0a90 	vmov	r0, s13
 8001b84:	f7fe fd08 	bl	8000598 <__aeabi_f2d>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4954      	ldr	r1, [pc, #336]	@ (8001ce0 <startScreenPrint+0x1f4>)
 8001b8e:	4850      	ldr	r0, [pc, #320]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001b90:	f011 fbb0 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001b94:	4b4f      	ldr	r3, [pc, #316]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	9200      	str	r2, [sp, #0]
 8001b9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b9c:	484c      	ldr	r0, [pc, #304]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001b9e:	f000 fe91 	bl	80028c4 <ssd1306_WriteString>

		ssd1306_SetCursor(64, 20);
 8001ba2:	2114      	movs	r1, #20
 8001ba4:	2040      	movs	r0, #64	@ 0x40
 8001ba6:	f000 feb3 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "OUT:%.1f", (float)boost_data2.out_volt / FDCAN_FOUR_FLT_PREC);
 8001baa:	4b4e      	ldr	r3, [pc, #312]	@ (8001ce4 <startScreenPrint+0x1f8>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	ee07 3a90 	vmov	s15, r3
 8001bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bb6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001cdc <startScreenPrint+0x1f0>
 8001bba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001bbe:	ee16 0a90 	vmov	r0, s13
 8001bc2:	f7fe fce9 	bl	8000598 <__aeabi_f2d>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4947      	ldr	r1, [pc, #284]	@ (8001ce8 <startScreenPrint+0x1fc>)
 8001bcc:	4840      	ldr	r0, [pc, #256]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001bce:	f011 fb91 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001bd2:	4b40      	ldr	r3, [pc, #256]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	9200      	str	r2, [sp, #0]
 8001bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bda:	483d      	ldr	r0, [pc, #244]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001bdc:	f000 fe72 	bl	80028c4 <ssd1306_WriteString>

		// Currents
		ssd1306_SetCursor(0, 38);
 8001be0:	2126      	movs	r1, #38	@ 0x26
 8001be2:	2000      	movs	r0, #0
 8001be4:	f000 fe94 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "Current(A)");
 8001be8:	4940      	ldr	r1, [pc, #256]	@ (8001cec <startScreenPrint+0x200>)
 8001bea:	4839      	ldr	r0, [pc, #228]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001bec:	f011 fb82 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001bf0:	4b38      	ldr	r3, [pc, #224]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	9200      	str	r2, [sp, #0]
 8001bf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf8:	4835      	ldr	r0, [pc, #212]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001bfa:	f000 fe63 	bl	80028c4 <ssd1306_WriteString>

		ssd1306_SetCursor(72, 38);
 8001bfe:	2126      	movs	r1, #38	@ 0x26
 8001c00:	2048      	movs	r0, #72	@ 0x48
 8001c02:	f000 fe85 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "(n=%.0f%%", (float)boost_data3.efficiency / FDCAN_FOUR_FLT_PREC);
 8001c06:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf0 <startScreenPrint+0x204>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	ee07 3a90 	vmov	s15, r3
 8001c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c12:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001cdc <startScreenPrint+0x1f0>
 8001c16:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c1a:	ee16 0a90 	vmov	r0, s13
 8001c1e:	f7fe fcbb 	bl	8000598 <__aeabi_f2d>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4933      	ldr	r1, [pc, #204]	@ (8001cf4 <startScreenPrint+0x208>)
 8001c28:	4829      	ldr	r0, [pc, #164]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001c2a:	f011 fb63 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001c2e:	4b29      	ldr	r3, [pc, #164]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	9200      	str	r2, [sp, #0]
 8001c34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c36:	4826      	ldr	r0, [pc, #152]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001c38:	f000 fe44 	bl	80028c4 <ssd1306_WriteString>

		ssd1306_SetCursor(0, 50);
 8001c3c:	2132      	movs	r1, #50	@ 0x32
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f000 fe66 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "IN:%.2f", (float)boost_data.in_curr / FDCAN_FOUR_FLT_PREC);
 8001c44:	4b24      	ldr	r3, [pc, #144]	@ (8001cd8 <startScreenPrint+0x1ec>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c50:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001cdc <startScreenPrint+0x1f0>
 8001c54:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c58:	ee16 0a90 	vmov	r0, s13
 8001c5c:	f7fe fc9c 	bl	8000598 <__aeabi_f2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4924      	ldr	r1, [pc, #144]	@ (8001cf8 <startScreenPrint+0x20c>)
 8001c66:	481a      	ldr	r0, [pc, #104]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001c68:	f011 fb44 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001c6c:	4b19      	ldr	r3, [pc, #100]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	9200      	str	r2, [sp, #0]
 8001c72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c74:	4816      	ldr	r0, [pc, #88]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001c76:	f000 fe25 	bl	80028c4 <ssd1306_WriteString>

		ssd1306_SetCursor(64, 50);
 8001c7a:	2132      	movs	r1, #50	@ 0x32
 8001c7c:	2040      	movs	r0, #64	@ 0x40
 8001c7e:	f000 fe47 	bl	8002910 <ssd1306_SetCursor>
		sprintf(ScreenBuffer, "OUT:%.2f", (float)boost_data2.out_curr / FDCAN_FOUR_FLT_PREC);
 8001c82:	4b18      	ldr	r3, [pc, #96]	@ (8001ce4 <startScreenPrint+0x1f8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	ee07 3a90 	vmov	s15, r3
 8001c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c8e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001cdc <startScreenPrint+0x1f0>
 8001c92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c96:	ee16 0a90 	vmov	r0, s13
 8001c9a:	f7fe fc7d 	bl	8000598 <__aeabi_f2d>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4916      	ldr	r1, [pc, #88]	@ (8001cfc <startScreenPrint+0x210>)
 8001ca4:	480a      	ldr	r0, [pc, #40]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001ca6:	f011 fb25 	bl	80132f4 <siprintf>
		ssd1306_WriteString(ScreenBuffer, Font_7x10, White);
 8001caa:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <startScreenPrint+0x1e8>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	9200      	str	r2, [sp, #0]
 8001cb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb2:	4807      	ldr	r0, [pc, #28]	@ (8001cd0 <startScreenPrint+0x1e4>)
 8001cb4:	f000 fe06 	bl	80028c4 <ssd1306_WriteString>

		ssd1306_UpdateScreen(); // Refresh display
 8001cb8:	f000 fcf8 	bl	80026ac <ssd1306_UpdateScreen>

		}

		osDelay(100); // Slow down update rate
 8001cbc:	2064      	movs	r0, #100	@ 0x64
 8001cbe:	f00d fa0e 	bl	800f0de <osDelay>
	ssd1306_Fill(Black); // Clear the screen before updating
 8001cc2:	e72f      	b.n	8001b24 <startScreenPrint+0x38>
 8001cc4:	20000525 	.word	0x20000525
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	080156fc 	.word	0x080156fc
 8001cd0:	20000544 	.word	0x20000544
 8001cd4:	08016048 	.word	0x08016048
 8001cd8:	2000050c 	.word	0x2000050c
 8001cdc:	461c4000 	.word	0x461c4000
 8001ce0:	08015710 	.word	0x08015710
 8001ce4:	20000514 	.word	0x20000514
 8001ce8:	08015718 	.word	0x08015718
 8001cec:	08015724 	.word	0x08015724
 8001cf0:	2000051c 	.word	0x2000051c
 8001cf4:	08015730 	.word	0x08015730
 8001cf8:	0801573c 	.word	0x0801573c
 8001cfc:	08015744 	.word	0x08015744

08001d00 <StartTRKPin>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTRKPin */
void StartTRKPin(void *argument)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTRKPin */
	uint32_t DAC_VALUE;
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4813      	ldr	r0, [pc, #76]	@ (8001d58 <StartTRKPin+0x58>)
 8001d0c:	f003 fc6c 	bl	80055e8 <HAL_DAC_Start>

	/* Infinite loop */
	for (;;) {

	float TRK_VOLT = SET_VOLT / 60; // Desired voltage output
 8001d10:	4b12      	ldr	r3, [pc, #72]	@ (8001d5c <StartTRKPin+0x5c>)
 8001d12:	ed93 7a00 	vldr	s14, [r3]
 8001d16:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001d60 <StartTRKPin+0x60>
 8001d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d1e:	edc7 7a03 	vstr	s15, [r7, #12]

		// Convert to DAC value
		DAC_VALUE = TRK_VOLT * 4096 / VOLT_MCU;
 8001d22:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d26:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001d64 <StartTRKPin+0x64>
 8001d2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d2e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001d68 <StartTRKPin+0x68>
 8001d32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d3a:	ee17 3a90 	vmov	r3, s15
 8001d3e:	60bb      	str	r3, [r7, #8]

		// Set DAC output
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_VALUE);
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	4804      	ldr	r0, [pc, #16]	@ (8001d58 <StartTRKPin+0x58>)
 8001d48:	f003 fcba 	bl	80056c0 <HAL_DAC_SetValue>

		osDelay(1);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f00d f9c6 	bl	800f0de <osDelay>
	for (;;) {
 8001d52:	bf00      	nop
 8001d54:	e7dc      	b.n	8001d10 <StartTRKPin+0x10>
 8001d56:	bf00      	nop
 8001d58:	20005638 	.word	0x20005638
 8001d5c:	20000000 	.word	0x20000000
 8001d60:	42700000 	.word	0x42700000
 8001d64:	45800000 	.word	0x45800000
 8001d68:	40521cac 	.word	0x40521cac

08001d6c <StartStatusLED>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartStatusLED */
void StartStatusLED(void *argument)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStatusLED */
	/* Infinite loop */
	for (;;) {

		// Voltage regulation LED. If the output voltage is within 1V of the set voltage, the LED is at 100% brightness
		if ((boost_data2.out_volt / FDCAN_FOUR_FLT_PREC) < (SET_VOLT - 1) || (boost_data2.out_volt / FDCAN_FOUR_FLT_PREC) > (SET_VOLT + 1)) {
 8001d74:	4b32      	ldr	r3, [pc, #200]	@ (8001e40 <StartStatusLED+0xd4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	4a32      	ldr	r2, [pc, #200]	@ (8001e44 <StartStatusLED+0xd8>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	0b5b      	lsrs	r3, r3, #13
 8001d80:	ee07 3a90 	vmov	s15, r3
 8001d84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d88:	4b2f      	ldr	r3, [pc, #188]	@ (8001e48 <StartStatusLED+0xdc>)
 8001d8a:	edd3 7a00 	vldr	s15, [r3]
 8001d8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9e:	d415      	bmi.n	8001dcc <StartStatusLED+0x60>
 8001da0:	4b27      	ldr	r3, [pc, #156]	@ (8001e40 <StartStatusLED+0xd4>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	4a27      	ldr	r2, [pc, #156]	@ (8001e44 <StartStatusLED+0xd8>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	0b5b      	lsrs	r3, r3, #13
 8001dac:	ee07 3a90 	vmov	s15, r3
 8001db0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001db4:	4b24      	ldr	r3, [pc, #144]	@ (8001e48 <StartStatusLED+0xdc>)
 8001db6:	edd3 7a00 	vldr	s15, [r3]
 8001dba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001dbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	dd04      	ble.n	8001dd6 <StartStatusLED+0x6a>

			htim8.Instance->CCR1 = SET_BRIGHTNESS(0); // change this to 0 when not regulated
 8001dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e4c <StartStatusLED+0xe0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dd4:	e004      	b.n	8001de0 <StartStatusLED+0x74>

		} else {
			htim8.Instance->CCR1 = SET_BRIGHTNESS(50); // change to 40 when regulated
 8001dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e4c <StartStatusLED+0xe0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001dde:	635a      	str	r2, [r3, #52]	@ 0x34
		}


		htim1.Instance->CCR3 = SET_BRIGHTNESS(20); // LED4
 8001de0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e50 <StartStatusLED+0xe4>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f243 3233 	movw	r2, #13107	@ 0x3333
 8001de8:	63da      	str	r2, [r3, #60]	@ 0x3c
		htim3.Instance->CCR2 = SET_BRIGHTNESS(20); //LED5
 8001dea:	4b1a      	ldr	r3, [pc, #104]	@ (8001e54 <StartStatusLED+0xe8>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f243 3233 	movw	r2, #13107	@ 0x3333
 8001df2:	639a      	str	r2, [r3, #56]	@ 0x38


		// Reads the state of the enable pin and stores it in the en_pin variable. 0 is off, 1 is on
		if (HAL_GPIO_ReadPin(GPIOF, ENABLE_Pin) == GPIO_PIN_RESET) { 
 8001df4:	2102      	movs	r1, #2
 8001df6:	4818      	ldr	r0, [pc, #96]	@ (8001e58 <StartStatusLED+0xec>)
 8001df8:	f005 f890 	bl	8006f1c <HAL_GPIO_ReadPin>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10d      	bne.n	8001e1e <StartStatusLED+0xb2>
			en_pin = 0;
 8001e02:	4b16      	ldr	r3, [pc, #88]	@ (8001e5c <StartStatusLED+0xf0>)
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
			htim3.Instance->CCR1 = SET_BRIGHTNESS(20); // LED1
 8001e0a:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <StartStatusLED+0xe8>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f243 3233 	movw	r2, #13107	@ 0x3333
 8001e12:	635a      	str	r2, [r3, #52]	@ 0x34
			htim2.Instance->CCR2 = SET_BRIGHTNESS(0);  // LED2
 8001e14:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <StartStatusLED+0xf4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e1c:	e00c      	b.n	8001e38 <StartStatusLED+0xcc>

		} else {
			en_pin = 1;
 8001e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e5c <StartStatusLED+0xf0>)
 8001e20:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001e24:	601a      	str	r2, [r3, #0]
			htim3.Instance->CCR1 = SET_BRIGHTNESS(0);  // LED1
 8001e26:	4b0b      	ldr	r3, [pc, #44]	@ (8001e54 <StartStatusLED+0xe8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	635a      	str	r2, [r3, #52]	@ 0x34
			htim2.Instance->CCR2 = SET_BRIGHTNESS(30); // LED2
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <StartStatusLED+0xf4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f644 42cc 	movw	r2, #19660	@ 0x4ccc
 8001e36:	639a      	str	r2, [r3, #56]	@ 0x38
		};

		osDelay(1);	
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f00d f950 	bl	800f0de <osDelay>
		if ((boost_data2.out_volt / FDCAN_FOUR_FLT_PREC) < (SET_VOLT - 1) || (boost_data2.out_volt / FDCAN_FOUR_FLT_PREC) > (SET_VOLT + 1)) {
 8001e3e:	e799      	b.n	8001d74 <StartStatusLED+0x8>
 8001e40:	20000514 	.word	0x20000514
 8001e44:	d1b71759 	.word	0xd1b71759
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20005ca0 	.word	0x20005ca0
 8001e50:	20005bbc 	.word	0x20005bbc
 8001e54:	20005c54 	.word	0x20005c54
 8001e58:	48001400 	.word	0x48001400
 8001e5c:	20000528 	.word	0x20000528
 8001e60:	20005c08 	.word	0x20005c08

08001e64 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08c      	sub	sp, #48	@ 0x30
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001e6a:	463b      	mov	r3, r7
 8001e6c:	2230      	movs	r2, #48	@ 0x30
 8001e6e:	2100      	movs	r1, #0
 8001e70:	4618      	mov	r0, r3
 8001e72:	f011 fabc 	bl	80133ee <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001e76:	4b16      	ldr	r3, [pc, #88]	@ (8001ed0 <MX_DAC1_Init+0x6c>)
 8001e78:	4a16      	ldr	r2, [pc, #88]	@ (8001ed4 <MX_DAC1_Init+0x70>)
 8001e7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001e7c:	4814      	ldr	r0, [pc, #80]	@ (8001ed0 <MX_DAC1_Init+0x6c>)
 8001e7e:	f003 fb91 	bl	80055a4 <HAL_DAC_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001e88:	f000 fb4e 	bl	8002528 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8001ea8:	2304      	movs	r3, #4
 8001eaa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4806      	ldr	r0, [pc, #24]	@ (8001ed0 <MX_DAC1_Init+0x6c>)
 8001eb8:	f003 fc30 	bl	800571c <HAL_DAC_ConfigChannel>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001ec2:	f000 fb31 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001ec6:	bf00      	nop
 8001ec8:	3730      	adds	r7, #48	@ 0x30
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20005638 	.word	0x20005638
 8001ed4:	50000800 	.word	0x50000800

08001ed8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	@ 0x28
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a15      	ldr	r2, [pc, #84]	@ (8001f4c <HAL_DAC_MspInit+0x74>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d124      	bne.n	8001f44 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001efa:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_DAC_MspInit+0x78>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efe:	4a14      	ldr	r2, [pc, #80]	@ (8001f50 <HAL_DAC_MspInit+0x78>)
 8001f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f06:	4b12      	ldr	r3, [pc, #72]	@ (8001f50 <HAL_DAC_MspInit+0x78>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f12:	4b0f      	ldr	r3, [pc, #60]	@ (8001f50 <HAL_DAC_MspInit+0x78>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f16:	4a0e      	ldr	r2, [pc, #56]	@ (8001f50 <HAL_DAC_MspInit+0x78>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <HAL_DAC_MspInit+0x78>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f2a:	2310      	movs	r3, #16
 8001f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f40:	f004 fe6a 	bl	8006c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001f44:	bf00      	nop
 8001f46:	3728      	adds	r7, #40	@ 0x28
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	50000800 	.word	0x50000800
 8001f50:	40021000 	.word	0x40021000

08001f54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <MX_DMA_Init+0x44>)
 8001f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f98 <MX_DMA_Init+0x44>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <MX_DMA_Init+0x44>)
 8001f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <MX_DMA_Init+0x44>)
 8001f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f76:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <MX_DMA_Init+0x44>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <MX_DMA_Init+0x44>)
 8001f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]

}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000

08001f9c <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b088      	sub	sp, #32
 8001fa0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001fa2:	4b48      	ldr	r3, [pc, #288]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fa4:	4a48      	ldr	r2, [pc, #288]	@ (80020c8 <MX_FDCAN2_Init+0x12c>)
 8001fa6:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001fa8:	4b46      	ldr	r3, [pc, #280]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8001fae:	4b45      	ldr	r3, [pc, #276]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fb0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001fb4:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 8001fb6:	4b43      	ldr	r3, [pc, #268]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fb8:	2204      	movs	r2, #4
 8001fba:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001fbc:	4b41      	ldr	r3, [pc, #260]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001fc2:	4b40      	ldr	r3, [pc, #256]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001fc8:	4b3e      	ldr	r3, [pc, #248]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8001fce:	4b3d      	ldr	r3, [pc, #244]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8001fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 5;
 8001fda:	4b3a      	ldr	r3, [pc, #232]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fdc:	2205      	movs	r2, #5
 8001fde:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001fe0:	4b38      	ldr	r3, [pc, #224]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001fe6:	4b37      	ldr	r3, [pc, #220]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001fec:	4b35      	ldr	r3, [pc, #212]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001ff2:	4b34      	ldr	r3, [pc, #208]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8001ff8:	4b32      	ldr	r3, [pc, #200]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8001ffe:	4b31      	ldr	r3, [pc, #196]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8002000:	2201      	movs	r2, #1
 8002002:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8002004:	4b2f      	ldr	r3, [pc, #188]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8002006:	2200      	movs	r2, #0
 8002008:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800200a:	4b2e      	ldr	r3, [pc, #184]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800200c:	2200      	movs	r2, #0
 800200e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002010:	482c      	ldr	r0, [pc, #176]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8002012:	f003 ff01 	bl	8005e18 <HAL_FDCAN_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_FDCAN2_Init+0x84>
  {
    Error_Handler();
 800201c:	f000 fa84 	bl	8002528 <Error_Handler>
  /* USER CODE BEGIN FDCAN2_Init 2 */
  // Setup filters
  FDCAN_FilterTypeDef sFilterConfig;

  // Accept high priority messages
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8002020:	2300      	movs	r3, #0
 8002022:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8002028:	2302      	movs	r3, #2
 800202a:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800202c:	2301      	movs	r3, #1
 800202e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x000; // 0b00000000000
 8002030:	2300      	movs	r3, #0
 8002032:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x7F0; // 0b11111110000
 8002034:	f44f 63fe 	mov.w	r3, #2032	@ 0x7f0
 8002038:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 800203a:	463b      	mov	r3, r7
 800203c:	4619      	mov	r1, r3
 800203e:	4821      	ldr	r0, [pc, #132]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 8002040:	f004 f844 	bl	80060cc <HAL_FDCAN_ConfigFilter>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_FDCAN2_Init+0xb2>
    /* Filter configuration Error */
    Error_Handler();
 800204a:	f000 fa6d 	bl	8002528 <Error_Handler>
  //   /* Filter configuration Error */
  //   Error_Handler();
  //   }


  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT,
 800204e:	2302      	movs	r3, #2
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	2302      	movs	r3, #2
 8002054:	2202      	movs	r2, #2
 8002056:	2102      	movs	r1, #2
 8002058:	481a      	ldr	r0, [pc, #104]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800205a:	f004 f891 	bl	8006180 <HAL_FDCAN_ConfigGlobalFilter>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_FDCAN2_Init+0xcc>
                                   FDCAN_REJECT, FDCAN_REJECT) != HAL_OK) {
    Error_Handler();
 8002064:	f000 fa60 	bl	8002528 <Error_Handler>
  }

  if (HAL_FDCAN_ConfigTxDelayCompensation(
          &hfdcan2, hfdcan2.Init.DataTimeSeg1 * hfdcan2.Init.DataPrescaler,
 8002068:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800206a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206c:	4a15      	ldr	r2, [pc, #84]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800206e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
  if (HAL_FDCAN_ConfigTxDelayCompensation(
 8002070:	fb02 f303 	mul.w	r3, r2, r3
 8002074:	2200      	movs	r2, #0
 8002076:	4619      	mov	r1, r3
 8002078:	4812      	ldr	r0, [pc, #72]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800207a:	f004 f8b2 	bl	80061e2 <HAL_FDCAN_ConfigTxDelayCompensation>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_FDCAN2_Init+0xec>
          0) != HAL_OK) {
    Error_Handler();
 8002084:	f000 fa50 	bl	8002528 <Error_Handler>
  }
  if (HAL_FDCAN_EnableTxDelayCompensation(&hfdcan2) != HAL_OK) {
 8002088:	480e      	ldr	r0, [pc, #56]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800208a:	f004 f8cc 	bl	8006226 <HAL_FDCAN_EnableTxDelayCompensation>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_FDCAN2_Init+0xfc>
    Error_Handler();
 8002094:	f000 fa48 	bl	8002528 <Error_Handler>
  }

  /* START FDCAN PERIPHERAL */
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8002098:	480a      	ldr	r0, [pc, #40]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 800209a:	f004 f8e5 	bl	8006268 <HAL_FDCAN_Start>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_FDCAN2_Init+0x10c>
    Error_Handler();
 80020a4:	f000 fa40 	bl	8002528 <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 80020a8:	2200      	movs	r2, #0
 80020aa:	2101      	movs	r1, #1
 80020ac:	4805      	ldr	r0, [pc, #20]	@ (80020c4 <MX_FDCAN2_Init+0x128>)
 80020ae:	f004 fa61 	bl	8006574 <HAL_FDCAN_ActivateNotification>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_FDCAN2_Init+0x120>
                                     0) != HAL_OK) {
    Error_Handler();
 80020b8:	f000 fa36 	bl	8002528 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 80020bc:	bf00      	nop
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	2000564c 	.word	0x2000564c
 80020c8:	40006800 	.word	0x40006800

080020cc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b09e      	sub	sp, #120	@ 0x78
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2250      	movs	r2, #80	@ 0x50
 80020ea:	2100      	movs	r1, #0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f011 f97e 	bl	80133ee <memset>
  if(fdcanHandle->Instance==FDCAN2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a2f      	ldr	r2, [pc, #188]	@ (80021b4 <HAL_FDCAN_MspInit+0xe8>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d156      	bne.n	80021aa <HAL_FDCAN_MspInit+0xde>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80020fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002100:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8002102:	2300      	movs	r3, #0
 8002104:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002106:	f107 0314 	add.w	r3, r7, #20
 800210a:	4618      	mov	r0, r3
 800210c:	f007 feea 	bl	8009ee4 <HAL_RCCEx_PeriphCLKConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 8002116:	f000 fa07 	bl	8002528 <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800211a:	4b27      	ldr	r3, [pc, #156]	@ (80021b8 <HAL_FDCAN_MspInit+0xec>)
 800211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211e:	4a26      	ldr	r2, [pc, #152]	@ (80021b8 <HAL_FDCAN_MspInit+0xec>)
 8002120:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002124:	6593      	str	r3, [r2, #88]	@ 0x58
 8002126:	4b24      	ldr	r3, [pc, #144]	@ (80021b8 <HAL_FDCAN_MspInit+0xec>)
 8002128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002132:	4b21      	ldr	r3, [pc, #132]	@ (80021b8 <HAL_FDCAN_MspInit+0xec>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	4a20      	ldr	r2, [pc, #128]	@ (80021b8 <HAL_FDCAN_MspInit+0xec>)
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800213e:	4b1e      	ldr	r3, [pc, #120]	@ (80021b8 <HAL_FDCAN_MspInit+0xec>)
 8002140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800214a:	2320      	movs	r3, #32
 800214c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214e:	2302      	movs	r3, #2
 8002150:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002152:	2301      	movs	r3, #1
 8002154:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002156:	2300      	movs	r3, #0
 8002158:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800215a:	2309      	movs	r3, #9
 800215c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002162:	4619      	mov	r1, r3
 8002164:	4815      	ldr	r0, [pc, #84]	@ (80021bc <HAL_FDCAN_MspInit+0xf0>)
 8002166:	f004 fd57 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800216a:	2340      	movs	r3, #64	@ 0x40
 800216c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800217a:	2309      	movs	r3, #9
 800217c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002182:	4619      	mov	r1, r3
 8002184:	480d      	ldr	r0, [pc, #52]	@ (80021bc <HAL_FDCAN_MspInit+0xf0>)
 8002186:	f004 fd47 	bl	8006c18 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2105      	movs	r1, #5
 800218e:	2056      	movs	r0, #86	@ 0x56
 8002190:	f003 f9e0 	bl	8005554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002194:	2056      	movs	r0, #86	@ 0x56
 8002196:	f003 f9f7 	bl	8005588 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2105      	movs	r1, #5
 800219e:	2057      	movs	r0, #87	@ 0x57
 80021a0:	f003 f9d8 	bl	8005554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80021a4:	2057      	movs	r0, #87	@ 0x57
 80021a6:	f003 f9ef 	bl	8005588 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80021aa:	bf00      	nop
 80021ac:	3778      	adds	r7, #120	@ 0x78
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40006800 	.word	0x40006800
 80021b8:	40021000 	.word	0x40021000
 80021bc:	48000400 	.word	0x48000400

080021c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c6:	f107 030c 	add.w	r3, r7, #12
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	60da      	str	r2, [r3, #12]
 80021d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021d6:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <MX_GPIO_Init+0xcc>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021da:	4a2c      	ldr	r2, [pc, #176]	@ (800228c <MX_GPIO_Init+0xcc>)
 80021dc:	f043 0320 	orr.w	r3, r3, #32
 80021e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021e2:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <MX_GPIO_Init+0xcc>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	f003 0320 	and.w	r3, r3, #32
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ee:	4b27      	ldr	r3, [pc, #156]	@ (800228c <MX_GPIO_Init+0xcc>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	4a26      	ldr	r2, [pc, #152]	@ (800228c <MX_GPIO_Init+0xcc>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021fa:	4b24      	ldr	r3, [pc, #144]	@ (800228c <MX_GPIO_Init+0xcc>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	607b      	str	r3, [r7, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <MX_GPIO_Init+0xcc>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220a:	4a20      	ldr	r2, [pc, #128]	@ (800228c <MX_GPIO_Init+0xcc>)
 800220c:	f043 0302 	orr.w	r3, r3, #2
 8002210:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002212:	4b1e      	ldr	r3, [pc, #120]	@ (800228c <MX_GPIO_Init+0xcc>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_RESET);
 800221e:	2200      	movs	r2, #0
 8002220:	2102      	movs	r1, #2
 8002222:	481b      	ldr	r0, [pc, #108]	@ (8002290 <MX_GPIO_Init+0xd0>)
 8002224:	f004 fe92 	bl	8006f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, GPIO_PIN_RESET);
 8002228:	2200      	movs	r2, #0
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	4819      	ldr	r0, [pc, #100]	@ (8002294 <MX_GPIO_Init+0xd4>)
 800222e:	f004 fe8d 	bl	8006f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8002232:	2302      	movs	r3, #2
 8002234:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002236:	2301      	movs	r3, #1
 8002238:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223e:	2300      	movs	r3, #0
 8002240:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002242:	f107 030c 	add.w	r3, r7, #12
 8002246:	4619      	mov	r1, r3
 8002248:	4811      	ldr	r0, [pc, #68]	@ (8002290 <MX_GPIO_Init+0xd0>)
 800224a:	f004 fce5 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STBY_Pin */
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 800224e:	2380      	movs	r3, #128	@ 0x80
 8002250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002252:	2301      	movs	r3, #1
 8002254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 800225e:	f107 030c 	add.w	r3, r7, #12
 8002262:	4619      	mov	r1, r3
 8002264:	480b      	ldr	r0, [pc, #44]	@ (8002294 <MX_GPIO_Init+0xd4>)
 8002266:	f004 fcd7 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : Toggle_Pin */
  GPIO_InitStruct.Pin = Toggle_Pin;
 800226a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800226e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002270:	2300      	movs	r3, #0
 8002272:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002274:	2301      	movs	r3, #1
 8002276:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Toggle_GPIO_Port, &GPIO_InitStruct);
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	4619      	mov	r1, r3
 800227e:	4805      	ldr	r0, [pc, #20]	@ (8002294 <MX_GPIO_Init+0xd4>)
 8002280:	f004 fcca 	bl	8006c18 <HAL_GPIO_Init>

}
 8002284:	bf00      	nop
 8002286:	3720      	adds	r7, #32
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40021000 	.word	0x40021000
 8002290:	48001400 	.word	0x48001400
 8002294:	48000400 	.word	0x48000400

08002298 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c2_tx;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800229c:	4b1b      	ldr	r3, [pc, #108]	@ (800230c <MX_I2C2_Init+0x74>)
 800229e:	4a1c      	ldr	r2, [pc, #112]	@ (8002310 <MX_I2C2_Init+0x78>)
 80022a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40621236;
 80022a2:	4b1a      	ldr	r3, [pc, #104]	@ (800230c <MX_I2C2_Init+0x74>)
 80022a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002314 <MX_I2C2_Init+0x7c>)
 80022a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80022a8:	4b18      	ldr	r3, [pc, #96]	@ (800230c <MX_I2C2_Init+0x74>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022ae:	4b17      	ldr	r3, [pc, #92]	@ (800230c <MX_I2C2_Init+0x74>)
 80022b0:	2201      	movs	r2, #1
 80022b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022b4:	4b15      	ldr	r3, [pc, #84]	@ (800230c <MX_I2C2_Init+0x74>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80022ba:	4b14      	ldr	r3, [pc, #80]	@ (800230c <MX_I2C2_Init+0x74>)
 80022bc:	2200      	movs	r2, #0
 80022be:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <MX_I2C2_Init+0x74>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022c6:	4b11      	ldr	r3, [pc, #68]	@ (800230c <MX_I2C2_Init+0x74>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <MX_I2C2_Init+0x74>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80022d2:	480e      	ldr	r0, [pc, #56]	@ (800230c <MX_I2C2_Init+0x74>)
 80022d4:	f004 fe52 	bl	8006f7c <HAL_I2C_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80022de:	f000 f923 	bl	8002528 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022e2:	2100      	movs	r1, #0
 80022e4:	4809      	ldr	r0, [pc, #36]	@ (800230c <MX_I2C2_Init+0x74>)
 80022e6:	f005 fa67 	bl	80077b8 <HAL_I2CEx_ConfigAnalogFilter>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80022f0:	f000 f91a 	bl	8002528 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80022f4:	2100      	movs	r1, #0
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <MX_I2C2_Init+0x74>)
 80022f8:	f005 faa9 	bl	800784e <HAL_I2CEx_ConfigDigitalFilter>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002302:	f000 f911 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200056b0 	.word	0x200056b0
 8002310:	40005800 	.word	0x40005800
 8002314:	40621236 	.word	0x40621236

08002318 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b09e      	sub	sp, #120	@ 0x78
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	2250      	movs	r2, #80	@ 0x50
 8002336:	2100      	movs	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f011 f858 	bl	80133ee <memset>
  if(i2cHandle->Instance==I2C2)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a34      	ldr	r2, [pc, #208]	@ (8002414 <HAL_I2C_MspInit+0xfc>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d160      	bne.n	800240a <HAL_I2C_MspInit+0xf2>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002348:	2380      	movs	r3, #128	@ 0x80
 800234a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800234c:	2300      	movs	r3, #0
 800234e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	4618      	mov	r0, r3
 8002356:	f007 fdc5 	bl	8009ee4 <HAL_RCCEx_PeriphCLKConfig>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002360:	f000 f8e2 	bl	8002528 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002364:	4b2c      	ldr	r3, [pc, #176]	@ (8002418 <HAL_I2C_MspInit+0x100>)
 8002366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002368:	4a2b      	ldr	r2, [pc, #172]	@ (8002418 <HAL_I2C_MspInit+0x100>)
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002370:	4b29      	ldr	r3, [pc, #164]	@ (8002418 <HAL_I2C_MspInit+0x100>)
 8002372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = OLED_SDA_Pin|OLED_SCL_Pin;
 800237c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002380:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002382:	2312      	movs	r3, #18
 8002384:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002386:	2300      	movs	r3, #0
 8002388:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238a:	2300      	movs	r3, #0
 800238c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800238e:	2304      	movs	r3, #4
 8002390:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002392:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002396:	4619      	mov	r1, r3
 8002398:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800239c:	f004 fc3c 	bl	8006c18 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80023a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002418 <HAL_I2C_MspInit+0x100>)
 80023a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002418 <HAL_I2C_MspInit+0x100>)
 80023a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002418 <HAL_I2C_MspInit+0x100>)
 80023ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel3;
 80023b8:	4b18      	ldr	r3, [pc, #96]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023ba:	4a19      	ldr	r2, [pc, #100]	@ (8002420 <HAL_I2C_MspInit+0x108>)
 80023bc:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 80023be:	4b17      	ldr	r3, [pc, #92]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023c0:	2213      	movs	r2, #19
 80023c2:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023c4:	4b15      	ldr	r3, [pc, #84]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023c6:	2210      	movs	r2, #16
 80023c8:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ca:	4b14      	ldr	r3, [pc, #80]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023d0:	4b12      	ldr	r3, [pc, #72]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023d2:	2280      	movs	r2, #128	@ 0x80
 80023d4:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023d6:	4b11      	ldr	r3, [pc, #68]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023d8:	2200      	movs	r2, #0
 80023da:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023dc:	4b0f      	ldr	r3, [pc, #60]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023de:	2200      	movs	r2, #0
 80023e0:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_CIRCULAR;
 80023e2:	4b0e      	ldr	r3, [pc, #56]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023e4:	2220      	movs	r2, #32
 80023e6:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023e8:	4b0c      	ldr	r3, [pc, #48]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 80023ee:	480b      	ldr	r0, [pc, #44]	@ (800241c <HAL_I2C_MspInit+0x104>)
 80023f0:	f003 fb4e 	bl	8005a90 <HAL_DMA_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_I2C_MspInit+0xe6>
    {
      Error_Handler();
 80023fa:	f000 f895 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c2_tx);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a06      	ldr	r2, [pc, #24]	@ (800241c <HAL_I2C_MspInit+0x104>)
 8002402:	639a      	str	r2, [r3, #56]	@ 0x38
 8002404:	4a05      	ldr	r2, [pc, #20]	@ (800241c <HAL_I2C_MspInit+0x104>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800240a:	bf00      	nop
 800240c:	3778      	adds	r7, #120	@ 0x78
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40005800 	.word	0x40005800
 8002418:	40021000 	.word	0x40021000
 800241c:	20005704 	.word	0x20005704
 8002420:	40020030 	.word	0x40020030

08002424 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002428:	f001 fc6b 	bl	8003d02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800242c:	f000 f81e 	bl	800246c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002430:	f7ff fec6 	bl	80021c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002434:	f7ff fd8e 	bl	8001f54 <MX_DMA_Init>
  MX_FDCAN2_Init();
 8002438:	f7ff fdb0 	bl	8001f9c <MX_FDCAN2_Init>
  MX_ADC1_Init();
 800243c:	f7fe fc4c 	bl	8000cd8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002440:	f7fe fcf2 	bl	8000e28 <MX_ADC2_Init>
  MX_I2C2_Init();
 8002444:	f7ff ff28 	bl	8002298 <MX_I2C2_Init>
  MX_DAC1_Init();
 8002448:	f7ff fd0c 	bl	8001e64 <MX_DAC1_Init>
  MX_TIM1_Init();
 800244c:	f001 f922 	bl	8003694 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002450:	f001 fa0e 	bl	8003870 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002454:	f001 fa7c 	bl	8003950 <MX_TIM8_Init>
  MX_TIM2_Init();
 8002458:	f001 f9b0 	bl	80037bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800245c:	f00c fcfe 	bl	800ee5c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002460:	f7fe feae 	bl	80011c0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002464:	f00c fd1e 	bl	800eea4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <main+0x44>

0800246c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b094      	sub	sp, #80	@ 0x50
 8002470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002472:	f107 0318 	add.w	r3, r7, #24
 8002476:	2238      	movs	r2, #56	@ 0x38
 8002478:	2100      	movs	r1, #0
 800247a:	4618      	mov	r0, r3
 800247c:	f010 ffb7 	bl	80133ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002480:	1d3b      	adds	r3, r7, #4
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	605a      	str	r2, [r3, #4]
 8002488:	609a      	str	r2, [r3, #8]
 800248a:	60da      	str	r2, [r3, #12]
 800248c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800248e:	2000      	movs	r0, #0
 8002490:	f006 ff2a 	bl	80092e8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002494:	2321      	movs	r3, #33	@ 0x21
 8002496:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002498:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800249c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800249e:	2301      	movs	r3, #1
 80024a0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024a2:	2302      	movs	r3, #2
 80024a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024a6:	2303      	movs	r3, #3
 80024a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80024aa:	2302      	movs	r3, #2
 80024ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80024ae:	2355      	movs	r3, #85	@ 0x55
 80024b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024b2:	2302      	movs	r3, #2
 80024b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80024b6:	2302      	movs	r3, #2
 80024b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80024ba:	2302      	movs	r3, #2
 80024bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024be:	f107 0318 	add.w	r3, r7, #24
 80024c2:	4618      	mov	r0, r3
 80024c4:	f006 ffc4 	bl	8009450 <HAL_RCC_OscConfig>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80024ce:	f000 f82b 	bl	8002528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024d2:	230f      	movs	r3, #15
 80024d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024d6:	2303      	movs	r3, #3
 80024d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024de:	2300      	movs	r3, #0
 80024e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024e2:	2300      	movs	r3, #0
 80024e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	2104      	movs	r1, #4
 80024ea:	4618      	mov	r0, r3
 80024ec:	f007 fac2 	bl	8009a74 <HAL_RCC_ClockConfig>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80024f6:	f000 f817 	bl	8002528 <Error_Handler>
  }
}
 80024fa:	bf00      	nop
 80024fc:	3750      	adds	r7, #80	@ 0x50
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
//
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM20) {
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a04      	ldr	r2, [pc, #16]	@ (8002524 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d101      	bne.n	800251a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002516:	f001 fc0d 	bl	8003d34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
//
  /* USER CODE END Callback 1 */
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40015000 	.word	0x40015000

08002528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800252c:	b672      	cpsid	i
}
 800252e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <Error_Handler+0x8>

08002534 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
	...

08002544 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af04      	add	r7, sp, #16
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	9302      	str	r3, [sp, #8]
 8002554:	2301      	movs	r3, #1
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	1dfb      	adds	r3, r7, #7
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	2301      	movs	r3, #1
 800255e:	2200      	movs	r2, #0
 8002560:	2178      	movs	r1, #120	@ 0x78
 8002562:	4803      	ldr	r0, [pc, #12]	@ (8002570 <ssd1306_WriteCommand+0x2c>)
 8002564:	f004 fda6 	bl	80070b4 <HAL_I2C_Mem_Write>
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	200056b0 	.word	0x200056b0

08002574 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af04      	add	r7, sp, #16
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	b29b      	uxth	r3, r3
 8002582:	f04f 32ff 	mov.w	r2, #4294967295
 8002586:	9202      	str	r2, [sp, #8]
 8002588:	9301      	str	r3, [sp, #4]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	2301      	movs	r3, #1
 8002590:	2240      	movs	r2, #64	@ 0x40
 8002592:	2178      	movs	r1, #120	@ 0x78
 8002594:	4803      	ldr	r0, [pc, #12]	@ (80025a4 <ssd1306_WriteData+0x30>)
 8002596:	f004 fd8d 	bl	80070b4 <HAL_I2C_Mem_Write>
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200056b0 	.word	0x200056b0

080025a8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80025ac:	f7ff ffc2 	bl	8002534 <ssd1306_Reset>

    // Wait for the screen to boot
    osDelay(100);
 80025b0:	2064      	movs	r0, #100	@ 0x64
 80025b2:	f00c fd94 	bl	800f0de <osDelay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80025b6:	2000      	movs	r0, #0
 80025b8:	f000 fa30 	bl	8002a1c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80025bc:	2020      	movs	r0, #32
 80025be:	f7ff ffc1 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80025c2:	2000      	movs	r0, #0
 80025c4:	f7ff ffbe 	bl	8002544 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80025c8:	20b0      	movs	r0, #176	@ 0xb0
 80025ca:	f7ff ffbb 	bl	8002544 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80025ce:	20c8      	movs	r0, #200	@ 0xc8
 80025d0:	f7ff ffb8 	bl	8002544 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80025d4:	2000      	movs	r0, #0
 80025d6:	f7ff ffb5 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80025da:	2010      	movs	r0, #16
 80025dc:	f7ff ffb2 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80025e0:	2040      	movs	r0, #64	@ 0x40
 80025e2:	f7ff ffaf 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80025e6:	20ff      	movs	r0, #255	@ 0xff
 80025e8:	f000 fa05 	bl	80029f6 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80025ec:	20a1      	movs	r0, #161	@ 0xa1
 80025ee:	f7ff ffa9 	bl	8002544 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80025f2:	20a6      	movs	r0, #166	@ 0xa6
 80025f4:	f7ff ffa6 	bl	8002544 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80025f8:	20a8      	movs	r0, #168	@ 0xa8
 80025fa:	f7ff ffa3 	bl	8002544 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80025fe:	203f      	movs	r0, #63	@ 0x3f
 8002600:	f7ff ffa0 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002604:	20a4      	movs	r0, #164	@ 0xa4
 8002606:	f7ff ff9d 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800260a:	20d3      	movs	r0, #211	@ 0xd3
 800260c:	f7ff ff9a 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002610:	2000      	movs	r0, #0
 8002612:	f7ff ff97 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002616:	20d5      	movs	r0, #213	@ 0xd5
 8002618:	f7ff ff94 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800261c:	20f0      	movs	r0, #240	@ 0xf0
 800261e:	f7ff ff91 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002622:	20d9      	movs	r0, #217	@ 0xd9
 8002624:	f7ff ff8e 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002628:	2022      	movs	r0, #34	@ 0x22
 800262a:	f7ff ff8b 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800262e:	20da      	movs	r0, #218	@ 0xda
 8002630:	f7ff ff88 	bl	8002544 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002634:	2012      	movs	r0, #18
 8002636:	f7ff ff85 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800263a:	20db      	movs	r0, #219	@ 0xdb
 800263c:	f7ff ff82 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002640:	2020      	movs	r0, #32
 8002642:	f7ff ff7f 	bl	8002544 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002646:	208d      	movs	r0, #141	@ 0x8d
 8002648:	f7ff ff7c 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800264c:	2014      	movs	r0, #20
 800264e:	f7ff ff79 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002652:	2001      	movs	r0, #1
 8002654:	f000 f9e2 	bl	8002a1c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002658:	2000      	movs	r0, #0
 800265a:	f000 f80f 	bl	800267c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800265e:	f000 f825 	bl	80026ac <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002662:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <ssd1306_Init+0xd0>)
 8002664:	2200      	movs	r2, #0
 8002666:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002668:	4b03      	ldr	r3, [pc, #12]	@ (8002678 <ssd1306_Init+0xd0>)
 800266a:	2200      	movs	r2, #0
 800266c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800266e:	4b02      	ldr	r3, [pc, #8]	@ (8002678 <ssd1306_Init+0xd0>)
 8002670:	2201      	movs	r2, #1
 8002672:	711a      	strb	r2, [r3, #4]
}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20005b64 	.word	0x20005b64

0800267c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <ssd1306_Fill+0x14>
 800268c:	2300      	movs	r3, #0
 800268e:	e000      	b.n	8002692 <ssd1306_Fill+0x16>
 8002690:	23ff      	movs	r3, #255	@ 0xff
 8002692:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002696:	4619      	mov	r1, r3
 8002698:	4803      	ldr	r0, [pc, #12]	@ (80026a8 <ssd1306_Fill+0x2c>)
 800269a:	f010 fea8 	bl	80133ee <memset>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20005764 	.word	0x20005764

080026ac <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80026b2:	2300      	movs	r3, #0
 80026b4:	71fb      	strb	r3, [r7, #7]
 80026b6:	e016      	b.n	80026e6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	3b50      	subs	r3, #80	@ 0x50
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff40 	bl	8002544 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80026c4:	2000      	movs	r0, #0
 80026c6:	f7ff ff3d 	bl	8002544 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80026ca:	2010      	movs	r0, #16
 80026cc:	f7ff ff3a 	bl	8002544 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	01db      	lsls	r3, r3, #7
 80026d4:	4a08      	ldr	r2, [pc, #32]	@ (80026f8 <ssd1306_UpdateScreen+0x4c>)
 80026d6:	4413      	add	r3, r2
 80026d8:	2180      	movs	r1, #128	@ 0x80
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff ff4a 	bl	8002574 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	3301      	adds	r3, #1
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	2b07      	cmp	r3, #7
 80026ea:	d9e5      	bls.n	80026b8 <ssd1306_UpdateScreen+0xc>
    }
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20005764 	.word	0x20005764

080026fc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	71fb      	strb	r3, [r7, #7]
 8002706:	460b      	mov	r3, r1
 8002708:	71bb      	strb	r3, [r7, #6]
 800270a:	4613      	mov	r3, r2
 800270c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	2b00      	cmp	r3, #0
 8002714:	db3d      	blt.n	8002792 <ssd1306_DrawPixel+0x96>
 8002716:	79bb      	ldrb	r3, [r7, #6]
 8002718:	2b3f      	cmp	r3, #63	@ 0x3f
 800271a:	d83a      	bhi.n	8002792 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800271c:	797b      	ldrb	r3, [r7, #5]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d11a      	bne.n	8002758 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002722:	79fa      	ldrb	r2, [r7, #7]
 8002724:	79bb      	ldrb	r3, [r7, #6]
 8002726:	08db      	lsrs	r3, r3, #3
 8002728:	b2d8      	uxtb	r0, r3
 800272a:	4603      	mov	r3, r0
 800272c:	01db      	lsls	r3, r3, #7
 800272e:	4413      	add	r3, r2
 8002730:	4a1b      	ldr	r2, [pc, #108]	@ (80027a0 <ssd1306_DrawPixel+0xa4>)
 8002732:	5cd3      	ldrb	r3, [r2, r3]
 8002734:	b25a      	sxtb	r2, r3
 8002736:	79bb      	ldrb	r3, [r7, #6]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	2101      	movs	r1, #1
 800273e:	fa01 f303 	lsl.w	r3, r1, r3
 8002742:	b25b      	sxtb	r3, r3
 8002744:	4313      	orrs	r3, r2
 8002746:	b259      	sxtb	r1, r3
 8002748:	79fa      	ldrb	r2, [r7, #7]
 800274a:	4603      	mov	r3, r0
 800274c:	01db      	lsls	r3, r3, #7
 800274e:	4413      	add	r3, r2
 8002750:	b2c9      	uxtb	r1, r1
 8002752:	4a13      	ldr	r2, [pc, #76]	@ (80027a0 <ssd1306_DrawPixel+0xa4>)
 8002754:	54d1      	strb	r1, [r2, r3]
 8002756:	e01d      	b.n	8002794 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002758:	79fa      	ldrb	r2, [r7, #7]
 800275a:	79bb      	ldrb	r3, [r7, #6]
 800275c:	08db      	lsrs	r3, r3, #3
 800275e:	b2d8      	uxtb	r0, r3
 8002760:	4603      	mov	r3, r0
 8002762:	01db      	lsls	r3, r3, #7
 8002764:	4413      	add	r3, r2
 8002766:	4a0e      	ldr	r2, [pc, #56]	@ (80027a0 <ssd1306_DrawPixel+0xa4>)
 8002768:	5cd3      	ldrb	r3, [r2, r3]
 800276a:	b25a      	sxtb	r2, r3
 800276c:	79bb      	ldrb	r3, [r7, #6]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	2101      	movs	r1, #1
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	b25b      	sxtb	r3, r3
 800277a:	43db      	mvns	r3, r3
 800277c:	b25b      	sxtb	r3, r3
 800277e:	4013      	ands	r3, r2
 8002780:	b259      	sxtb	r1, r3
 8002782:	79fa      	ldrb	r2, [r7, #7]
 8002784:	4603      	mov	r3, r0
 8002786:	01db      	lsls	r3, r3, #7
 8002788:	4413      	add	r3, r2
 800278a:	b2c9      	uxtb	r1, r1
 800278c:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <ssd1306_DrawPixel+0xa4>)
 800278e:	54d1      	strb	r1, [r2, r3]
 8002790:	e000      	b.n	8002794 <ssd1306_DrawPixel+0x98>
        return;
 8002792:	bf00      	nop
    }
}
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20005764 	.word	0x20005764

080027a4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b089      	sub	sp, #36	@ 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4604      	mov	r4, r0
 80027ac:	4638      	mov	r0, r7
 80027ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80027b2:	4623      	mov	r3, r4
 80027b4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	2b1f      	cmp	r3, #31
 80027ba:	d902      	bls.n	80027c2 <ssd1306_WriteChar+0x1e>
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b7e      	cmp	r3, #126	@ 0x7e
 80027c0:	d901      	bls.n	80027c6 <ssd1306_WriteChar+0x22>
        return 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	e077      	b.n	80028b6 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80027c6:	4b3e      	ldr	r3, [pc, #248]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	461a      	mov	r2, r3
 80027cc:	783b      	ldrb	r3, [r7, #0]
 80027ce:	4413      	add	r3, r2
 80027d0:	2b80      	cmp	r3, #128	@ 0x80
 80027d2:	dc06      	bgt.n	80027e2 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80027d4:	4b3a      	ldr	r3, [pc, #232]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 80027d6:	885b      	ldrh	r3, [r3, #2]
 80027d8:	461a      	mov	r2, r3
 80027da:	787b      	ldrb	r3, [r7, #1]
 80027dc:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80027de:	2b40      	cmp	r3, #64	@ 0x40
 80027e0:	dd01      	ble.n	80027e6 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e067      	b.n	80028b6 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80027e6:	2300      	movs	r3, #0
 80027e8:	61fb      	str	r3, [r7, #28]
 80027ea:	e04e      	b.n	800288a <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
 80027f0:	3b20      	subs	r3, #32
 80027f2:	7879      	ldrb	r1, [r7, #1]
 80027f4:	fb01 f303 	mul.w	r3, r1, r3
 80027f8:	4619      	mov	r1, r3
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	440b      	add	r3, r1
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	4413      	add	r3, r2
 8002802:	881b      	ldrh	r3, [r3, #0]
 8002804:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8002806:	2300      	movs	r3, #0
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	e036      	b.n	800287a <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d013      	beq.n	8002844 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800281c:	4b28      	ldr	r3, [pc, #160]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	b2db      	uxtb	r3, r3
 8002826:	4413      	add	r3, r2
 8002828:	b2d8      	uxtb	r0, r3
 800282a:	4b25      	ldr	r3, [pc, #148]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 800282c:	885b      	ldrh	r3, [r3, #2]
 800282e:	b2da      	uxtb	r2, r3
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	4413      	add	r3, r2
 8002836:	b2db      	uxtb	r3, r3
 8002838:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800283c:	4619      	mov	r1, r3
 800283e:	f7ff ff5d 	bl	80026fc <ssd1306_DrawPixel>
 8002842:	e017      	b.n	8002874 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002844:	4b1e      	ldr	r3, [pc, #120]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 8002846:	881b      	ldrh	r3, [r3, #0]
 8002848:	b2da      	uxtb	r2, r3
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	4413      	add	r3, r2
 8002850:	b2d8      	uxtb	r0, r3
 8002852:	4b1b      	ldr	r3, [pc, #108]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 8002854:	885b      	ldrh	r3, [r3, #2]
 8002856:	b2da      	uxtb	r2, r3
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	b2db      	uxtb	r3, r3
 800285c:	4413      	add	r3, r2
 800285e:	b2d9      	uxtb	r1, r3
 8002860:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf0c      	ite	eq
 8002868:	2301      	moveq	r3, #1
 800286a:	2300      	movne	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	461a      	mov	r2, r3
 8002870:	f7ff ff44 	bl	80026fc <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	3301      	adds	r3, #1
 8002878:	61bb      	str	r3, [r7, #24]
 800287a:	783b      	ldrb	r3, [r7, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	4293      	cmp	r3, r2
 8002882:	d3c3      	bcc.n	800280c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	3301      	adds	r3, #1
 8002888:	61fb      	str	r3, [r7, #28]
 800288a:	787b      	ldrb	r3, [r7, #1]
 800288c:	461a      	mov	r2, r3
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	4293      	cmp	r3, r2
 8002892:	d3ab      	bcc.n	80027ec <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8002894:	4b0a      	ldr	r3, [pc, #40]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	2a00      	cmp	r2, #0
 800289c:	d005      	beq.n	80028aa <ssd1306_WriteChar+0x106>
 800289e:	68b9      	ldr	r1, [r7, #8]
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	3a20      	subs	r2, #32
 80028a4:	440a      	add	r2, r1
 80028a6:	7812      	ldrb	r2, [r2, #0]
 80028a8:	e000      	b.n	80028ac <ssd1306_WriteChar+0x108>
 80028aa:	783a      	ldrb	r2, [r7, #0]
 80028ac:	4413      	add	r3, r2
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	4b03      	ldr	r3, [pc, #12]	@ (80028c0 <ssd1306_WriteChar+0x11c>)
 80028b2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3724      	adds	r7, #36	@ 0x24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd90      	pop	{r4, r7, pc}
 80028be:	bf00      	nop
 80028c0:	20005b64 	.word	0x20005b64

080028c4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af02      	add	r7, sp, #8
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	4638      	mov	r0, r7
 80028ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80028d2:	e013      	b.n	80028fc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	7818      	ldrb	r0, [r3, #0]
 80028d8:	7e3b      	ldrb	r3, [r7, #24]
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	463b      	mov	r3, r7
 80028de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028e0:	f7ff ff60 	bl	80027a4 <ssd1306_WriteChar>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461a      	mov	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d002      	beq.n	80028f6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	e008      	b.n	8002908 <ssd1306_WriteString+0x44>
        }
        str++;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	3301      	adds	r3, #1
 80028fa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1e7      	bne.n	80028d4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	781b      	ldrb	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	460a      	mov	r2, r1
 800291a:	71fb      	strb	r3, [r7, #7]
 800291c:	4613      	mov	r3, r2
 800291e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	b29a      	uxth	r2, r3
 8002924:	4b05      	ldr	r3, [pc, #20]	@ (800293c <ssd1306_SetCursor+0x2c>)
 8002926:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002928:	79bb      	ldrb	r3, [r7, #6]
 800292a:	b29a      	uxth	r2, r3
 800292c:	4b03      	ldr	r3, [pc, #12]	@ (800293c <ssd1306_SetCursor+0x2c>)
 800292e:	805a      	strh	r2, [r3, #2]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	20005b64 	.word	0x20005b64

08002940 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	603a      	str	r2, [r7, #0]
 8002948:	461a      	mov	r2, r3
 800294a:	4603      	mov	r3, r0
 800294c:	71fb      	strb	r3, [r7, #7]
 800294e:	460b      	mov	r3, r1
 8002950:	71bb      	strb	r3, [r7, #6]
 8002952:	4613      	mov	r3, r2
 8002954:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002956:	797b      	ldrb	r3, [r7, #5]
 8002958:	3307      	adds	r3, #7
 800295a:	2b00      	cmp	r3, #0
 800295c:	da00      	bge.n	8002960 <ssd1306_DrawBitmap+0x20>
 800295e:	3307      	adds	r3, #7
 8002960:	10db      	asrs	r3, r3, #3
 8002962:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002964:	2300      	movs	r3, #0
 8002966:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	db3e      	blt.n	80029ee <ssd1306_DrawBitmap+0xae>
 8002970:	79bb      	ldrb	r3, [r7, #6]
 8002972:	2b3f      	cmp	r3, #63	@ 0x3f
 8002974:	d83b      	bhi.n	80029ee <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002976:	2300      	movs	r3, #0
 8002978:	73bb      	strb	r3, [r7, #14]
 800297a:	e033      	b.n	80029e4 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 800297c:	2300      	movs	r3, #0
 800297e:	737b      	strb	r3, [r7, #13]
 8002980:	e026      	b.n	80029d0 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8002982:	7b7b      	ldrb	r3, [r7, #13]
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	73fb      	strb	r3, [r7, #15]
 8002992:	e00d      	b.n	80029b0 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002994:	7bbb      	ldrb	r3, [r7, #14]
 8002996:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800299a:	fb02 f303 	mul.w	r3, r2, r3
 800299e:	7b7a      	ldrb	r2, [r7, #13]
 80029a0:	08d2      	lsrs	r2, r2, #3
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	4413      	add	r3, r2
 80029a6:	461a      	mov	r2, r3
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	4413      	add	r3, r2
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80029b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	da08      	bge.n	80029ca <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80029b8:	79fa      	ldrb	r2, [r7, #7]
 80029ba:	7b7b      	ldrb	r3, [r7, #13]
 80029bc:	4413      	add	r3, r2
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	7f3a      	ldrb	r2, [r7, #28]
 80029c2:	79b9      	ldrb	r1, [r7, #6]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fe99 	bl	80026fc <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80029ca:	7b7b      	ldrb	r3, [r7, #13]
 80029cc:	3301      	adds	r3, #1
 80029ce:	737b      	strb	r3, [r7, #13]
 80029d0:	7b7a      	ldrb	r2, [r7, #13]
 80029d2:	797b      	ldrb	r3, [r7, #5]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d3d4      	bcc.n	8002982 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 80029d8:	7bbb      	ldrb	r3, [r7, #14]
 80029da:	3301      	adds	r3, #1
 80029dc:	73bb      	strb	r3, [r7, #14]
 80029de:	79bb      	ldrb	r3, [r7, #6]
 80029e0:	3301      	adds	r3, #1
 80029e2:	71bb      	strb	r3, [r7, #6]
 80029e4:	7bba      	ldrb	r2, [r7, #14]
 80029e6:	7e3b      	ldrb	r3, [r7, #24]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d3c7      	bcc.n	800297c <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 80029ec:	e000      	b.n	80029f0 <ssd1306_DrawBitmap+0xb0>
        return;
 80029ee:	bf00      	nop
}
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b084      	sub	sp, #16
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	4603      	mov	r3, r0
 80029fe:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002a00:	2381      	movs	r3, #129	@ 0x81
 8002a02:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff fd9c 	bl	8002544 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fd98 	bl	8002544 <ssd1306_WriteCommand>
}
 8002a14:	bf00      	nop
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002a2c:	23af      	movs	r3, #175	@ 0xaf
 8002a2e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002a30:	4b08      	ldr	r3, [pc, #32]	@ (8002a54 <ssd1306_SetDisplayOn+0x38>)
 8002a32:	2201      	movs	r2, #1
 8002a34:	715a      	strb	r2, [r3, #5]
 8002a36:	e004      	b.n	8002a42 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002a38:	23ae      	movs	r3, #174	@ 0xae
 8002a3a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002a3c:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <ssd1306_SetDisplayOn+0x38>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff fd7d 	bl	8002544 <ssd1306_WriteCommand>
}
 8002a4a:	bf00      	nop
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20005b64 	.word	0x20005b64

08002a58 <ssd1306_TestDrawBitmap>:
  ssd1306_DrawBitmap(0,0, Eco_QREcoQR__1_ ,128,64,White);
  ssd1306_UpdateScreen();
}

void ssd1306_TestDrawBitmap()
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8002a5e:	2000      	movs	r0, #0
 8002a60:	f7ff fe0c 	bl	800267c <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,ecopic,128,64,White);
 8002a64:	2301      	movs	r3, #1
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2340      	movs	r3, #64	@ 0x40
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2380      	movs	r3, #128	@ 0x80
 8002a6e:	4a05      	ldr	r2, [pc, #20]	@ (8002a84 <ssd1306_TestDrawBitmap+0x2c>)
 8002a70:	2100      	movs	r1, #0
 8002a72:	2000      	movs	r0, #0
 8002a74:	f7ff ff64 	bl	8002940 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8002a78:	f7ff fe18 	bl	80026ac <ssd1306_UpdateScreen>
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	08022854 	.word	0x08022854

08002a88 <ssd1306_TestDrawBitmap2>:

void ssd1306_TestDrawBitmap2()
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af02      	add	r7, sp, #8
  ssd1306_Fill(Black);
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f7ff fdf4 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_01_delay_0,128,64,White);
 8002a94:	2301      	movs	r3, #1
 8002a96:	9301      	str	r3, [sp, #4]
 8002a98:	2340      	movs	r3, #64	@ 0x40
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	2380      	movs	r3, #128	@ 0x80
 8002a9e:	4ada      	ldr	r2, [pc, #872]	@ (8002e08 <ssd1306_TestDrawBitmap2+0x380>)
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	f7ff ff4c 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002aa8:	f7ff fe00 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002aac:	2014      	movs	r0, #20
 8002aae:	f00c fb16 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f7ff fde2 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_02_delay_0,128,64,White);
 8002ab8:	2301      	movs	r3, #1
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	2340      	movs	r3, #64	@ 0x40
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2380      	movs	r3, #128	@ 0x80
 8002ac2:	4ad2      	ldr	r2, [pc, #840]	@ (8002e0c <ssd1306_TestDrawBitmap2+0x384>)
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	f7ff ff3a 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002acc:	f7ff fdee 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002ad0:	2014      	movs	r0, #20
 8002ad2:	f00c fb04 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f7ff fdd0 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_03_delay_0,128,64,White);
 8002adc:	2301      	movs	r3, #1
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	2340      	movs	r3, #64	@ 0x40
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	2380      	movs	r3, #128	@ 0x80
 8002ae6:	4aca      	ldr	r2, [pc, #808]	@ (8002e10 <ssd1306_TestDrawBitmap2+0x388>)
 8002ae8:	2100      	movs	r1, #0
 8002aea:	2000      	movs	r0, #0
 8002aec:	f7ff ff28 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002af0:	f7ff fddc 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002af4:	2014      	movs	r0, #20
 8002af6:	f00c faf2 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002afa:	2000      	movs	r0, #0
 8002afc:	f7ff fdbe 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_04_delay_0,128,64,White);
 8002b00:	2301      	movs	r3, #1
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2340      	movs	r3, #64	@ 0x40
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2380      	movs	r3, #128	@ 0x80
 8002b0a:	4ac2      	ldr	r2, [pc, #776]	@ (8002e14 <ssd1306_TestDrawBitmap2+0x38c>)
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	2000      	movs	r0, #0
 8002b10:	f7ff ff16 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002b14:	f7ff fdca 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002b18:	2014      	movs	r0, #20
 8002b1a:	f00c fae0 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f7ff fdac 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_05_delay_0,128,64,White);
 8002b24:	2301      	movs	r3, #1
 8002b26:	9301      	str	r3, [sp, #4]
 8002b28:	2340      	movs	r3, #64	@ 0x40
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	2380      	movs	r3, #128	@ 0x80
 8002b2e:	4aba      	ldr	r2, [pc, #744]	@ (8002e18 <ssd1306_TestDrawBitmap2+0x390>)
 8002b30:	2100      	movs	r1, #0
 8002b32:	2000      	movs	r0, #0
 8002b34:	f7ff ff04 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002b38:	f7ff fdb8 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002b3c:	2014      	movs	r0, #20
 8002b3e:	f00c face 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002b42:	2000      	movs	r0, #0
 8002b44:	f7ff fd9a 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_06_delay_0,128,64,White);
 8002b48:	2301      	movs	r3, #1
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	2340      	movs	r3, #64	@ 0x40
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2380      	movs	r3, #128	@ 0x80
 8002b52:	4ab2      	ldr	r2, [pc, #712]	@ (8002e1c <ssd1306_TestDrawBitmap2+0x394>)
 8002b54:	2100      	movs	r1, #0
 8002b56:	2000      	movs	r0, #0
 8002b58:	f7ff fef2 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002b5c:	f7ff fda6 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002b60:	2014      	movs	r0, #20
 8002b62:	f00c fabc 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002b66:	2000      	movs	r0, #0
 8002b68:	f7ff fd88 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_07_delay_0,128,64,White);
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	9301      	str	r3, [sp, #4]
 8002b70:	2340      	movs	r3, #64	@ 0x40
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	2380      	movs	r3, #128	@ 0x80
 8002b76:	4aaa      	ldr	r2, [pc, #680]	@ (8002e20 <ssd1306_TestDrawBitmap2+0x398>)
 8002b78:	2100      	movs	r1, #0
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f7ff fee0 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002b80:	f7ff fd94 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002b84:	2014      	movs	r0, #20
 8002b86:	f00c faaa 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	f7ff fd76 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_08_delay_0,128,64,White);
 8002b90:	2301      	movs	r3, #1
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	2340      	movs	r3, #64	@ 0x40
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	2380      	movs	r3, #128	@ 0x80
 8002b9a:	4aa2      	ldr	r2, [pc, #648]	@ (8002e24 <ssd1306_TestDrawBitmap2+0x39c>)
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	f7ff fece 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002ba4:	f7ff fd82 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002ba8:	2014      	movs	r0, #20
 8002baa:	f00c fa98 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f7ff fd64 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_09_delay_0,128,64,White);
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	9301      	str	r3, [sp, #4]
 8002bb8:	2340      	movs	r3, #64	@ 0x40
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	2380      	movs	r3, #128	@ 0x80
 8002bbe:	4a9a      	ldr	r2, [pc, #616]	@ (8002e28 <ssd1306_TestDrawBitmap2+0x3a0>)
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	f7ff febc 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002bc8:	f7ff fd70 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002bcc:	2014      	movs	r0, #20
 8002bce:	f00c fa86 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f7ff fd52 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_10_delay_0,128,64,White);
 8002bd8:	2301      	movs	r3, #1
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	2340      	movs	r3, #64	@ 0x40
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	2380      	movs	r3, #128	@ 0x80
 8002be2:	4a92      	ldr	r2, [pc, #584]	@ (8002e2c <ssd1306_TestDrawBitmap2+0x3a4>)
 8002be4:	2100      	movs	r1, #0
 8002be6:	2000      	movs	r0, #0
 8002be8:	f7ff feaa 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002bec:	f7ff fd5e 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002bf0:	2014      	movs	r0, #20
 8002bf2:	f00c fa74 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f7ff fd40 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_11_delay_0,128,64,White);
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	2340      	movs	r3, #64	@ 0x40
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2380      	movs	r3, #128	@ 0x80
 8002c06:	4a8a      	ldr	r2, [pc, #552]	@ (8002e30 <ssd1306_TestDrawBitmap2+0x3a8>)
 8002c08:	2100      	movs	r1, #0
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f7ff fe98 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002c10:	f7ff fd4c 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002c14:	2014      	movs	r0, #20
 8002c16:	f00c fa62 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002c1a:	2000      	movs	r0, #0
 8002c1c:	f7ff fd2e 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_12_delay_0,128,64,White);
 8002c20:	2301      	movs	r3, #1
 8002c22:	9301      	str	r3, [sp, #4]
 8002c24:	2340      	movs	r3, #64	@ 0x40
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	4a82      	ldr	r2, [pc, #520]	@ (8002e34 <ssd1306_TestDrawBitmap2+0x3ac>)
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	2000      	movs	r0, #0
 8002c30:	f7ff fe86 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002c34:	f7ff fd3a 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002c38:	2014      	movs	r0, #20
 8002c3a:	f00c fa50 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002c3e:	2000      	movs	r0, #0
 8002c40:	f7ff fd1c 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_13_delay_0,128,64,White);
 8002c44:	2301      	movs	r3, #1
 8002c46:	9301      	str	r3, [sp, #4]
 8002c48:	2340      	movs	r3, #64	@ 0x40
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	2380      	movs	r3, #128	@ 0x80
 8002c4e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e38 <ssd1306_TestDrawBitmap2+0x3b0>)
 8002c50:	2100      	movs	r1, #0
 8002c52:	2000      	movs	r0, #0
 8002c54:	f7ff fe74 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002c58:	f7ff fd28 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002c5c:	2014      	movs	r0, #20
 8002c5e:	f00c fa3e 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002c62:	2000      	movs	r0, #0
 8002c64:	f7ff fd0a 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_14_delay_0,128,64,White);
 8002c68:	2301      	movs	r3, #1
 8002c6a:	9301      	str	r3, [sp, #4]
 8002c6c:	2340      	movs	r3, #64	@ 0x40
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	2380      	movs	r3, #128	@ 0x80
 8002c72:	4a72      	ldr	r2, [pc, #456]	@ (8002e3c <ssd1306_TestDrawBitmap2+0x3b4>)
 8002c74:	2100      	movs	r1, #0
 8002c76:	2000      	movs	r0, #0
 8002c78:	f7ff fe62 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002c7c:	f7ff fd16 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002c80:	2014      	movs	r0, #20
 8002c82:	f00c fa2c 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7ff fcf8 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_15_delay_0,128,64,White);
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	9301      	str	r3, [sp, #4]
 8002c90:	2340      	movs	r3, #64	@ 0x40
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2380      	movs	r3, #128	@ 0x80
 8002c96:	4a6a      	ldr	r2, [pc, #424]	@ (8002e40 <ssd1306_TestDrawBitmap2+0x3b8>)
 8002c98:	2100      	movs	r1, #0
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	f7ff fe50 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002ca0:	f7ff fd04 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002ca4:	2014      	movs	r0, #20
 8002ca6:	f00c fa1a 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002caa:	2000      	movs	r0, #0
 8002cac:	f7ff fce6 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_16_delay_0,128,64,White);
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	9301      	str	r3, [sp, #4]
 8002cb4:	2340      	movs	r3, #64	@ 0x40
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	2380      	movs	r3, #128	@ 0x80
 8002cba:	4a62      	ldr	r2, [pc, #392]	@ (8002e44 <ssd1306_TestDrawBitmap2+0x3bc>)
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f7ff fe3e 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002cc4:	f7ff fcf2 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002cc8:	2014      	movs	r0, #20
 8002cca:	f00c fa08 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002cce:	2000      	movs	r0, #0
 8002cd0:	f7ff fcd4 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_17_delay_0,128,64,White);
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	9301      	str	r3, [sp, #4]
 8002cd8:	2340      	movs	r3, #64	@ 0x40
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	2380      	movs	r3, #128	@ 0x80
 8002cde:	4a5a      	ldr	r2, [pc, #360]	@ (8002e48 <ssd1306_TestDrawBitmap2+0x3c0>)
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f7ff fe2c 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002ce8:	f7ff fce0 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002cec:	2014      	movs	r0, #20
 8002cee:	f00c f9f6 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7ff fcc2 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_18_delay_0,128,64,White);
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	9301      	str	r3, [sp, #4]
 8002cfc:	2340      	movs	r3, #64	@ 0x40
 8002cfe:	9300      	str	r3, [sp, #0]
 8002d00:	2380      	movs	r3, #128	@ 0x80
 8002d02:	4a52      	ldr	r2, [pc, #328]	@ (8002e4c <ssd1306_TestDrawBitmap2+0x3c4>)
 8002d04:	2100      	movs	r1, #0
 8002d06:	2000      	movs	r0, #0
 8002d08:	f7ff fe1a 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002d0c:	f7ff fcce 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002d10:	2014      	movs	r0, #20
 8002d12:	f00c f9e4 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002d16:	2000      	movs	r0, #0
 8002d18:	f7ff fcb0 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_19_delay_0,128,64,White);
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	9301      	str	r3, [sp, #4]
 8002d20:	2340      	movs	r3, #64	@ 0x40
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	2380      	movs	r3, #128	@ 0x80
 8002d26:	4a4a      	ldr	r2, [pc, #296]	@ (8002e50 <ssd1306_TestDrawBitmap2+0x3c8>)
 8002d28:	2100      	movs	r1, #0
 8002d2a:	2000      	movs	r0, #0
 8002d2c:	f7ff fe08 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002d30:	f7ff fcbc 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002d34:	2014      	movs	r0, #20
 8002d36:	f00c f9d2 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	f7ff fc9e 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_20_delay_0,128,64,White);
 8002d40:	2301      	movs	r3, #1
 8002d42:	9301      	str	r3, [sp, #4]
 8002d44:	2340      	movs	r3, #64	@ 0x40
 8002d46:	9300      	str	r3, [sp, #0]
 8002d48:	2380      	movs	r3, #128	@ 0x80
 8002d4a:	4a42      	ldr	r2, [pc, #264]	@ (8002e54 <ssd1306_TestDrawBitmap2+0x3cc>)
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	2000      	movs	r0, #0
 8002d50:	f7ff fdf6 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002d54:	f7ff fcaa 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002d58:	2014      	movs	r0, #20
 8002d5a:	f00c f9c0 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002d5e:	2000      	movs	r0, #0
 8002d60:	f7ff fc8c 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_21_delay_0,128,64,White);
 8002d64:	2301      	movs	r3, #1
 8002d66:	9301      	str	r3, [sp, #4]
 8002d68:	2340      	movs	r3, #64	@ 0x40
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	2380      	movs	r3, #128	@ 0x80
 8002d6e:	4a3a      	ldr	r2, [pc, #232]	@ (8002e58 <ssd1306_TestDrawBitmap2+0x3d0>)
 8002d70:	2100      	movs	r1, #0
 8002d72:	2000      	movs	r0, #0
 8002d74:	f7ff fde4 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002d78:	f7ff fc98 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002d7c:	2014      	movs	r0, #20
 8002d7e:	f00c f9ae 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002d82:	2000      	movs	r0, #0
 8002d84:	f7ff fc7a 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_22_delay_0,128,64,White);
 8002d88:	2301      	movs	r3, #1
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	2340      	movs	r3, #64	@ 0x40
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	2380      	movs	r3, #128	@ 0x80
 8002d92:	4a32      	ldr	r2, [pc, #200]	@ (8002e5c <ssd1306_TestDrawBitmap2+0x3d4>)
 8002d94:	2100      	movs	r1, #0
 8002d96:	2000      	movs	r0, #0
 8002d98:	f7ff fdd2 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002d9c:	f7ff fc86 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002da0:	2014      	movs	r0, #20
 8002da2:	f00c f99c 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7ff fc68 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_23_delay_0,128,64,White);
 8002dac:	2301      	movs	r3, #1
 8002dae:	9301      	str	r3, [sp, #4]
 8002db0:	2340      	movs	r3, #64	@ 0x40
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	4a2a      	ldr	r2, [pc, #168]	@ (8002e60 <ssd1306_TestDrawBitmap2+0x3d8>)
 8002db8:	2100      	movs	r1, #0
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f7ff fdc0 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002dc0:	f7ff fc74 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002dc4:	2014      	movs	r0, #20
 8002dc6:	f00c f98a 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002dca:	2000      	movs	r0, #0
 8002dcc:	f7ff fc56 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_24_delay_0,128,64,White);
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	9301      	str	r3, [sp, #4]
 8002dd4:	2340      	movs	r3, #64	@ 0x40
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	2380      	movs	r3, #128	@ 0x80
 8002dda:	4a22      	ldr	r2, [pc, #136]	@ (8002e64 <ssd1306_TestDrawBitmap2+0x3dc>)
 8002ddc:	2100      	movs	r1, #0
 8002dde:	2000      	movs	r0, #0
 8002de0:	f7ff fdae 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002de4:	f7ff fc62 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002de8:	2014      	movs	r0, #20
 8002dea:	f00c f978 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002dee:	2000      	movs	r0, #0
 8002df0:	f7ff fc44 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_25_delay_0,128,64,White);
 8002df4:	2301      	movs	r3, #1
 8002df6:	9301      	str	r3, [sp, #4]
 8002df8:	2340      	movs	r3, #64	@ 0x40
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	2380      	movs	r3, #128	@ 0x80
 8002dfe:	4a1a      	ldr	r2, [pc, #104]	@ (8002e68 <ssd1306_TestDrawBitmap2+0x3e0>)
 8002e00:	2100      	movs	r1, #0
 8002e02:	2000      	movs	r0, #0
 8002e04:	e032      	b.n	8002e6c <ssd1306_TestDrawBitmap2+0x3e4>
 8002e06:	bf00      	nop
 8002e08:	08022054 	.word	0x08022054
 8002e0c:	08022454 	.word	0x08022454
 8002e10:	08019454 	.word	0x08019454
 8002e14:	08019854 	.word	0x08019854
 8002e18:	08019c54 	.word	0x08019c54
 8002e1c:	0801a454 	.word	0x0801a454
 8002e20:	0801a054 	.word	0x0801a054
 8002e24:	0801ac54 	.word	0x0801ac54
 8002e28:	0801b054 	.word	0x0801b054
 8002e2c:	0801a854 	.word	0x0801a854
 8002e30:	0801b454 	.word	0x0801b454
 8002e34:	0801b854 	.word	0x0801b854
 8002e38:	0801bc54 	.word	0x0801bc54
 8002e3c:	0801c054 	.word	0x0801c054
 8002e40:	0801c454 	.word	0x0801c454
 8002e44:	0801cc54 	.word	0x0801cc54
 8002e48:	0801d054 	.word	0x0801d054
 8002e4c:	0801c854 	.word	0x0801c854
 8002e50:	0801d454 	.word	0x0801d454
 8002e54:	0801d854 	.word	0x0801d854
 8002e58:	0801e854 	.word	0x0801e854
 8002e5c:	0801e054 	.word	0x0801e054
 8002e60:	0801e454 	.word	0x0801e454
 8002e64:	0801dc54 	.word	0x0801dc54
 8002e68:	0801ec54 	.word	0x0801ec54
 8002e6c:	f7ff fd68 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002e70:	f7ff fc1c 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002e74:	2014      	movs	r0, #20
 8002e76:	f00c f932 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f7ff fbfe 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_26_delay_0,128,64,White);
 8002e80:	2301      	movs	r3, #1
 8002e82:	9301      	str	r3, [sp, #4]
 8002e84:	2340      	movs	r3, #64	@ 0x40
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	2380      	movs	r3, #128	@ 0x80
 8002e8a:	4ada      	ldr	r2, [pc, #872]	@ (80031f4 <ssd1306_TestDrawBitmap2+0x76c>)
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	2000      	movs	r0, #0
 8002e90:	f7ff fd56 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002e94:	f7ff fc0a 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002e98:	2014      	movs	r0, #20
 8002e9a:	f00c f920 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	f7ff fbec 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_27_delay_0,128,64,White);
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	9301      	str	r3, [sp, #4]
 8002ea8:	2340      	movs	r3, #64	@ 0x40
 8002eaa:	9300      	str	r3, [sp, #0]
 8002eac:	2380      	movs	r3, #128	@ 0x80
 8002eae:	4ad2      	ldr	r2, [pc, #840]	@ (80031f8 <ssd1306_TestDrawBitmap2+0x770>)
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f7ff fd44 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002eb8:	f7ff fbf8 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002ebc:	2014      	movs	r0, #20
 8002ebe:	f00c f90e 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f7ff fbda 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_28_delay_0,128,64,White);
 8002ec8:	2301      	movs	r3, #1
 8002eca:	9301      	str	r3, [sp, #4]
 8002ecc:	2340      	movs	r3, #64	@ 0x40
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	4aca      	ldr	r2, [pc, #808]	@ (80031fc <ssd1306_TestDrawBitmap2+0x774>)
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	f7ff fd32 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002edc:	f7ff fbe6 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002ee0:	2014      	movs	r0, #20
 8002ee2:	f00c f8fc 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	f7ff fbc8 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_29_delay_0,128,64,White);
 8002eec:	2301      	movs	r3, #1
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	2340      	movs	r3, #64	@ 0x40
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	2380      	movs	r3, #128	@ 0x80
 8002ef6:	4ac2      	ldr	r2, [pc, #776]	@ (8003200 <ssd1306_TestDrawBitmap2+0x778>)
 8002ef8:	2100      	movs	r1, #0
 8002efa:	2000      	movs	r0, #0
 8002efc:	f7ff fd20 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002f00:	f7ff fbd4 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002f04:	2014      	movs	r0, #20
 8002f06:	f00c f8ea 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	f7ff fbb6 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_30_delay_0,128,64,White);
 8002f10:	2301      	movs	r3, #1
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	2340      	movs	r3, #64	@ 0x40
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	2380      	movs	r3, #128	@ 0x80
 8002f1a:	4aba      	ldr	r2, [pc, #744]	@ (8003204 <ssd1306_TestDrawBitmap2+0x77c>)
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	2000      	movs	r0, #0
 8002f20:	f7ff fd0e 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002f24:	f7ff fbc2 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002f28:	2014      	movs	r0, #20
 8002f2a:	f00c f8d8 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002f2e:	2000      	movs	r0, #0
 8002f30:	f7ff fba4 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_31_delay_0,128,64,White);
 8002f34:	2301      	movs	r3, #1
 8002f36:	9301      	str	r3, [sp, #4]
 8002f38:	2340      	movs	r3, #64	@ 0x40
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	2380      	movs	r3, #128	@ 0x80
 8002f3e:	4ab2      	ldr	r2, [pc, #712]	@ (8003208 <ssd1306_TestDrawBitmap2+0x780>)
 8002f40:	2100      	movs	r1, #0
 8002f42:	2000      	movs	r0, #0
 8002f44:	f7ff fcfc 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002f48:	f7ff fbb0 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002f4c:	2014      	movs	r0, #20
 8002f4e:	f00c f8c6 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002f52:	2000      	movs	r0, #0
 8002f54:	f7ff fb92 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_32_delay_0,128,64,White);
 8002f58:	2301      	movs	r3, #1
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2340      	movs	r3, #64	@ 0x40
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	4aaa      	ldr	r2, [pc, #680]	@ (800320c <ssd1306_TestDrawBitmap2+0x784>)
 8002f64:	2100      	movs	r1, #0
 8002f66:	2000      	movs	r0, #0
 8002f68:	f7ff fcea 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002f6c:	f7ff fb9e 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002f70:	2014      	movs	r0, #20
 8002f72:	f00c f8b4 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002f76:	2000      	movs	r0, #0
 8002f78:	f7ff fb80 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_33_delay_0,128,64,White);
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	9301      	str	r3, [sp, #4]
 8002f80:	2340      	movs	r3, #64	@ 0x40
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	2380      	movs	r3, #128	@ 0x80
 8002f86:	4aa2      	ldr	r2, [pc, #648]	@ (8003210 <ssd1306_TestDrawBitmap2+0x788>)
 8002f88:	2100      	movs	r1, #0
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	f7ff fcd8 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002f90:	f7ff fb8c 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002f94:	2014      	movs	r0, #20
 8002f96:	f00c f8a2 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002f9a:	2000      	movs	r0, #0
 8002f9c:	f7ff fb6e 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_34_delay_0,128,64,White);
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	9301      	str	r3, [sp, #4]
 8002fa4:	2340      	movs	r3, #64	@ 0x40
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	2380      	movs	r3, #128	@ 0x80
 8002faa:	4a9a      	ldr	r2, [pc, #616]	@ (8003214 <ssd1306_TestDrawBitmap2+0x78c>)
 8002fac:	2100      	movs	r1, #0
 8002fae:	2000      	movs	r0, #0
 8002fb0:	f7ff fcc6 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002fb4:	f7ff fb7a 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002fb8:	2014      	movs	r0, #20
 8002fba:	f00c f890 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	f7ff fb5c 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_35_delay_0,128,64,White);
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	2340      	movs	r3, #64	@ 0x40
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2380      	movs	r3, #128	@ 0x80
 8002fce:	4a92      	ldr	r2, [pc, #584]	@ (8003218 <ssd1306_TestDrawBitmap2+0x790>)
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	f7ff fcb4 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002fd8:	f7ff fb68 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8002fdc:	2014      	movs	r0, #20
 8002fde:	f00c f87e 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	f7ff fb4a 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_36_delay_0,128,64,White);
 8002fe8:	2301      	movs	r3, #1
 8002fea:	9301      	str	r3, [sp, #4]
 8002fec:	2340      	movs	r3, #64	@ 0x40
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	2380      	movs	r3, #128	@ 0x80
 8002ff2:	4a8a      	ldr	r2, [pc, #552]	@ (800321c <ssd1306_TestDrawBitmap2+0x794>)
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f7ff fca2 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8002ffc:	f7ff fb56 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003000:	2014      	movs	r0, #20
 8003002:	f00c f86c 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8003006:	2000      	movs	r0, #0
 8003008:	f7ff fb38 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_37_delay_0,128,64,White);
 800300c:	2301      	movs	r3, #1
 800300e:	9301      	str	r3, [sp, #4]
 8003010:	2340      	movs	r3, #64	@ 0x40
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2380      	movs	r3, #128	@ 0x80
 8003016:	4a82      	ldr	r2, [pc, #520]	@ (8003220 <ssd1306_TestDrawBitmap2+0x798>)
 8003018:	2100      	movs	r1, #0
 800301a:	2000      	movs	r0, #0
 800301c:	f7ff fc90 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8003020:	f7ff fb44 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003024:	2014      	movs	r0, #20
 8003026:	f00c f85a 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 800302a:	2000      	movs	r0, #0
 800302c:	f7ff fb26 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_38_delay_0,128,64,White);
 8003030:	2301      	movs	r3, #1
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	2340      	movs	r3, #64	@ 0x40
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	2380      	movs	r3, #128	@ 0x80
 800303a:	4a7a      	ldr	r2, [pc, #488]	@ (8003224 <ssd1306_TestDrawBitmap2+0x79c>)
 800303c:	2100      	movs	r1, #0
 800303e:	2000      	movs	r0, #0
 8003040:	f7ff fc7e 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8003044:	f7ff fb32 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003048:	2014      	movs	r0, #20
 800304a:	f00c f848 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 800304e:	2000      	movs	r0, #0
 8003050:	f7ff fb14 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_39_delay_0,128,64,White);
 8003054:	2301      	movs	r3, #1
 8003056:	9301      	str	r3, [sp, #4]
 8003058:	2340      	movs	r3, #64	@ 0x40
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	2380      	movs	r3, #128	@ 0x80
 800305e:	4a72      	ldr	r2, [pc, #456]	@ (8003228 <ssd1306_TestDrawBitmap2+0x7a0>)
 8003060:	2100      	movs	r1, #0
 8003062:	2000      	movs	r0, #0
 8003064:	f7ff fc6c 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8003068:	f7ff fb20 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 800306c:	2014      	movs	r0, #20
 800306e:	f00c f836 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8003072:	2000      	movs	r0, #0
 8003074:	f7ff fb02 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_40_delay_0,128,64,White);
 8003078:	2301      	movs	r3, #1
 800307a:	9301      	str	r3, [sp, #4]
 800307c:	2340      	movs	r3, #64	@ 0x40
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	2380      	movs	r3, #128	@ 0x80
 8003082:	4a6a      	ldr	r2, [pc, #424]	@ (800322c <ssd1306_TestDrawBitmap2+0x7a4>)
 8003084:	2100      	movs	r1, #0
 8003086:	2000      	movs	r0, #0
 8003088:	f7ff fc5a 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 800308c:	f7ff fb0e 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003090:	2014      	movs	r0, #20
 8003092:	f00c f824 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8003096:	2000      	movs	r0, #0
 8003098:	f7ff faf0 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_41_delay_0,128,64,White);
 800309c:	2301      	movs	r3, #1
 800309e:	9301      	str	r3, [sp, #4]
 80030a0:	2340      	movs	r3, #64	@ 0x40
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	2380      	movs	r3, #128	@ 0x80
 80030a6:	4a62      	ldr	r2, [pc, #392]	@ (8003230 <ssd1306_TestDrawBitmap2+0x7a8>)
 80030a8:	2100      	movs	r1, #0
 80030aa:	2000      	movs	r0, #0
 80030ac:	f7ff fc48 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 80030b0:	f7ff fafc 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 80030b4:	2014      	movs	r0, #20
 80030b6:	f00c f812 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 80030ba:	2000      	movs	r0, #0
 80030bc:	f7ff fade 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_42_delay_0,128,64,White);
 80030c0:	2301      	movs	r3, #1
 80030c2:	9301      	str	r3, [sp, #4]
 80030c4:	2340      	movs	r3, #64	@ 0x40
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2380      	movs	r3, #128	@ 0x80
 80030ca:	4a5a      	ldr	r2, [pc, #360]	@ (8003234 <ssd1306_TestDrawBitmap2+0x7ac>)
 80030cc:	2100      	movs	r1, #0
 80030ce:	2000      	movs	r0, #0
 80030d0:	f7ff fc36 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 80030d4:	f7ff faea 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 80030d8:	2014      	movs	r0, #20
 80030da:	f00c f800 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 80030de:	2000      	movs	r0, #0
 80030e0:	f7ff facc 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_43_delay_0,128,64,White);
 80030e4:	2301      	movs	r3, #1
 80030e6:	9301      	str	r3, [sp, #4]
 80030e8:	2340      	movs	r3, #64	@ 0x40
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	2380      	movs	r3, #128	@ 0x80
 80030ee:	4a52      	ldr	r2, [pc, #328]	@ (8003238 <ssd1306_TestDrawBitmap2+0x7b0>)
 80030f0:	2100      	movs	r1, #0
 80030f2:	2000      	movs	r0, #0
 80030f4:	f7ff fc24 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 80030f8:	f7ff fad8 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 80030fc:	2014      	movs	r0, #20
 80030fe:	f00b ffee 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8003102:	2000      	movs	r0, #0
 8003104:	f7ff faba 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_44_delay_0,128,64,White);
 8003108:	2301      	movs	r3, #1
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	2340      	movs	r3, #64	@ 0x40
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	2380      	movs	r3, #128	@ 0x80
 8003112:	4a4a      	ldr	r2, [pc, #296]	@ (800323c <ssd1306_TestDrawBitmap2+0x7b4>)
 8003114:	2100      	movs	r1, #0
 8003116:	2000      	movs	r0, #0
 8003118:	f7ff fc12 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 800311c:	f7ff fac6 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003120:	2014      	movs	r0, #20
 8003122:	f00b ffdc 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8003126:	2000      	movs	r0, #0
 8003128:	f7ff faa8 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_45_delay_0,128,64,White);
 800312c:	2301      	movs	r3, #1
 800312e:	9301      	str	r3, [sp, #4]
 8003130:	2340      	movs	r3, #64	@ 0x40
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	2380      	movs	r3, #128	@ 0x80
 8003136:	4a42      	ldr	r2, [pc, #264]	@ (8003240 <ssd1306_TestDrawBitmap2+0x7b8>)
 8003138:	2100      	movs	r1, #0
 800313a:	2000      	movs	r0, #0
 800313c:	f7ff fc00 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8003140:	f7ff fab4 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003144:	2014      	movs	r0, #20
 8003146:	f00b ffca 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 800314a:	2000      	movs	r0, #0
 800314c:	f7ff fa96 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_46_delay_0,128,64,White);
 8003150:	2301      	movs	r3, #1
 8003152:	9301      	str	r3, [sp, #4]
 8003154:	2340      	movs	r3, #64	@ 0x40
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	2380      	movs	r3, #128	@ 0x80
 800315a:	4a3a      	ldr	r2, [pc, #232]	@ (8003244 <ssd1306_TestDrawBitmap2+0x7bc>)
 800315c:	2100      	movs	r1, #0
 800315e:	2000      	movs	r0, #0
 8003160:	f7ff fbee 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8003164:	f7ff faa2 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003168:	2014      	movs	r0, #20
 800316a:	f00b ffb8 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 800316e:	2000      	movs	r0, #0
 8003170:	f7ff fa84 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_47_delay_0,128,64,White);
 8003174:	2301      	movs	r3, #1
 8003176:	9301      	str	r3, [sp, #4]
 8003178:	2340      	movs	r3, #64	@ 0x40
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	4a32      	ldr	r2, [pc, #200]	@ (8003248 <ssd1306_TestDrawBitmap2+0x7c0>)
 8003180:	2100      	movs	r1, #0
 8003182:	2000      	movs	r0, #0
 8003184:	f7ff fbdc 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 8003188:	f7ff fa90 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 800318c:	2014      	movs	r0, #20
 800318e:	f00b ffa6 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 8003192:	2000      	movs	r0, #0
 8003194:	f7ff fa72 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_48_delay_0,128,64,White);
 8003198:	2301      	movs	r3, #1
 800319a:	9301      	str	r3, [sp, #4]
 800319c:	2340      	movs	r3, #64	@ 0x40
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	2380      	movs	r3, #128	@ 0x80
 80031a2:	4a2a      	ldr	r2, [pc, #168]	@ (800324c <ssd1306_TestDrawBitmap2+0x7c4>)
 80031a4:	2100      	movs	r1, #0
 80031a6:	2000      	movs	r0, #0
 80031a8:	f7ff fbca 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 80031ac:	f7ff fa7e 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 80031b0:	2014      	movs	r0, #20
 80031b2:	f00b ff94 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 80031b6:	2000      	movs	r0, #0
 80031b8:	f7ff fa60 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_49_delay_0,128,64,White);
 80031bc:	2301      	movs	r3, #1
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	2340      	movs	r3, #64	@ 0x40
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	2380      	movs	r3, #128	@ 0x80
 80031c6:	4a22      	ldr	r2, [pc, #136]	@ (8003250 <ssd1306_TestDrawBitmap2+0x7c8>)
 80031c8:	2100      	movs	r1, #0
 80031ca:	2000      	movs	r0, #0
 80031cc:	f7ff fbb8 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 80031d0:	f7ff fa6c 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 80031d4:	2014      	movs	r0, #20
 80031d6:	f00b ff82 	bl	800f0de <osDelay>
  
  ssd1306_Fill(Black);
 80031da:	2000      	movs	r0, #0
 80031dc:	f7ff fa4e 	bl	800267c <ssd1306_Fill>
  ssd1306_DrawBitmap(0,0, epd_bitmap_frame_50_delay_0,128,64,White);
 80031e0:	2301      	movs	r3, #1
 80031e2:	9301      	str	r3, [sp, #4]
 80031e4:	2340      	movs	r3, #64	@ 0x40
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	2380      	movs	r3, #128	@ 0x80
 80031ea:	4a1a      	ldr	r2, [pc, #104]	@ (8003254 <ssd1306_TestDrawBitmap2+0x7cc>)
 80031ec:	2100      	movs	r1, #0
 80031ee:	2000      	movs	r0, #0
 80031f0:	e032      	b.n	8003258 <ssd1306_TestDrawBitmap2+0x7d0>
 80031f2:	bf00      	nop
 80031f4:	0801f854 	.word	0x0801f854
 80031f8:	0801f454 	.word	0x0801f454
 80031fc:	0801f054 	.word	0x0801f054
 8003200:	08020054 	.word	0x08020054
 8003204:	0801fc54 	.word	0x0801fc54
 8003208:	08020854 	.word	0x08020854
 800320c:	08021054 	.word	0x08021054
 8003210:	08020454 	.word	0x08020454
 8003214:	08020c54 	.word	0x08020c54
 8003218:	08021454 	.word	0x08021454
 800321c:	08021854 	.word	0x08021854
 8003220:	08021c54 	.word	0x08021c54
 8003224:	08016054 	.word	0x08016054
 8003228:	08016454 	.word	0x08016454
 800322c:	08016854 	.word	0x08016854
 8003230:	08016c54 	.word	0x08016c54
 8003234:	08017054 	.word	0x08017054
 8003238:	08017454 	.word	0x08017454
 800323c:	08017854 	.word	0x08017854
 8003240:	08017c54 	.word	0x08017c54
 8003244:	08018054 	.word	0x08018054
 8003248:	08018454 	.word	0x08018454
 800324c:	08018854 	.word	0x08018854
 8003250:	08018c54 	.word	0x08018c54
 8003254:	08019054 	.word	0x08019054
 8003258:	f7ff fb72 	bl	8002940 <ssd1306_DrawBitmap>
  ssd1306_UpdateScreen();
 800325c:	f7ff fa26 	bl	80026ac <ssd1306_UpdateScreen>
  osDelay(20);
 8003260:	2014      	movs	r0, #20
 8003262:	f00b ff3c 	bl	800f0de <osDelay>

}
 8003266:	bf00      	nop
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <amogus>:
    ssd1306_TestDrawBitmap();
    osDelay(3000);
}

void amogus()
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8003272:	2000      	movs	r0, #0
 8003274:	f7ff fa02 	bl	800267c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0, imgframe_0_delay_0,128,64,White);
 8003278:	2301      	movs	r3, #1
 800327a:	9301      	str	r3, [sp, #4]
 800327c:	2340      	movs	r3, #64	@ 0x40
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	2380      	movs	r3, #128	@ 0x80
 8003282:	4a33      	ldr	r2, [pc, #204]	@ (8003350 <amogus+0xe4>)
 8003284:	2100      	movs	r1, #0
 8003286:	2000      	movs	r0, #0
 8003288:	f7ff fb5a 	bl	8002940 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800328c:	f7ff fa0e 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(40);
 8003290:	2028      	movs	r0, #40	@ 0x28
 8003292:	f00b ff24 	bl	800f0de <osDelay>

	ssd1306_Fill(Black);
 8003296:	2000      	movs	r0, #0
 8003298:	f7ff f9f0 	bl	800267c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0, imgframe_1_delay_0,128,64,White);
 800329c:	2301      	movs	r3, #1
 800329e:	9301      	str	r3, [sp, #4]
 80032a0:	2340      	movs	r3, #64	@ 0x40
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	2380      	movs	r3, #128	@ 0x80
 80032a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003354 <amogus+0xe8>)
 80032a8:	2100      	movs	r1, #0
 80032aa:	2000      	movs	r0, #0
 80032ac:	f7ff fb48 	bl	8002940 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80032b0:	f7ff f9fc 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(40);
 80032b4:	2028      	movs	r0, #40	@ 0x28
 80032b6:	f00b ff12 	bl	800f0de <osDelay>

	ssd1306_Fill(Black);
 80032ba:	2000      	movs	r0, #0
 80032bc:	f7ff f9de 	bl	800267c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0, imgframe_2_delay_0,128,64,White);
 80032c0:	2301      	movs	r3, #1
 80032c2:	9301      	str	r3, [sp, #4]
 80032c4:	2340      	movs	r3, #64	@ 0x40
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	2380      	movs	r3, #128	@ 0x80
 80032ca:	4a23      	ldr	r2, [pc, #140]	@ (8003358 <amogus+0xec>)
 80032cc:	2100      	movs	r1, #0
 80032ce:	2000      	movs	r0, #0
 80032d0:	f7ff fb36 	bl	8002940 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80032d4:	f7ff f9ea 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(40);
 80032d8:	2028      	movs	r0, #40	@ 0x28
 80032da:	f00b ff00 	bl	800f0de <osDelay>

	ssd1306_Fill(Black);
 80032de:	2000      	movs	r0, #0
 80032e0:	f7ff f9cc 	bl	800267c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0, imgframe_3_delay_0,128,64,White);
 80032e4:	2301      	movs	r3, #1
 80032e6:	9301      	str	r3, [sp, #4]
 80032e8:	2340      	movs	r3, #64	@ 0x40
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	2380      	movs	r3, #128	@ 0x80
 80032ee:	4a1b      	ldr	r2, [pc, #108]	@ (800335c <amogus+0xf0>)
 80032f0:	2100      	movs	r1, #0
 80032f2:	2000      	movs	r0, #0
 80032f4:	f7ff fb24 	bl	8002940 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80032f8:	f7ff f9d8 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(40);
 80032fc:	2028      	movs	r0, #40	@ 0x28
 80032fe:	f00b feee 	bl	800f0de <osDelay>

	ssd1306_Fill(Black);
 8003302:	2000      	movs	r0, #0
 8003304:	f7ff f9ba 	bl	800267c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0, imgframe_4_delay_0,128,64,White);
 8003308:	2301      	movs	r3, #1
 800330a:	9301      	str	r3, [sp, #4]
 800330c:	2340      	movs	r3, #64	@ 0x40
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	2380      	movs	r3, #128	@ 0x80
 8003312:	4a13      	ldr	r2, [pc, #76]	@ (8003360 <amogus+0xf4>)
 8003314:	2100      	movs	r1, #0
 8003316:	2000      	movs	r0, #0
 8003318:	f7ff fb12 	bl	8002940 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800331c:	f7ff f9c6 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(40);
 8003320:	2028      	movs	r0, #40	@ 0x28
 8003322:	f00b fedc 	bl	800f0de <osDelay>

	ssd1306_Fill(Black);
 8003326:	2000      	movs	r0, #0
 8003328:	f7ff f9a8 	bl	800267c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0, imgframe_5_delay_0,128,64,White);
 800332c:	2301      	movs	r3, #1
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	2340      	movs	r3, #64	@ 0x40
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	2380      	movs	r3, #128	@ 0x80
 8003336:	4a0b      	ldr	r2, [pc, #44]	@ (8003364 <amogus+0xf8>)
 8003338:	2100      	movs	r1, #0
 800333a:	2000      	movs	r0, #0
 800333c:	f7ff fb00 	bl	8002940 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8003340:	f7ff f9b4 	bl	80026ac <ssd1306_UpdateScreen>
	osDelay(20);
 8003344:	2014      	movs	r0, #20
 8003346:	f00b feca 	bl	800f0de <osDelay>

}
 800334a:	bf00      	nop
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	08023c54 	.word	0x08023c54
 8003354:	08023454 	.word	0x08023454
 8003358:	08022c54 	.word	0x08022c54
 800335c:	08023854 	.word	0x08023854
 8003360:	08023054 	.word	0x08023054
 8003364:	08024054 	.word	0x08024054

08003368 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336e:	4b12      	ldr	r3, [pc, #72]	@ (80033b8 <HAL_MspInit+0x50>)
 8003370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003372:	4a11      	ldr	r2, [pc, #68]	@ (80033b8 <HAL_MspInit+0x50>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6613      	str	r3, [r2, #96]	@ 0x60
 800337a:	4b0f      	ldr	r3, [pc, #60]	@ (80033b8 <HAL_MspInit+0x50>)
 800337c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	607b      	str	r3, [r7, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003386:	4b0c      	ldr	r3, [pc, #48]	@ (80033b8 <HAL_MspInit+0x50>)
 8003388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338a:	4a0b      	ldr	r2, [pc, #44]	@ (80033b8 <HAL_MspInit+0x50>)
 800338c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003390:	6593      	str	r3, [r2, #88]	@ 0x58
 8003392:	4b09      	ldr	r3, [pc, #36]	@ (80033b8 <HAL_MspInit+0x50>)
 8003394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800339e:	2200      	movs	r2, #0
 80033a0:	210f      	movs	r1, #15
 80033a2:	f06f 0001 	mvn.w	r0, #1
 80033a6:	f002 f8d5 	bl	8005554 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80033aa:	f006 f841 	bl	8009430 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ae:	bf00      	nop
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40021000 	.word	0x40021000

080033bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b08c      	sub	sp, #48	@ 0x30
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM20 clock */
  __HAL_RCC_TIM20_CLK_ENABLE();
 80033cc:	4b2c      	ldr	r3, [pc, #176]	@ (8003480 <HAL_InitTick+0xc4>)
 80033ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003480 <HAL_InitTick+0xc4>)
 80033d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80033d8:	4b29      	ldr	r3, [pc, #164]	@ (8003480 <HAL_InitTick+0xc4>)
 80033da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033e4:	f107 020c 	add.w	r2, r7, #12
 80033e8:	f107 0310 	add.w	r3, r7, #16
 80033ec:	4611      	mov	r1, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f006 fd00 	bl	8009df4 <HAL_RCC_GetClockConfig>

  /* Compute TIM20 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80033f4:	f006 fce8 	bl	8009dc8 <HAL_RCC_GetPCLK2Freq>
 80033f8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM20 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033fc:	4a21      	ldr	r2, [pc, #132]	@ (8003484 <HAL_InitTick+0xc8>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	0c9b      	lsrs	r3, r3, #18
 8003404:	3b01      	subs	r3, #1
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM20 */
  htim20.Instance = TIM20;
 8003408:	4b1f      	ldr	r3, [pc, #124]	@ (8003488 <HAL_InitTick+0xcc>)
 800340a:	4a20      	ldr	r2, [pc, #128]	@ (800348c <HAL_InitTick+0xd0>)
 800340c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM20CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim20.Init.Period = (1000000U / 1000U) - 1U;
 800340e:	4b1e      	ldr	r3, [pc, #120]	@ (8003488 <HAL_InitTick+0xcc>)
 8003410:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003414:	60da      	str	r2, [r3, #12]
  htim20.Init.Prescaler = uwPrescalerValue;
 8003416:	4a1c      	ldr	r2, [pc, #112]	@ (8003488 <HAL_InitTick+0xcc>)
 8003418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341a:	6053      	str	r3, [r2, #4]
  htim20.Init.ClockDivision = 0;
 800341c:	4b1a      	ldr	r3, [pc, #104]	@ (8003488 <HAL_InitTick+0xcc>)
 800341e:	2200      	movs	r2, #0
 8003420:	611a      	str	r2, [r3, #16]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003422:	4b19      	ldr	r3, [pc, #100]	@ (8003488 <HAL_InitTick+0xcc>)
 8003424:	2200      	movs	r2, #0
 8003426:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim20);
 8003428:	4817      	ldr	r0, [pc, #92]	@ (8003488 <HAL_InitTick+0xcc>)
 800342a:	f006 ff97 	bl	800a35c <HAL_TIM_Base_Init>
 800342e:	4603      	mov	r3, r0
 8003430:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003434:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003438:	2b00      	cmp	r3, #0
 800343a:	d11b      	bne.n	8003474 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim20);
 800343c:	4812      	ldr	r0, [pc, #72]	@ (8003488 <HAL_InitTick+0xcc>)
 800343e:	f006 ffef 	bl	800a420 <HAL_TIM_Base_Start_IT>
 8003442:	4603      	mov	r3, r0
 8003444:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003448:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800344c:	2b00      	cmp	r3, #0
 800344e:	d111      	bne.n	8003474 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM20 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
 8003450:	204e      	movs	r0, #78	@ 0x4e
 8003452:	f002 f899 	bl	8005588 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b0f      	cmp	r3, #15
 800345a:	d808      	bhi.n	800346e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM20_UP_IRQn, TickPriority, 0U);
 800345c:	2200      	movs	r2, #0
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	204e      	movs	r0, #78	@ 0x4e
 8003462:	f002 f877 	bl	8005554 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003466:	4a0a      	ldr	r2, [pc, #40]	@ (8003490 <HAL_InitTick+0xd4>)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	e002      	b.n	8003474 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003474:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003478:	4618      	mov	r0, r3
 800347a:	3730      	adds	r7, #48	@ 0x30
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40021000 	.word	0x40021000
 8003484:	431bde83 	.word	0x431bde83
 8003488:	20005b6c 	.word	0x20005b6c
 800348c:	40015000 	.word	0x40015000
 8003490:	20000008 	.word	0x20000008

08003494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <NMI_Handler+0x4>

0800349c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <HardFault_Handler+0x4>

080034a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <MemManage_Handler+0x4>

080034ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034b0:	bf00      	nop
 80034b2:	e7fd      	b.n	80034b0 <BusFault_Handler+0x4>

080034b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b8:	bf00      	nop
 80034ba:	e7fd      	b.n	80034b8 <UsageFault_Handler+0x4>

080034bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034c0:	bf00      	nop
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80034d0:	4802      	ldr	r0, [pc, #8]	@ (80034dc <USB_LP_IRQHandler+0x10>)
 80034d2:	f004 faf8 	bl	8007ac6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	20008bac 	.word	0x20008bac

080034e0 <TIM20_UP_IRQHandler>:

/**
  * @brief This function handles TIM20 update interrupt.
  */
void TIM20_UP_IRQHandler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM20_UP_IRQn 0 */

  /* USER CODE END TIM20_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim20);
 80034e4:	4802      	ldr	r0, [pc, #8]	@ (80034f0 <TIM20_UP_IRQHandler+0x10>)
 80034e6:	f007 f96f 	bl	800a7c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM20_UP_IRQn 1 */

  /* USER CODE END TIM20_UP_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20005b6c 	.word	0x20005b6c

080034f4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80034f8:	4802      	ldr	r0, [pc, #8]	@ (8003504 <FDCAN2_IT0_IRQHandler+0x10>)
 80034fa:	f003 f921 	bl	8006740 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	2000564c 	.word	0x2000564c

08003508 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800350c:	4802      	ldr	r0, [pc, #8]	@ (8003518 <FDCAN2_IT1_IRQHandler+0x10>)
 800350e:	f003 f917 	bl	8006740 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	2000564c 	.word	0x2000564c

0800351c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return 1;
 8003520:	2301      	movs	r3, #1
}
 8003522:	4618      	mov	r0, r3
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <_kill>:

int _kill(int pid, int sig)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003536:	f010 f803 	bl	8013540 <__errno>
 800353a:	4603      	mov	r3, r0
 800353c:	2216      	movs	r2, #22
 800353e:	601a      	str	r2, [r3, #0]
  return -1;
 8003540:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003544:	4618      	mov	r0, r3
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <_exit>:

void _exit (int status)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003554:	f04f 31ff 	mov.w	r1, #4294967295
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f7ff ffe7 	bl	800352c <_kill>
  while (1) {}    /* Make sure we hang here */
 800355e:	bf00      	nop
 8003560:	e7fd      	b.n	800355e <_exit+0x12>

08003562 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b086      	sub	sp, #24
 8003566:	af00      	add	r7, sp, #0
 8003568:	60f8      	str	r0, [r7, #12]
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
 8003572:	e00a      	b.n	800358a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003574:	f3af 8000 	nop.w
 8003578:	4601      	mov	r1, r0
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	1c5a      	adds	r2, r3, #1
 800357e:	60ba      	str	r2, [r7, #8]
 8003580:	b2ca      	uxtb	r2, r1
 8003582:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	3301      	adds	r3, #1
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	429a      	cmp	r2, r3
 8003590:	dbf0      	blt.n	8003574 <_read+0x12>
  }

  return len;
 8003592:	687b      	ldr	r3, [r7, #4]
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <_close>:
  }
  return len;
}

int _close(int file)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035c4:	605a      	str	r2, [r3, #4]
  return 0;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <_isatty>:

int _isatty(int file)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035dc:	2301      	movs	r3, #1
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b085      	sub	sp, #20
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	60f8      	str	r0, [r7, #12]
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3714      	adds	r7, #20
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800360c:	4a14      	ldr	r2, [pc, #80]	@ (8003660 <_sbrk+0x5c>)
 800360e:	4b15      	ldr	r3, [pc, #84]	@ (8003664 <_sbrk+0x60>)
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003618:	4b13      	ldr	r3, [pc, #76]	@ (8003668 <_sbrk+0x64>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d102      	bne.n	8003626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003620:	4b11      	ldr	r3, [pc, #68]	@ (8003668 <_sbrk+0x64>)
 8003622:	4a12      	ldr	r2, [pc, #72]	@ (800366c <_sbrk+0x68>)
 8003624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003626:	4b10      	ldr	r3, [pc, #64]	@ (8003668 <_sbrk+0x64>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4413      	add	r3, r2
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	429a      	cmp	r2, r3
 8003632:	d207      	bcs.n	8003644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003634:	f00f ff84 	bl	8013540 <__errno>
 8003638:	4603      	mov	r3, r0
 800363a:	220c      	movs	r2, #12
 800363c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
 8003642:	e009      	b.n	8003658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003644:	4b08      	ldr	r3, [pc, #32]	@ (8003668 <_sbrk+0x64>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800364a:	4b07      	ldr	r3, [pc, #28]	@ (8003668 <_sbrk+0x64>)
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4413      	add	r3, r2
 8003652:	4a05      	ldr	r2, [pc, #20]	@ (8003668 <_sbrk+0x64>)
 8003654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003656:	68fb      	ldr	r3, [r7, #12]
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	2001c000 	.word	0x2001c000
 8003664:	00000400 	.word	0x00000400
 8003668:	20005bb8 	.word	0x20005bb8
 800366c:	200091f8 	.word	0x200091f8

08003670 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003674:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <SystemInit+0x20>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367a:	4a05      	ldr	r2, [pc, #20]	@ (8003690 <SystemInit+0x20>)
 800367c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003684:	bf00      	nop
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000ed00 	.word	0xe000ed00

08003694 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b098      	sub	sp, #96	@ 0x60
 8003698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800369a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
 80036a2:	605a      	str	r2, [r3, #4]
 80036a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	605a      	str	r2, [r3, #4]
 80036b0:	609a      	str	r2, [r3, #8]
 80036b2:	60da      	str	r2, [r3, #12]
 80036b4:	611a      	str	r2, [r3, #16]
 80036b6:	615a      	str	r2, [r3, #20]
 80036b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	2234      	movs	r2, #52	@ 0x34
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f00f fe94 	bl	80133ee <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80036c6:	4b3b      	ldr	r3, [pc, #236]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036c8:	4a3b      	ldr	r2, [pc, #236]	@ (80037b8 <MX_TIM1_Init+0x124>)
 80036ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80036cc:	4b39      	ldr	r3, [pc, #228]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036d2:	4b38      	ldr	r3, [pc, #224]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80036d8:	4b36      	ldr	r3, [pc, #216]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036e0:	4b34      	ldr	r3, [pc, #208]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80036e6:	4b33      	ldr	r3, [pc, #204]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036ec:	4b31      	ldr	r3, [pc, #196]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80036f2:	4830      	ldr	r0, [pc, #192]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80036f4:	f006 ff04 	bl	800a500 <HAL_TIM_PWM_Init>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80036fe:	f7fe ff13 	bl	8002528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003702:	2300      	movs	r3, #0
 8003704:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003706:	2300      	movs	r3, #0
 8003708:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800370a:	2300      	movs	r3, #0
 800370c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800370e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003712:	4619      	mov	r1, r3
 8003714:	4827      	ldr	r0, [pc, #156]	@ (80037b4 <MX_TIM1_Init+0x120>)
 8003716:	f007 fedd 	bl	800b4d4 <HAL_TIMEx_MasterConfigSynchronization>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003720:	f7fe ff02 	bl	8002528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003724:	2360      	movs	r3, #96	@ 0x60
 8003726:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800372c:	2300      	movs	r3, #0
 800372e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003730:	2300      	movs	r3, #0
 8003732:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003734:	2300      	movs	r3, #0
 8003736:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800373c:	2300      	movs	r3, #0
 800373e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003740:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003744:	2208      	movs	r2, #8
 8003746:	4619      	mov	r1, r3
 8003748:	481a      	ldr	r0, [pc, #104]	@ (80037b4 <MX_TIM1_Init+0x120>)
 800374a:	f007 f98d 	bl	800aa68 <HAL_TIM_PWM_ConfigChannel>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003754:	f7fe fee8 	bl	8002528 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003758:	2300      	movs	r3, #0
 800375a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800375c:	2300      	movs	r3, #0
 800375e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003764:	2300      	movs	r3, #0
 8003766:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800376c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003770:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003772:	2300      	movs	r3, #0
 8003774:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003776:	2300      	movs	r3, #0
 8003778:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800377a:	2300      	movs	r3, #0
 800377c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800377e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003782:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003784:	2300      	movs	r3, #0
 8003786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003788:	2300      	movs	r3, #0
 800378a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800378c:	2300      	movs	r3, #0
 800378e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003790:	1d3b      	adds	r3, r7, #4
 8003792:	4619      	mov	r1, r3
 8003794:	4807      	ldr	r0, [pc, #28]	@ (80037b4 <MX_TIM1_Init+0x120>)
 8003796:	f007 ff2b 	bl	800b5f0 <HAL_TIMEx_ConfigBreakDeadTime>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80037a0:	f7fe fec2 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80037a4:	4803      	ldr	r0, [pc, #12]	@ (80037b4 <MX_TIM1_Init+0x120>)
 80037a6:	f000 f9c1 	bl	8003b2c <HAL_TIM_MspPostInit>

}
 80037aa:	bf00      	nop
 80037ac:	3760      	adds	r7, #96	@ 0x60
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	20005bbc 	.word	0x20005bbc
 80037b8:	40012c00 	.word	0x40012c00

080037bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08a      	sub	sp, #40	@ 0x28
 80037c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037c2:	f107 031c 	add.w	r3, r7, #28
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	605a      	str	r2, [r3, #4]
 80037cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037ce:	463b      	mov	r3, r7
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	605a      	str	r2, [r3, #4]
 80037d6:	609a      	str	r2, [r3, #8]
 80037d8:	60da      	str	r2, [r3, #12]
 80037da:	611a      	str	r2, [r3, #16]
 80037dc:	615a      	str	r2, [r3, #20]
 80037de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037e0:	4b22      	ldr	r3, [pc, #136]	@ (800386c <MX_TIM2_Init+0xb0>)
 80037e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80037e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80037e8:	4b20      	ldr	r3, [pc, #128]	@ (800386c <MX_TIM2_Init+0xb0>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ee:	4b1f      	ldr	r3, [pc, #124]	@ (800386c <MX_TIM2_Init+0xb0>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80037f4:	4b1d      	ldr	r3, [pc, #116]	@ (800386c <MX_TIM2_Init+0xb0>)
 80037f6:	f04f 32ff 	mov.w	r2, #4294967295
 80037fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037fc:	4b1b      	ldr	r3, [pc, #108]	@ (800386c <MX_TIM2_Init+0xb0>)
 80037fe:	2200      	movs	r2, #0
 8003800:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003802:	4b1a      	ldr	r3, [pc, #104]	@ (800386c <MX_TIM2_Init+0xb0>)
 8003804:	2200      	movs	r2, #0
 8003806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003808:	4818      	ldr	r0, [pc, #96]	@ (800386c <MX_TIM2_Init+0xb0>)
 800380a:	f006 fe79 	bl	800a500 <HAL_TIM_PWM_Init>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003814:	f7fe fe88 	bl	8002528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003818:	2300      	movs	r3, #0
 800381a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800381c:	2300      	movs	r3, #0
 800381e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003820:	f107 031c 	add.w	r3, r7, #28
 8003824:	4619      	mov	r1, r3
 8003826:	4811      	ldr	r0, [pc, #68]	@ (800386c <MX_TIM2_Init+0xb0>)
 8003828:	f007 fe54 	bl	800b4d4 <HAL_TIMEx_MasterConfigSynchronization>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003832:	f7fe fe79 	bl	8002528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003836:	2360      	movs	r3, #96	@ 0x60
 8003838:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800383a:	2300      	movs	r3, #0
 800383c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800383e:	2300      	movs	r3, #0
 8003840:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003846:	463b      	mov	r3, r7
 8003848:	2204      	movs	r2, #4
 800384a:	4619      	mov	r1, r3
 800384c:	4807      	ldr	r0, [pc, #28]	@ (800386c <MX_TIM2_Init+0xb0>)
 800384e:	f007 f90b 	bl	800aa68 <HAL_TIM_PWM_ConfigChannel>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003858:	f7fe fe66 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800385c:	4803      	ldr	r0, [pc, #12]	@ (800386c <MX_TIM2_Init+0xb0>)
 800385e:	f000 f965 	bl	8003b2c <HAL_TIM_MspPostInit>

}
 8003862:	bf00      	nop
 8003864:	3728      	adds	r7, #40	@ 0x28
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20005c08 	.word	0x20005c08

08003870 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	@ 0x28
 8003874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003876:	f107 031c 	add.w	r3, r7, #28
 800387a:	2200      	movs	r2, #0
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	605a      	str	r2, [r3, #4]
 8003880:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003882:	463b      	mov	r3, r7
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	605a      	str	r2, [r3, #4]
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	60da      	str	r2, [r3, #12]
 800388e:	611a      	str	r2, [r3, #16]
 8003890:	615a      	str	r2, [r3, #20]
 8003892:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003894:	4b2c      	ldr	r3, [pc, #176]	@ (8003948 <MX_TIM3_Init+0xd8>)
 8003896:	4a2d      	ldr	r2, [pc, #180]	@ (800394c <MX_TIM3_Init+0xdc>)
 8003898:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800389a:	4b2b      	ldr	r3, [pc, #172]	@ (8003948 <MX_TIM3_Init+0xd8>)
 800389c:	2200      	movs	r2, #0
 800389e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038a0:	4b29      	ldr	r3, [pc, #164]	@ (8003948 <MX_TIM3_Init+0xd8>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80038a6:	4b28      	ldr	r3, [pc, #160]	@ (8003948 <MX_TIM3_Init+0xd8>)
 80038a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038ae:	4b26      	ldr	r3, [pc, #152]	@ (8003948 <MX_TIM3_Init+0xd8>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038b4:	4b24      	ldr	r3, [pc, #144]	@ (8003948 <MX_TIM3_Init+0xd8>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80038ba:	4823      	ldr	r0, [pc, #140]	@ (8003948 <MX_TIM3_Init+0xd8>)
 80038bc:	f006 fe20 	bl	800a500 <HAL_TIM_PWM_Init>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80038c6:	f7fe fe2f 	bl	8002528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038ca:	2300      	movs	r3, #0
 80038cc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ce:	2300      	movs	r3, #0
 80038d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038d2:	f107 031c 	add.w	r3, r7, #28
 80038d6:	4619      	mov	r1, r3
 80038d8:	481b      	ldr	r0, [pc, #108]	@ (8003948 <MX_TIM3_Init+0xd8>)
 80038da:	f007 fdfb 	bl	800b4d4 <HAL_TIMEx_MasterConfigSynchronization>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80038e4:	f7fe fe20 	bl	8002528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038e8:	2360      	movs	r3, #96	@ 0x60
 80038ea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80038ec:	2300      	movs	r3, #0
 80038ee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038f0:	2300      	movs	r3, #0
 80038f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038f4:	2300      	movs	r3, #0
 80038f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038f8:	463b      	mov	r3, r7
 80038fa:	2200      	movs	r2, #0
 80038fc:	4619      	mov	r1, r3
 80038fe:	4812      	ldr	r0, [pc, #72]	@ (8003948 <MX_TIM3_Init+0xd8>)
 8003900:	f007 f8b2 	bl	800aa68 <HAL_TIM_PWM_ConfigChannel>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800390a:	f7fe fe0d 	bl	8002528 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800390e:	463b      	mov	r3, r7
 8003910:	2204      	movs	r2, #4
 8003912:	4619      	mov	r1, r3
 8003914:	480c      	ldr	r0, [pc, #48]	@ (8003948 <MX_TIM3_Init+0xd8>)
 8003916:	f007 f8a7 	bl	800aa68 <HAL_TIM_PWM_ConfigChannel>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003920:	f7fe fe02 	bl	8002528 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003924:	463b      	mov	r3, r7
 8003926:	2208      	movs	r2, #8
 8003928:	4619      	mov	r1, r3
 800392a:	4807      	ldr	r0, [pc, #28]	@ (8003948 <MX_TIM3_Init+0xd8>)
 800392c:	f007 f89c 	bl	800aa68 <HAL_TIM_PWM_ConfigChannel>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8003936:	f7fe fdf7 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800393a:	4803      	ldr	r0, [pc, #12]	@ (8003948 <MX_TIM3_Init+0xd8>)
 800393c:	f000 f8f6 	bl	8003b2c <HAL_TIM_MspPostInit>

}
 8003940:	bf00      	nop
 8003942:	3728      	adds	r7, #40	@ 0x28
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	20005c54 	.word	0x20005c54
 800394c:	40000400 	.word	0x40000400

08003950 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b098      	sub	sp, #96	@ 0x60
 8003954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003956:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	605a      	str	r2, [r3, #4]
 8003960:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003962:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	605a      	str	r2, [r3, #4]
 800396c:	609a      	str	r2, [r3, #8]
 800396e:	60da      	str	r2, [r3, #12]
 8003970:	611a      	str	r2, [r3, #16]
 8003972:	615a      	str	r2, [r3, #20]
 8003974:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003976:	1d3b      	adds	r3, r7, #4
 8003978:	2234      	movs	r2, #52	@ 0x34
 800397a:	2100      	movs	r1, #0
 800397c:	4618      	mov	r0, r3
 800397e:	f00f fd36 	bl	80133ee <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003982:	4b3b      	ldr	r3, [pc, #236]	@ (8003a70 <MX_TIM8_Init+0x120>)
 8003984:	4a3b      	ldr	r2, [pc, #236]	@ (8003a74 <MX_TIM8_Init+0x124>)
 8003986:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003988:	4b39      	ldr	r3, [pc, #228]	@ (8003a70 <MX_TIM8_Init+0x120>)
 800398a:	2200      	movs	r2, #0
 800398c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800398e:	4b38      	ldr	r3, [pc, #224]	@ (8003a70 <MX_TIM8_Init+0x120>)
 8003990:	2200      	movs	r2, #0
 8003992:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003994:	4b36      	ldr	r3, [pc, #216]	@ (8003a70 <MX_TIM8_Init+0x120>)
 8003996:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800399a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800399c:	4b34      	ldr	r3, [pc, #208]	@ (8003a70 <MX_TIM8_Init+0x120>)
 800399e:	2200      	movs	r2, #0
 80039a0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80039a2:	4b33      	ldr	r3, [pc, #204]	@ (8003a70 <MX_TIM8_Init+0x120>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039a8:	4b31      	ldr	r3, [pc, #196]	@ (8003a70 <MX_TIM8_Init+0x120>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80039ae:	4830      	ldr	r0, [pc, #192]	@ (8003a70 <MX_TIM8_Init+0x120>)
 80039b0:	f006 fda6 	bl	800a500 <HAL_TIM_PWM_Init>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 80039ba:	f7fe fdb5 	bl	8002528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039be:	2300      	movs	r3, #0
 80039c0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80039c2:	2300      	movs	r3, #0
 80039c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80039ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80039ce:	4619      	mov	r1, r3
 80039d0:	4827      	ldr	r0, [pc, #156]	@ (8003a70 <MX_TIM8_Init+0x120>)
 80039d2:	f007 fd7f 	bl	800b4d4 <HAL_TIMEx_MasterConfigSynchronization>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80039dc:	f7fe fda4 	bl	8002528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039e0:	2360      	movs	r3, #96	@ 0x60
 80039e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80039e4:	2300      	movs	r3, #0
 80039e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039e8:	2300      	movs	r3, #0
 80039ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80039ec:	2300      	movs	r3, #0
 80039ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039f0:	2300      	movs	r3, #0
 80039f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80039f4:	2300      	movs	r3, #0
 80039f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80039f8:	2300      	movs	r3, #0
 80039fa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a00:	2200      	movs	r2, #0
 8003a02:	4619      	mov	r1, r3
 8003a04:	481a      	ldr	r0, [pc, #104]	@ (8003a70 <MX_TIM8_Init+0x120>)
 8003a06:	f007 f82f 	bl	800aa68 <HAL_TIM_PWM_ConfigChannel>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8003a10:	f7fe fd8a 	bl	8002528 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a14:	2300      	movs	r3, #0
 8003a16:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003a32:	2300      	movs	r3, #0
 8003a34:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003a36:	2300      	movs	r3, #0
 8003a38:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003a40:	2300      	movs	r3, #0
 8003a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003a44:	2300      	movs	r3, #0
 8003a46:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003a4c:	1d3b      	adds	r3, r7, #4
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4807      	ldr	r0, [pc, #28]	@ (8003a70 <MX_TIM8_Init+0x120>)
 8003a52:	f007 fdcd 	bl	800b5f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8003a5c:	f7fe fd64 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003a60:	4803      	ldr	r0, [pc, #12]	@ (8003a70 <MX_TIM8_Init+0x120>)
 8003a62:	f000 f863 	bl	8003b2c <HAL_TIM_MspPostInit>

}
 8003a66:	bf00      	nop
 8003a68:	3760      	adds	r7, #96	@ 0x60
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	20005ca0 	.word	0x20005ca0
 8003a74:	40013400 	.word	0x40013400

08003a78 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a25      	ldr	r2, [pc, #148]	@ (8003b1c <HAL_TIM_PWM_MspInit+0xa4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d10c      	bne.n	8003aa4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a8a:	4b25      	ldr	r3, [pc, #148]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8e:	4a24      	ldr	r2, [pc, #144]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003a90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a94:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a96:	4b22      	ldr	r3, [pc, #136]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003aa2:	e034      	b.n	8003b0e <HAL_TIM_PWM_MspInit+0x96>
  else if(tim_pwmHandle->Instance==TIM2)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aac:	d10c      	bne.n	8003ac8 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003aae:	4b1c      	ldr	r3, [pc, #112]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aba:	4b19      	ldr	r3, [pc, #100]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	613b      	str	r3, [r7, #16]
 8003ac4:	693b      	ldr	r3, [r7, #16]
}
 8003ac6:	e022      	b.n	8003b0e <HAL_TIM_PWM_MspInit+0x96>
  else if(tim_pwmHandle->Instance==TIM3)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a15      	ldr	r2, [pc, #84]	@ (8003b24 <HAL_TIM_PWM_MspInit+0xac>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d10c      	bne.n	8003aec <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ad2:	4b13      	ldr	r3, [pc, #76]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad6:	4a12      	ldr	r2, [pc, #72]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003ad8:	f043 0302 	orr.w	r3, r3, #2
 8003adc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ade:	4b10      	ldr	r3, [pc, #64]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
}
 8003aea:	e010      	b.n	8003b0e <HAL_TIM_PWM_MspInit+0x96>
  else if(tim_pwmHandle->Instance==TIM8)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b28 <HAL_TIM_PWM_MspInit+0xb0>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d10b      	bne.n	8003b0e <HAL_TIM_PWM_MspInit+0x96>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003af6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003afa:	4a09      	ldr	r2, [pc, #36]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003afc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b00:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b02:	4b07      	ldr	r3, [pc, #28]	@ (8003b20 <HAL_TIM_PWM_MspInit+0xa8>)
 8003b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b0a:	60bb      	str	r3, [r7, #8]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
}
 8003b0e:	bf00      	nop
 8003b10:	371c      	adds	r7, #28
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40012c00 	.word	0x40012c00
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40000400 	.word	0x40000400
 8003b28:	40013400 	.word	0x40013400

08003b2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08c      	sub	sp, #48	@ 0x30
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b34:	f107 031c 	add.w	r3, r7, #28
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	605a      	str	r2, [r3, #4]
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	60da      	str	r2, [r3, #12]
 8003b42:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a54      	ldr	r2, [pc, #336]	@ (8003c9c <HAL_TIM_MspPostInit+0x170>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d11e      	bne.n	8003b8c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4e:	4b54      	ldr	r3, [pc, #336]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	4a53      	ldr	r2, [pc, #332]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b5a:	4b51      	ldr	r3, [pc, #324]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	61bb      	str	r3, [r7, #24]
 8003b64:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = LED4_Pin;
 8003b66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b74:	2300      	movs	r3, #0
 8003b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003b78:	2306      	movs	r3, #6
 8003b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8003b7c:	f107 031c 	add.w	r3, r7, #28
 8003b80:	4619      	mov	r1, r3
 8003b82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b86:	f003 f847 	bl	8006c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003b8a:	e083      	b.n	8003c94 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM2)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b94:	d11c      	bne.n	8003bd0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b96:	4b42      	ldr	r3, [pc, #264]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9a:	4a41      	ldr	r2, [pc, #260]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003b9c:	f043 0302 	orr.w	r3, r3, #2
 8003ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LED2_Pin;
 8003bae:	2308      	movs	r3, #8
 8003bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8003bc2:	f107 031c 	add.w	r3, r7, #28
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4836      	ldr	r0, [pc, #216]	@ (8003ca4 <HAL_TIM_MspPostInit+0x178>)
 8003bca:	f003 f825 	bl	8006c18 <HAL_GPIO_Init>
}
 8003bce:	e061      	b.n	8003c94 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM3)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a34      	ldr	r2, [pc, #208]	@ (8003ca8 <HAL_TIM_MspPostInit+0x17c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d139      	bne.n	8003c4e <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bda:	4b31      	ldr	r3, [pc, #196]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bde:	4a30      	ldr	r2, [pc, #192]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003be6:	4b2e      	ldr	r3, [pc, #184]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bf2:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bfe:	4b28      	ldr	r3, [pc, #160]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	60fb      	str	r3, [r7, #12]
 8003c08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED5_Pin;
 8003c0a:	2380      	movs	r3, #128	@ 0x80
 8003c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c16:	2300      	movs	r3, #0
 8003c18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LED5_GPIO_Port, &GPIO_InitStruct);
 8003c1e:	f107 031c 	add.w	r3, r7, #28
 8003c22:	4619      	mov	r1, r3
 8003c24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c28:	f002 fff6 	bl	8006c18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CAN_LED_Pin|LED1_Pin;
 8003c2c:	2311      	movs	r3, #17
 8003c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c30:	2302      	movs	r3, #2
 8003c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c34:	2300      	movs	r3, #0
 8003c36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c40:	f107 031c 	add.w	r3, r7, #28
 8003c44:	4619      	mov	r1, r3
 8003c46:	4817      	ldr	r0, [pc, #92]	@ (8003ca4 <HAL_TIM_MspPostInit+0x178>)
 8003c48:	f002 ffe6 	bl	8006c18 <HAL_GPIO_Init>
}
 8003c4c:	e022      	b.n	8003c94 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM8)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a16      	ldr	r2, [pc, #88]	@ (8003cac <HAL_TIM_MspPostInit+0x180>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d11d      	bne.n	8003c94 <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c58:	4b11      	ldr	r3, [pc, #68]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c5c:	4a10      	ldr	r2, [pc, #64]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003c5e:	f043 0301 	orr.w	r3, r3, #1
 8003c62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c64:	4b0e      	ldr	r3, [pc, #56]	@ (8003ca0 <HAL_TIM_MspPostInit+0x174>)
 8003c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LED3_Pin;
 8003c70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c76:	2302      	movs	r3, #2
 8003c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8003c82:	2302      	movs	r3, #2
 8003c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8003c86:	f107 031c 	add.w	r3, r7, #28
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c90:	f002 ffc2 	bl	8006c18 <HAL_GPIO_Init>
}
 8003c94:	bf00      	nop
 8003c96:	3730      	adds	r7, #48	@ 0x30
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40012c00 	.word	0x40012c00
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	48000400 	.word	0x48000400
 8003ca8:	40000400 	.word	0x40000400
 8003cac:	40013400 	.word	0x40013400

08003cb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003cb0:	480d      	ldr	r0, [pc, #52]	@ (8003ce8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003cb2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003cb4:	f7ff fcdc 	bl	8003670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003cb8:	480c      	ldr	r0, [pc, #48]	@ (8003cec <LoopForever+0x6>)
  ldr r1, =_edata
 8003cba:	490d      	ldr	r1, [pc, #52]	@ (8003cf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8003cf4 <LoopForever+0xe>)
  movs r3, #0
 8003cbe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003cc0:	e002      	b.n	8003cc8 <LoopCopyDataInit>

08003cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cc6:	3304      	adds	r3, #4

08003cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ccc:	d3f9      	bcc.n	8003cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cce:	4a0a      	ldr	r2, [pc, #40]	@ (8003cf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003cd0:	4c0a      	ldr	r4, [pc, #40]	@ (8003cfc <LoopForever+0x16>)
  movs r3, #0
 8003cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cd4:	e001      	b.n	8003cda <LoopFillZerobss>

08003cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cd8:	3204      	adds	r2, #4

08003cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cdc:	d3fb      	bcc.n	8003cd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003cde:	f00f fc35 	bl	801354c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ce2:	f7fe fb9f 	bl	8002424 <main>

08003ce6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ce6:	e7fe      	b.n	8003ce6 <LoopForever>
  ldr   r0, =_estack
 8003ce8:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8003cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cf0:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 8003cf4:	08024800 	.word	0x08024800
  ldr r2, =_sbss
 8003cf8:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 8003cfc:	200091f4 	.word	0x200091f4

08003d00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003d00:	e7fe      	b.n	8003d00 <ADC1_2_IRQHandler>

08003d02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b082      	sub	sp, #8
 8003d06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d0c:	2003      	movs	r0, #3
 8003d0e:	f001 fc16 	bl	800553e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d12:	200f      	movs	r0, #15
 8003d14:	f7ff fb52 	bl	80033bc <HAL_InitTick>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d002      	beq.n	8003d24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	71fb      	strb	r3, [r7, #7]
 8003d22:	e001      	b.n	8003d28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d24:	f7ff fb20 	bl	8003368 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d28:	79fb      	ldrb	r3, [r7, #7]

}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
	...

08003d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d38:	4b05      	ldr	r3, [pc, #20]	@ (8003d50 <HAL_IncTick+0x1c>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	4b05      	ldr	r3, [pc, #20]	@ (8003d54 <HAL_IncTick+0x20>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4413      	add	r3, r2
 8003d42:	4a03      	ldr	r2, [pc, #12]	@ (8003d50 <HAL_IncTick+0x1c>)
 8003d44:	6013      	str	r3, [r2, #0]
}
 8003d46:	bf00      	nop
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	20005cec 	.word	0x20005cec
 8003d54:	2000000c 	.word	0x2000000c

08003d58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d5c:	4b03      	ldr	r3, [pc, #12]	@ (8003d6c <HAL_GetTick+0x14>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	20005cec 	.word	0x20005cec

08003d70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d78:	f7ff ffee 	bl	8003d58 <HAL_GetTick>
 8003d7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d88:	d004      	beq.n	8003d94 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d8a:	4b09      	ldr	r3, [pc, #36]	@ (8003db0 <HAL_Delay+0x40>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	4413      	add	r3, r2
 8003d92:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d94:	bf00      	nop
 8003d96:	f7ff ffdf 	bl	8003d58 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d8f7      	bhi.n	8003d96 <HAL_Delay+0x26>
  {
  }
}
 8003da6:	bf00      	nop
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	2000000c 	.word	0x2000000c

08003db4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	609a      	str	r2, [r3, #8]
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
 8003de2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	609a      	str	r2, [r3, #8]
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
 8003e28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	3360      	adds	r3, #96	@ 0x60
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4413      	add	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4b08      	ldr	r3, [pc, #32]	@ (8003e60 <LL_ADC_SetOffset+0x44>)
 8003e3e:	4013      	ands	r3, r2
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003e54:	bf00      	nop
 8003e56:	371c      	adds	r7, #28
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	03fff000 	.word	0x03fff000

08003e64 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3360      	adds	r3, #96	@ 0x60
 8003e72:	461a      	mov	r2, r3
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3714      	adds	r7, #20
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3360      	adds	r3, #96	@ 0x60
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003eba:	bf00      	nop
 8003ebc:	371c      	adds	r7, #28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b087      	sub	sp, #28
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	60f8      	str	r0, [r7, #12]
 8003ece:	60b9      	str	r1, [r7, #8]
 8003ed0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	3360      	adds	r3, #96	@ 0x60
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	4413      	add	r3, r2
 8003ede:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003ef0:	bf00      	nop
 8003ef2:	371c      	adds	r7, #28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	3360      	adds	r3, #96	@ 0x60
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	4413      	add	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	431a      	orrs	r2, r3
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003f26:	bf00      	nop
 8003f28:	371c      	adds	r7, #28
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	615a      	str	r2, [r3, #20]
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d101      	bne.n	8003f70 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b087      	sub	sp, #28
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3330      	adds	r3, #48	@ 0x30
 8003f8e:	461a      	mov	r2, r3
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	0a1b      	lsrs	r3, r3, #8
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	4413      	add	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	211f      	movs	r1, #31
 8003faa:	fa01 f303 	lsl.w	r3, r1, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	401a      	ands	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	0e9b      	lsrs	r3, r3, #26
 8003fb6:	f003 011f 	and.w	r1, r3, #31
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	f003 031f 	and.w	r3, r3, #31
 8003fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003fca:	bf00      	nop
 8003fcc:	371c      	adds	r7, #28
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b087      	sub	sp, #28
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	60f8      	str	r0, [r7, #12]
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	3314      	adds	r3, #20
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	0e5b      	lsrs	r3, r3, #25
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	4413      	add	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	0d1b      	lsrs	r3, r3, #20
 8003ffe:	f003 031f 	and.w	r3, r3, #31
 8004002:	2107      	movs	r1, #7
 8004004:	fa01 f303 	lsl.w	r3, r1, r3
 8004008:	43db      	mvns	r3, r3
 800400a:	401a      	ands	r2, r3
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	0d1b      	lsrs	r3, r3, #20
 8004010:	f003 031f 	and.w	r3, r3, #31
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	fa01 f303 	lsl.w	r3, r1, r3
 800401a:	431a      	orrs	r2, r3
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004020:	bf00      	nop
 8004022:	371c      	adds	r7, #28
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004044:	43db      	mvns	r3, r3
 8004046:	401a      	ands	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f003 0318 	and.w	r3, r3, #24
 800404e:	4908      	ldr	r1, [pc, #32]	@ (8004070 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004050:	40d9      	lsrs	r1, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	400b      	ands	r3, r1
 8004056:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800405a:	431a      	orrs	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004062:	bf00      	nop
 8004064:	3714      	adds	r7, #20
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	0007ffff 	.word	0x0007ffff

08004074 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 031f 	and.w	r3, r3, #31
}
 8004084:	4618      	mov	r0, r3
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80040a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6093      	str	r3, [r2, #8]
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040c8:	d101      	bne.n	80040ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80040ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004118:	d101      	bne.n	800411e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800411a:	2301      	movs	r3, #1
 800411c:	e000      	b.n	8004120 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800413c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004140:	f043 0201 	orr.w	r2, r3, #1
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <LL_ADC_IsEnabled+0x18>
 8004168:	2301      	movs	r3, #1
 800416a:	e000      	b.n	800416e <LL_ADC_IsEnabled+0x1a>
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr

0800417a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800417a:	b480      	push	{r7}
 800417c:	b083      	sub	sp, #12
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800418a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800418e:	f043 0204 	orr.w	r2, r3, #4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b083      	sub	sp, #12
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d101      	bne.n	80041ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b08      	cmp	r3, #8
 80041da:	d101      	bne.n	80041e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80041dc:	2301      	movs	r3, #1
 80041de:	e000      	b.n	80041e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
	...

080041f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041f0:	b590      	push	{r4, r7, lr}
 80041f2:	b089      	sub	sp, #36	@ 0x24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e19b      	b.n	8004542 <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d109      	bne.n	800422c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7fc fe7b 	bl	8000f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff ff3f 	bl	80040b4 <LL_ADC_IsDeepPowerDownEnabled>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d004      	beq.n	8004246 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff ff25 	bl	8004090 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff ff5a 	bl	8004104 <LL_ADC_IsInternalRegulatorEnabled>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d115      	bne.n	8004282 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4618      	mov	r0, r3
 800425c:	f7ff ff3e 	bl	80040dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004260:	4b97      	ldr	r3, [pc, #604]	@ (80044c0 <HAL_ADC_Init+0x2d0>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	099b      	lsrs	r3, r3, #6
 8004266:	4a97      	ldr	r2, [pc, #604]	@ (80044c4 <HAL_ADC_Init+0x2d4>)
 8004268:	fba2 2303 	umull	r2, r3, r2, r3
 800426c:	099b      	lsrs	r3, r3, #6
 800426e:	3301      	adds	r3, #1
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004274:	e002      	b.n	800427c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	3b01      	subs	r3, #1
 800427a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f9      	bne.n	8004276 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff ff3c 	bl	8004104 <LL_ADC_IsInternalRegulatorEnabled>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10d      	bne.n	80042ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004296:	f043 0210 	orr.w	r2, r3, #16
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a2:	f043 0201 	orr.w	r2, r3, #1
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7ff ff75 	bl	80041a2 <LL_ADC_REG_IsConversionOngoing>
 80042b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042be:	f003 0310 	and.w	r3, r3, #16
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f040 8134 	bne.w	8004530 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f040 8130 	bne.w	8004530 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80042d8:	f043 0202 	orr.w	r2, r3, #2
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff ff35 	bl	8004154 <LL_ADC_IsEnabled>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d137      	bne.n	8004360 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042f8:	d004      	beq.n	8004304 <HAL_ADC_Init+0x114>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a72      	ldr	r2, [pc, #456]	@ (80044c8 <HAL_ADC_Init+0x2d8>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d10f      	bne.n	8004324 <HAL_ADC_Init+0x134>
 8004304:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004308:	f7ff ff24 	bl	8004154 <LL_ADC_IsEnabled>
 800430c:	4604      	mov	r4, r0
 800430e:	486e      	ldr	r0, [pc, #440]	@ (80044c8 <HAL_ADC_Init+0x2d8>)
 8004310:	f7ff ff20 	bl	8004154 <LL_ADC_IsEnabled>
 8004314:	4603      	mov	r3, r0
 8004316:	4323      	orrs	r3, r4
 8004318:	2b00      	cmp	r3, #0
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	e008      	b.n	8004336 <HAL_ADC_Init+0x146>
 8004324:	4869      	ldr	r0, [pc, #420]	@ (80044cc <HAL_ADC_Init+0x2dc>)
 8004326:	f7ff ff15 	bl	8004154 <LL_ADC_IsEnabled>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	bf0c      	ite	eq
 8004330:	2301      	moveq	r3, #1
 8004332:	2300      	movne	r3, #0
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d012      	beq.n	8004360 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004342:	d004      	beq.n	800434e <HAL_ADC_Init+0x15e>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a5f      	ldr	r2, [pc, #380]	@ (80044c8 <HAL_ADC_Init+0x2d8>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d101      	bne.n	8004352 <HAL_ADC_Init+0x162>
 800434e:	4a60      	ldr	r2, [pc, #384]	@ (80044d0 <HAL_ADC_Init+0x2e0>)
 8004350:	e000      	b.n	8004354 <HAL_ADC_Init+0x164>
 8004352:	4a60      	ldr	r2, [pc, #384]	@ (80044d4 <HAL_ADC_Init+0x2e4>)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	4619      	mov	r1, r3
 800435a:	4610      	mov	r0, r2
 800435c:	f7ff fd2a 	bl	8003db4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	7f5b      	ldrb	r3, [r3, #29]
 8004364:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800436a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004370:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004376:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800437e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004380:	4313      	orrs	r3, r2
 8004382:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800438a:	2b01      	cmp	r3, #1
 800438c:	d106      	bne.n	800439c <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004392:	3b01      	subs	r3, #1
 8004394:	045b      	lsls	r3, r3, #17
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4313      	orrs	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d009      	beq.n	80043b8 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	4b46      	ldr	r3, [pc, #280]	@ (80044d8 <HAL_ADC_Init+0x2e8>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6812      	ldr	r2, [r2, #0]
 80043c6:	69b9      	ldr	r1, [r7, #24]
 80043c8:	430b      	orrs	r3, r1
 80043ca:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7ff feee 	bl	80041c8 <LL_ADC_INJ_IsConversionOngoing>
 80043ec:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d17b      	bne.n	80044ec <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d178      	bne.n	80044ec <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80043fe:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004406:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004408:	4313      	orrs	r3, r2
 800440a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004416:	f023 0302 	bic.w	r3, r3, #2
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	6812      	ldr	r2, [r2, #0]
 800441e:	69b9      	ldr	r1, [r7, #24]
 8004420:	430b      	orrs	r3, r1
 8004422:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d017      	beq.n	800445c <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	691a      	ldr	r2, [r3, #16]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800443a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004444:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004448:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6911      	ldr	r1, [r2, #16]
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6812      	ldr	r2, [r2, #0]
 8004454:	430b      	orrs	r3, r1
 8004456:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800445a:	e013      	b.n	8004484 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	691a      	ldr	r2, [r3, #16]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800446a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6812      	ldr	r2, [r2, #0]
 8004478:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800447c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004480:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800448a:	2b01      	cmp	r3, #1
 800448c:	d126      	bne.n	80044dc <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004498:	f023 0304 	bic.w	r3, r3, #4
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80044a4:	4311      	orrs	r1, r2
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80044aa:	4311      	orrs	r1, r2
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80044b0:	430a      	orrs	r2, r1
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f042 0201 	orr.w	r2, r2, #1
 80044bc:	611a      	str	r2, [r3, #16]
 80044be:	e015      	b.n	80044ec <HAL_ADC_Init+0x2fc>
 80044c0:	20000004 	.word	0x20000004
 80044c4:	053e2d63 	.word	0x053e2d63
 80044c8:	50000100 	.word	0x50000100
 80044cc:	50000400 	.word	0x50000400
 80044d0:	50000300 	.word	0x50000300
 80044d4:	50000700 	.word	0x50000700
 80044d8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f022 0201 	bic.w	r2, r2, #1
 80044ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d10c      	bne.n	800450e <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fa:	f023 010f 	bic.w	r1, r3, #15
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	1e5a      	subs	r2, r3, #1
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
 800450c:	e007      	b.n	800451e <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 020f 	bic.w	r2, r2, #15
 800451c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004522:	f023 0303 	bic.w	r3, r3, #3
 8004526:	f043 0201 	orr.w	r2, r3, #1
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800452e:	e007      	b.n	8004540 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004534:	f043 0210 	orr.w	r2, r3, #16
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004540:	7ffb      	ldrb	r3, [r7, #31]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3724      	adds	r7, #36	@ 0x24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd90      	pop	{r4, r7, pc}
 800454a:	bf00      	nop

0800454c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004560:	d004      	beq.n	800456c <HAL_ADC_Start_DMA+0x20>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a57      	ldr	r2, [pc, #348]	@ (80046c4 <HAL_ADC_Start_DMA+0x178>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d101      	bne.n	8004570 <HAL_ADC_Start_DMA+0x24>
 800456c:	4b56      	ldr	r3, [pc, #344]	@ (80046c8 <HAL_ADC_Start_DMA+0x17c>)
 800456e:	e000      	b.n	8004572 <HAL_ADC_Start_DMA+0x26>
 8004570:	4b56      	ldr	r3, [pc, #344]	@ (80046cc <HAL_ADC_Start_DMA+0x180>)
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff fd7e 	bl	8004074 <LL_ADC_GetMultimode>
 8004578:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f7ff fe0f 	bl	80041a2 <LL_ADC_REG_IsConversionOngoing>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	f040 8094 	bne.w	80046b4 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004592:	2b01      	cmp	r3, #1
 8004594:	d101      	bne.n	800459a <HAL_ADC_Start_DMA+0x4e>
 8004596:	2302      	movs	r3, #2
 8004598:	e08f      	b.n	80046ba <HAL_ADC_Start_DMA+0x16e>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a4a      	ldr	r2, [pc, #296]	@ (80046d0 <HAL_ADC_Start_DMA+0x184>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d008      	beq.n	80045be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d005      	beq.n	80045be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	2b05      	cmp	r3, #5
 80045b6:	d002      	beq.n	80045be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	2b09      	cmp	r3, #9
 80045bc:	d173      	bne.n	80046a6 <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 fcd8 	bl	8004f74 <ADC_Enable>
 80045c4:	4603      	mov	r3, r0
 80045c6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80045c8:	7dfb      	ldrb	r3, [r7, #23]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d166      	bne.n	800469c <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80045d6:	f023 0301 	bic.w	r3, r3, #1
 80045da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a37      	ldr	r2, [pc, #220]	@ (80046c4 <HAL_ADC_Start_DMA+0x178>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d002      	beq.n	80045f2 <HAL_ADC_Start_DMA+0xa6>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	e001      	b.n	80045f6 <HAL_ADC_Start_DMA+0xaa>
 80045f2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d002      	beq.n	8004604 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d105      	bne.n	8004610 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004608:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004614:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d006      	beq.n	800462a <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004620:	f023 0206 	bic.w	r2, r3, #6
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	661a      	str	r2, [r3, #96]	@ 0x60
 8004628:	e002      	b.n	8004630 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004634:	4a27      	ldr	r2, [pc, #156]	@ (80046d4 <HAL_ADC_Start_DMA+0x188>)
 8004636:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800463c:	4a26      	ldr	r2, [pc, #152]	@ (80046d8 <HAL_ADC_Start_DMA+0x18c>)
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004644:	4a25      	ldr	r2, [pc, #148]	@ (80046dc <HAL_ADC_Start_DMA+0x190>)
 8004646:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	221c      	movs	r2, #28
 800464e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f042 0210 	orr.w	r2, r2, #16
 8004666:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68da      	ldr	r2, [r3, #12]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0201 	orr.w	r2, r2, #1
 8004676:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	3340      	adds	r3, #64	@ 0x40
 8004682:	4619      	mov	r1, r3
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f001 faaa 	bl	8005be0 <HAL_DMA_Start_IT>
 800468c:	4603      	mov	r3, r0
 800468e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff fd70 	bl	800417a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800469a:	e00d      	b.n	80046b8 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80046a4:	e008      	b.n	80046b8 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80046b2:	e001      	b.n	80046b8 <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046b4:	2302      	movs	r3, #2
 80046b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80046b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	50000100 	.word	0x50000100
 80046c8:	50000300 	.word	0x50000300
 80046cc:	50000700 	.word	0x50000700
 80046d0:	50000400 	.word	0x50000400
 80046d4:	080050a1 	.word	0x080050a1
 80046d8:	08005179 	.word	0x08005179
 80046dc:	08005195 	.word	0x08005195

080046e0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b0b6      	sub	sp, #216	@ 0xd8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004736:	2b01      	cmp	r3, #1
 8004738:	d102      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x24>
 800473a:	2302      	movs	r3, #2
 800473c:	f000 bc04 	b.w	8004f48 <HAL_ADC_ConfigChannel+0x82c>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4618      	mov	r0, r3
 800474e:	f7ff fd28 	bl	80041a2 <LL_ADC_REG_IsConversionOngoing>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	f040 83e8 	bne.w	8004f2a <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6818      	ldr	r0, [r3, #0]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	6859      	ldr	r1, [r3, #4]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	f7ff fc09 	bl	8003f7e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff fd16 	bl	80041a2 <LL_ADC_REG_IsConversionOngoing>
 8004776:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f7ff fd22 	bl	80041c8 <LL_ADC_INJ_IsConversionOngoing>
 8004784:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004788:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800478c:	2b00      	cmp	r3, #0
 800478e:	f040 81d9 	bne.w	8004b44 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004792:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004796:	2b00      	cmp	r3, #0
 8004798:	f040 81d4 	bne.w	8004b44 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047a4:	d10f      	bne.n	80047c6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2200      	movs	r2, #0
 80047b0:	4619      	mov	r1, r3
 80047b2:	f7ff fc10 	bl	8003fd6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff fbb7 	bl	8003f32 <LL_ADC_SetSamplingTimeCommonConfig>
 80047c4:	e00e      	b.n	80047e4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6818      	ldr	r0, [r3, #0]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	6819      	ldr	r1, [r3, #0]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	461a      	mov	r2, r3
 80047d4:	f7ff fbff 	bl	8003fd6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2100      	movs	r1, #0
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff fba7 	bl	8003f32 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	695a      	ldr	r2, [r3, #20]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	08db      	lsrs	r3, r3, #3
 80047f0:	f003 0303 	and.w	r3, r3, #3
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	fa02 f303 	lsl.w	r3, r2, r3
 80047fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	2b04      	cmp	r3, #4
 8004804:	d022      	beq.n	800484c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6818      	ldr	r0, [r3, #0]
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	6919      	ldr	r1, [r3, #16]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004816:	f7ff fb01 	bl	8003e1c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6919      	ldr	r1, [r3, #16]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	461a      	mov	r2, r3
 8004828:	f7ff fb4d 	bl	8003ec6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6818      	ldr	r0, [r3, #0]
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004838:	2b01      	cmp	r3, #1
 800483a:	d102      	bne.n	8004842 <HAL_ADC_ConfigChannel+0x126>
 800483c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004840:	e000      	b.n	8004844 <HAL_ADC_ConfigChannel+0x128>
 8004842:	2300      	movs	r3, #0
 8004844:	461a      	mov	r2, r3
 8004846:	f7ff fb59 	bl	8003efc <LL_ADC_SetOffsetSaturation>
 800484a:	e17b      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2100      	movs	r1, #0
 8004852:	4618      	mov	r0, r3
 8004854:	f7ff fb06 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004858:	4603      	mov	r3, r0
 800485a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10a      	bne.n	8004878 <HAL_ADC_ConfigChannel+0x15c>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2100      	movs	r1, #0
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff fafb 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 800486e:	4603      	mov	r3, r0
 8004870:	0e9b      	lsrs	r3, r3, #26
 8004872:	f003 021f 	and.w	r2, r3, #31
 8004876:	e01e      	b.n	80048b6 <HAL_ADC_ConfigChannel+0x19a>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2100      	movs	r1, #0
 800487e:	4618      	mov	r0, r3
 8004880:	f7ff faf0 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004884:	4603      	mov	r3, r0
 8004886:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800488e:	fa93 f3a3 	rbit	r3, r3
 8004892:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004896:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800489a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800489e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d101      	bne.n	80048aa <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80048a6:	2320      	movs	r3, #32
 80048a8:	e004      	b.n	80048b4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80048aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048ae:	fab3 f383 	clz	r3, r3
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d105      	bne.n	80048ce <HAL_ADC_ConfigChannel+0x1b2>
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	0e9b      	lsrs	r3, r3, #26
 80048c8:	f003 031f 	and.w	r3, r3, #31
 80048cc:	e018      	b.n	8004900 <HAL_ADC_ConfigChannel+0x1e4>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80048da:	fa93 f3a3 	rbit	r3, r3
 80048de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80048e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80048ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80048f2:	2320      	movs	r3, #32
 80048f4:	e004      	b.n	8004900 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80048f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80048fa:	fab3 f383 	clz	r3, r3
 80048fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004900:	429a      	cmp	r2, r3
 8004902:	d106      	bne.n	8004912 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2200      	movs	r2, #0
 800490a:	2100      	movs	r1, #0
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff fabf 	bl	8003e90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2101      	movs	r1, #1
 8004918:	4618      	mov	r0, r3
 800491a:	f7ff faa3 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 800491e:	4603      	mov	r3, r0
 8004920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10a      	bne.n	800493e <HAL_ADC_ConfigChannel+0x222>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2101      	movs	r1, #1
 800492e:	4618      	mov	r0, r3
 8004930:	f7ff fa98 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004934:	4603      	mov	r3, r0
 8004936:	0e9b      	lsrs	r3, r3, #26
 8004938:	f003 021f 	and.w	r2, r3, #31
 800493c:	e01e      	b.n	800497c <HAL_ADC_ConfigChannel+0x260>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2101      	movs	r1, #1
 8004944:	4618      	mov	r0, r3
 8004946:	f7ff fa8d 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 800494a:	4603      	mov	r3, r0
 800494c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004950:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004954:	fa93 f3a3 	rbit	r3, r3
 8004958:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800495c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004960:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004964:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800496c:	2320      	movs	r3, #32
 800496e:	e004      	b.n	800497a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004970:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004974:	fab3 f383 	clz	r3, r3
 8004978:	b2db      	uxtb	r3, r3
 800497a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004984:	2b00      	cmp	r3, #0
 8004986:	d105      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x278>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	0e9b      	lsrs	r3, r3, #26
 800498e:	f003 031f 	and.w	r3, r3, #31
 8004992:	e018      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x2aa>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800499c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049a0:	fa93 f3a3 	rbit	r3, r3
 80049a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80049a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80049ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80049b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d101      	bne.n	80049bc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80049b8:	2320      	movs	r3, #32
 80049ba:	e004      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80049bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049c0:	fab3 f383 	clz	r3, r3
 80049c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d106      	bne.n	80049d8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2200      	movs	r2, #0
 80049d0:	2101      	movs	r1, #1
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7ff fa5c 	bl	8003e90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2102      	movs	r1, #2
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff fa40 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 80049e4:	4603      	mov	r3, r0
 80049e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10a      	bne.n	8004a04 <HAL_ADC_ConfigChannel+0x2e8>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2102      	movs	r1, #2
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff fa35 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 80049fa:	4603      	mov	r3, r0
 80049fc:	0e9b      	lsrs	r3, r3, #26
 80049fe:	f003 021f 	and.w	r2, r3, #31
 8004a02:	e01e      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x326>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2102      	movs	r1, #2
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff fa2a 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004a10:	4603      	mov	r3, r0
 8004a12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a1a:	fa93 f3a3 	rbit	r3, r3
 8004a1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004a22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004a2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004a32:	2320      	movs	r3, #32
 8004a34:	e004      	b.n	8004a40 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004a36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a3a:	fab3 f383 	clz	r3, r3
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d105      	bne.n	8004a5a <HAL_ADC_ConfigChannel+0x33e>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	0e9b      	lsrs	r3, r3, #26
 8004a54:	f003 031f 	and.w	r3, r3, #31
 8004a58:	e016      	b.n	8004a88 <HAL_ADC_ConfigChannel+0x36c>
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a66:	fa93 f3a3 	rbit	r3, r3
 8004a6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004a6c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004a72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004a7a:	2320      	movs	r3, #32
 8004a7c:	e004      	b.n	8004a88 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004a7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a82:	fab3 f383 	clz	r3, r3
 8004a86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d106      	bne.n	8004a9a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2200      	movs	r2, #0
 8004a92:	2102      	movs	r1, #2
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff f9fb 	bl	8003e90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2103      	movs	r1, #3
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff f9df 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_ADC_ConfigChannel+0x3aa>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2103      	movs	r1, #3
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff f9d4 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004abc:	4603      	mov	r3, r0
 8004abe:	0e9b      	lsrs	r3, r3, #26
 8004ac0:	f003 021f 	and.w	r2, r3, #31
 8004ac4:	e017      	b.n	8004af6 <HAL_ADC_ConfigChannel+0x3da>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2103      	movs	r1, #3
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7ff f9c9 	bl	8003e64 <LL_ADC_GetOffsetChannel>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ad8:	fa93 f3a3 	rbit	r3, r3
 8004adc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004ade:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ae0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004ae2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004ae8:	2320      	movs	r3, #32
 8004aea:	e003      	b.n	8004af4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004aec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aee:	fab3 f383 	clz	r3, r3
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d105      	bne.n	8004b0e <HAL_ADC_ConfigChannel+0x3f2>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	0e9b      	lsrs	r3, r3, #26
 8004b08:	f003 031f 	and.w	r3, r3, #31
 8004b0c:	e011      	b.n	8004b32 <HAL_ADC_ConfigChannel+0x416>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b16:	fa93 f3a3 	rbit	r3, r3
 8004b1a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004b1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004b20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004b26:	2320      	movs	r3, #32
 8004b28:	e003      	b.n	8004b32 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b2c:	fab3 f383 	clz	r3, r3
 8004b30:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d106      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2103      	movs	r1, #3
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7ff f9a6 	bl	8003e90 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff fb03 	bl	8004154 <LL_ADC_IsEnabled>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f040 813d 	bne.w	8004dd0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6818      	ldr	r0, [r3, #0]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	6819      	ldr	r1, [r3, #0]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f7ff fa62 	bl	800402c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	4aa2      	ldr	r2, [pc, #648]	@ (8004df8 <HAL_ADC_ConfigChannel+0x6dc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	f040 812e 	bne.w	8004dd0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10b      	bne.n	8004b9c <HAL_ADC_ConfigChannel+0x480>
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	0e9b      	lsrs	r3, r3, #26
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	f003 031f 	and.w	r3, r3, #31
 8004b90:	2b09      	cmp	r3, #9
 8004b92:	bf94      	ite	ls
 8004b94:	2301      	movls	r3, #1
 8004b96:	2300      	movhi	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	e019      	b.n	8004bd0 <HAL_ADC_ConfigChannel+0x4b4>
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ba4:	fa93 f3a3 	rbit	r3, r3
 8004ba8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004baa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004bac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004bae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004bb4:	2320      	movs	r3, #32
 8004bb6:	e003      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004bb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bba:	fab3 f383 	clz	r3, r3
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	f003 031f 	and.w	r3, r3, #31
 8004bc6:	2b09      	cmp	r3, #9
 8004bc8:	bf94      	ite	ls
 8004bca:	2301      	movls	r3, #1
 8004bcc:	2300      	movhi	r3, #0
 8004bce:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d079      	beq.n	8004cc8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d107      	bne.n	8004bf0 <HAL_ADC_ConfigChannel+0x4d4>
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	0e9b      	lsrs	r3, r3, #26
 8004be6:	3301      	adds	r3, #1
 8004be8:	069b      	lsls	r3, r3, #26
 8004bea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004bee:	e015      	b.n	8004c1c <HAL_ADC_ConfigChannel+0x500>
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bf8:	fa93 f3a3 	rbit	r3, r3
 8004bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c00:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004c08:	2320      	movs	r3, #32
 8004c0a:	e003      	b.n	8004c14 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c0e:	fab3 f383 	clz	r3, r3
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	3301      	adds	r3, #1
 8004c16:	069b      	lsls	r3, r3, #26
 8004c18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d109      	bne.n	8004c3c <HAL_ADC_ConfigChannel+0x520>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	0e9b      	lsrs	r3, r3, #26
 8004c2e:	3301      	adds	r3, #1
 8004c30:	f003 031f 	and.w	r3, r3, #31
 8004c34:	2101      	movs	r1, #1
 8004c36:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3a:	e017      	b.n	8004c6c <HAL_ADC_ConfigChannel+0x550>
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c44:	fa93 f3a3 	rbit	r3, r3
 8004c48:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004c4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004c54:	2320      	movs	r3, #32
 8004c56:	e003      	b.n	8004c60 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c5a:	fab3 f383 	clz	r3, r3
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	3301      	adds	r3, #1
 8004c62:	f003 031f 	and.w	r3, r3, #31
 8004c66:	2101      	movs	r1, #1
 8004c68:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6c:	ea42 0103 	orr.w	r1, r2, r3
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10a      	bne.n	8004c92 <HAL_ADC_ConfigChannel+0x576>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	0e9b      	lsrs	r3, r3, #26
 8004c82:	3301      	adds	r3, #1
 8004c84:	f003 021f 	and.w	r2, r3, #31
 8004c88:	4613      	mov	r3, r2
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	4413      	add	r3, r2
 8004c8e:	051b      	lsls	r3, r3, #20
 8004c90:	e018      	b.n	8004cc4 <HAL_ADC_ConfigChannel+0x5a8>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9a:	fa93 f3a3 	rbit	r3, r3
 8004c9e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004caa:	2320      	movs	r3, #32
 8004cac:	e003      	b.n	8004cb6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cb0:	fab3 f383 	clz	r3, r3
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	f003 021f 	and.w	r2, r3, #31
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	4413      	add	r3, r2
 8004cc2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cc4:	430b      	orrs	r3, r1
 8004cc6:	e07e      	b.n	8004dc6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d107      	bne.n	8004ce4 <HAL_ADC_ConfigChannel+0x5c8>
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	0e9b      	lsrs	r3, r3, #26
 8004cda:	3301      	adds	r3, #1
 8004cdc:	069b      	lsls	r3, r3, #26
 8004cde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004ce2:	e015      	b.n	8004d10 <HAL_ADC_ConfigChannel+0x5f4>
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cec:	fa93 f3a3 	rbit	r3, r3
 8004cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004cfc:	2320      	movs	r3, #32
 8004cfe:	e003      	b.n	8004d08 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d02:	fab3 f383 	clz	r3, r3
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	3301      	adds	r3, #1
 8004d0a:	069b      	lsls	r3, r3, #26
 8004d0c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d109      	bne.n	8004d30 <HAL_ADC_ConfigChannel+0x614>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	0e9b      	lsrs	r3, r3, #26
 8004d22:	3301      	adds	r3, #1
 8004d24:	f003 031f 	and.w	r3, r3, #31
 8004d28:	2101      	movs	r1, #1
 8004d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2e:	e017      	b.n	8004d60 <HAL_ADC_ConfigChannel+0x644>
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	fa93 f3a3 	rbit	r3, r3
 8004d3c:	61fb      	str	r3, [r7, #28]
  return result;
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004d48:	2320      	movs	r3, #32
 8004d4a:	e003      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	fab3 f383 	clz	r3, r3
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	3301      	adds	r3, #1
 8004d56:	f003 031f 	and.w	r3, r3, #31
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d60:	ea42 0103 	orr.w	r1, r2, r3
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10d      	bne.n	8004d8c <HAL_ADC_ConfigChannel+0x670>
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	0e9b      	lsrs	r3, r3, #26
 8004d76:	3301      	adds	r3, #1
 8004d78:	f003 021f 	and.w	r2, r3, #31
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4413      	add	r3, r2
 8004d82:	3b1e      	subs	r3, #30
 8004d84:	051b      	lsls	r3, r3, #20
 8004d86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d8a:	e01b      	b.n	8004dc4 <HAL_ADC_ConfigChannel+0x6a8>
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	fa93 f3a3 	rbit	r3, r3
 8004d98:	613b      	str	r3, [r7, #16]
  return result;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004da4:	2320      	movs	r3, #32
 8004da6:	e003      	b.n	8004db0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	fab3 f383 	clz	r3, r3
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	3301      	adds	r3, #1
 8004db2:	f003 021f 	and.w	r2, r3, #31
 8004db6:	4613      	mov	r3, r2
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4413      	add	r3, r2
 8004dbc:	3b1e      	subs	r3, #30
 8004dbe:	051b      	lsls	r3, r3, #20
 8004dc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dc4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004dc6:	683a      	ldr	r2, [r7, #0]
 8004dc8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dca:	4619      	mov	r1, r3
 8004dcc:	f7ff f903 	bl	8003fd6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	4b09      	ldr	r3, [pc, #36]	@ (8004dfc <HAL_ADC_ConfigChannel+0x6e0>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 80af 	beq.w	8004f3c <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004de6:	d004      	beq.n	8004df2 <HAL_ADC_ConfigChannel+0x6d6>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a04      	ldr	r2, [pc, #16]	@ (8004e00 <HAL_ADC_ConfigChannel+0x6e4>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d10a      	bne.n	8004e08 <HAL_ADC_ConfigChannel+0x6ec>
 8004df2:	4b04      	ldr	r3, [pc, #16]	@ (8004e04 <HAL_ADC_ConfigChannel+0x6e8>)
 8004df4:	e009      	b.n	8004e0a <HAL_ADC_ConfigChannel+0x6ee>
 8004df6:	bf00      	nop
 8004df8:	407f0000 	.word	0x407f0000
 8004dfc:	80080000 	.word	0x80080000
 8004e00:	50000100 	.word	0x50000100
 8004e04:	50000300 	.word	0x50000300
 8004e08:	4b51      	ldr	r3, [pc, #324]	@ (8004f50 <HAL_ADC_ConfigChannel+0x834>)
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fe fff8 	bl	8003e00 <LL_ADC_GetCommonPathInternalCh>
 8004e10:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a4e      	ldr	r2, [pc, #312]	@ (8004f54 <HAL_ADC_ConfigChannel+0x838>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d004      	beq.n	8004e28 <HAL_ADC_ConfigChannel+0x70c>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a4d      	ldr	r2, [pc, #308]	@ (8004f58 <HAL_ADC_ConfigChannel+0x83c>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d134      	bne.n	8004e92 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d12e      	bne.n	8004e92 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e3c:	d17e      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e46:	d004      	beq.n	8004e52 <HAL_ADC_ConfigChannel+0x736>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a43      	ldr	r2, [pc, #268]	@ (8004f5c <HAL_ADC_ConfigChannel+0x840>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d101      	bne.n	8004e56 <HAL_ADC_ConfigChannel+0x73a>
 8004e52:	4a43      	ldr	r2, [pc, #268]	@ (8004f60 <HAL_ADC_ConfigChannel+0x844>)
 8004e54:	e000      	b.n	8004e58 <HAL_ADC_ConfigChannel+0x73c>
 8004e56:	4a3e      	ldr	r2, [pc, #248]	@ (8004f50 <HAL_ADC_ConfigChannel+0x834>)
 8004e58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e60:	4619      	mov	r1, r3
 8004e62:	4610      	mov	r0, r2
 8004e64:	f7fe ffb9 	bl	8003dda <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e68:	4b3e      	ldr	r3, [pc, #248]	@ (8004f64 <HAL_ADC_ConfigChannel+0x848>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	099b      	lsrs	r3, r3, #6
 8004e6e:	4a3e      	ldr	r2, [pc, #248]	@ (8004f68 <HAL_ADC_ConfigChannel+0x84c>)
 8004e70:	fba2 2303 	umull	r2, r3, r2, r3
 8004e74:	099b      	lsrs	r3, r3, #6
 8004e76:	1c5a      	adds	r2, r3, #1
 8004e78:	4613      	mov	r3, r2
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	4413      	add	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e82:	e002      	b.n	8004e8a <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1f9      	bne.n	8004e84 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e90:	e054      	b.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a35      	ldr	r2, [pc, #212]	@ (8004f6c <HAL_ADC_ConfigChannel+0x850>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d120      	bne.n	8004ede <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ea0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d11a      	bne.n	8004ede <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004eb0:	d144      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004eba:	d004      	beq.n	8004ec6 <HAL_ADC_ConfigChannel+0x7aa>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a26      	ldr	r2, [pc, #152]	@ (8004f5c <HAL_ADC_ConfigChannel+0x840>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d101      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x7ae>
 8004ec6:	4a26      	ldr	r2, [pc, #152]	@ (8004f60 <HAL_ADC_ConfigChannel+0x844>)
 8004ec8:	e000      	b.n	8004ecc <HAL_ADC_ConfigChannel+0x7b0>
 8004eca:	4a21      	ldr	r2, [pc, #132]	@ (8004f50 <HAL_ADC_ConfigChannel+0x834>)
 8004ecc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ed0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4610      	mov	r0, r2
 8004ed8:	f7fe ff7f 	bl	8003dda <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004edc:	e02e      	b.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a23      	ldr	r2, [pc, #140]	@ (8004f70 <HAL_ADC_ConfigChannel+0x854>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d129      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ee8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004eec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d123      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a18      	ldr	r2, [pc, #96]	@ (8004f5c <HAL_ADC_ConfigChannel+0x840>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d01e      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f06:	d004      	beq.n	8004f12 <HAL_ADC_ConfigChannel+0x7f6>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a13      	ldr	r2, [pc, #76]	@ (8004f5c <HAL_ADC_ConfigChannel+0x840>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d101      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x7fa>
 8004f12:	4a13      	ldr	r2, [pc, #76]	@ (8004f60 <HAL_ADC_ConfigChannel+0x844>)
 8004f14:	e000      	b.n	8004f18 <HAL_ADC_ConfigChannel+0x7fc>
 8004f16:	4a0e      	ldr	r2, [pc, #56]	@ (8004f50 <HAL_ADC_ConfigChannel+0x834>)
 8004f18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f20:	4619      	mov	r1, r3
 8004f22:	4610      	mov	r0, r2
 8004f24:	f7fe ff59 	bl	8003dda <LL_ADC_SetCommonPathInternalCh>
 8004f28:	e008      	b.n	8004f3c <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f2e:	f043 0220 	orr.w	r2, r3, #32
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004f44:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	37d8      	adds	r7, #216	@ 0xd8
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	50000700 	.word	0x50000700
 8004f54:	c3210000 	.word	0xc3210000
 8004f58:	90c00010 	.word	0x90c00010
 8004f5c:	50000100 	.word	0x50000100
 8004f60:	50000300 	.word	0x50000300
 8004f64:	20000004 	.word	0x20000004
 8004f68:	053e2d63 	.word	0x053e2d63
 8004f6c:	c7520000 	.word	0xc7520000
 8004f70:	cb840000 	.word	0xcb840000

08004f74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff f8e5 	bl	8004154 <LL_ADC_IsEnabled>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d176      	bne.n	800507e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	4b3c      	ldr	r3, [pc, #240]	@ (8005088 <ADC_Enable+0x114>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00d      	beq.n	8004fba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fa2:	f043 0210 	orr.w	r2, r3, #16
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fae:	f043 0201 	orr.w	r2, r3, #1
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e062      	b.n	8005080 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7ff f8b4 	bl	800412c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fcc:	d004      	beq.n	8004fd8 <ADC_Enable+0x64>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a2e      	ldr	r2, [pc, #184]	@ (800508c <ADC_Enable+0x118>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d101      	bne.n	8004fdc <ADC_Enable+0x68>
 8004fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8005090 <ADC_Enable+0x11c>)
 8004fda:	e000      	b.n	8004fde <ADC_Enable+0x6a>
 8004fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8005094 <ADC_Enable+0x120>)
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fe ff0e 	bl	8003e00 <LL_ADC_GetCommonPathInternalCh>
 8004fe4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004fe6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d013      	beq.n	8005016 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fee:	4b2a      	ldr	r3, [pc, #168]	@ (8005098 <ADC_Enable+0x124>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	099b      	lsrs	r3, r3, #6
 8004ff4:	4a29      	ldr	r2, [pc, #164]	@ (800509c <ADC_Enable+0x128>)
 8004ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffa:	099b      	lsrs	r3, r3, #6
 8004ffc:	1c5a      	adds	r2, r3, #1
 8004ffe:	4613      	mov	r3, r2
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	4413      	add	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005008:	e002      	b.n	8005010 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	3b01      	subs	r3, #1
 800500e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1f9      	bne.n	800500a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005016:	f7fe fe9f 	bl	8003d58 <HAL_GetTick>
 800501a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800501c:	e028      	b.n	8005070 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4618      	mov	r0, r3
 8005024:	f7ff f896 	bl	8004154 <LL_ADC_IsEnabled>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d104      	bne.n	8005038 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f7ff f87a 	bl	800412c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005038:	f7fe fe8e 	bl	8003d58 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d914      	bls.n	8005070 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b01      	cmp	r3, #1
 8005052:	d00d      	beq.n	8005070 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005058:	f043 0210 	orr.w	r2, r3, #16
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005064:	f043 0201 	orr.w	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e007      	b.n	8005080 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b01      	cmp	r3, #1
 800507c:	d1cf      	bne.n	800501e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	8000003f 	.word	0x8000003f
 800508c:	50000100 	.word	0x50000100
 8005090:	50000300 	.word	0x50000300
 8005094:	50000700 	.word	0x50000700
 8005098:	20000004 	.word	0x20000004
 800509c:	053e2d63 	.word	0x053e2d63

080050a0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d14b      	bne.n	8005152 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050be:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0308 	and.w	r3, r3, #8
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d021      	beq.n	8005118 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fe ff3d 	bl	8003f58 <LL_ADC_REG_IsTriggerSourceSWStart>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d032      	beq.n	800514a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d12b      	bne.n	800514a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005102:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d11f      	bne.n	800514a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800510e:	f043 0201 	orr.w	r2, r3, #1
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005116:	e018      	b.n	800514a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d111      	bne.n	800514a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800512a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005136:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d105      	bne.n	800514a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005142:	f043 0201 	orr.w	r2, r3, #1
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f7ff fac8 	bl	80046e0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005150:	e00e      	b.n	8005170 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005156:	f003 0310 	and.w	r3, r3, #16
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f7ff fad2 	bl	8004708 <HAL_ADC_ErrorCallback>
}
 8005164:	e004      	b.n	8005170 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800516a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	4798      	blx	r3
}
 8005170:	bf00      	nop
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005184:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f7ff fab4 	bl	80046f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800518c:	bf00      	nop
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051b2:	f043 0204 	orr.w	r2, r3, #4
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f7ff faa4 	bl	8004708 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80051c0:	bf00      	nop
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <LL_ADC_IsEnabled>:
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d101      	bne.n	80051e0 <LL_ADC_IsEnabled+0x18>
 80051dc:	2301      	movs	r3, #1
 80051de:	e000      	b.n	80051e2 <LL_ADC_IsEnabled+0x1a>
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <LL_ADC_REG_IsConversionOngoing>:
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 0304 	and.w	r3, r3, #4
 80051fe:	2b04      	cmp	r3, #4
 8005200:	d101      	bne.n	8005206 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005202:	2301      	movs	r3, #1
 8005204:	e000      	b.n	8005208 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005214:	b590      	push	{r4, r7, lr}
 8005216:	b0a1      	sub	sp, #132	@ 0x84
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800521e:	2300      	movs	r3, #0
 8005220:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800522a:	2b01      	cmp	r3, #1
 800522c:	d101      	bne.n	8005232 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800522e:	2302      	movs	r3, #2
 8005230:	e0cb      	b.n	80053ca <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800523a:	2300      	movs	r3, #0
 800523c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800523e:	2300      	movs	r3, #0
 8005240:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800524a:	d102      	bne.n	8005252 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800524c:	4b61      	ldr	r3, [pc, #388]	@ (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800524e:	60bb      	str	r3, [r7, #8]
 8005250:	e001      	b.n	8005256 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005252:	2300      	movs	r3, #0
 8005254:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10b      	bne.n	8005274 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005260:	f043 0220 	orr.w	r2, r3, #32
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e0aa      	b.n	80053ca <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	4618      	mov	r0, r3
 8005278:	f7ff ffb9 	bl	80051ee <LL_ADC_REG_IsConversionOngoing>
 800527c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4618      	mov	r0, r3
 8005284:	f7ff ffb3 	bl	80051ee <LL_ADC_REG_IsConversionOngoing>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	f040 808c 	bne.w	80053a8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005290:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005292:	2b00      	cmp	r3, #0
 8005294:	f040 8088 	bne.w	80053a8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052a0:	d004      	beq.n	80052ac <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a4b      	ldr	r2, [pc, #300]	@ (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d101      	bne.n	80052b0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 80052ac:	4b4a      	ldr	r3, [pc, #296]	@ (80053d8 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 80052ae:	e000      	b.n	80052b2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80052b0:	4b4a      	ldr	r3, [pc, #296]	@ (80053dc <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80052b2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d041      	beq.n	8005340 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80052bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	6859      	ldr	r1, [r3, #4]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80052ce:	035b      	lsls	r3, r3, #13
 80052d0:	430b      	orrs	r3, r1
 80052d2:	431a      	orrs	r2, r3
 80052d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052d6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052e0:	d004      	beq.n	80052ec <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a3b      	ldr	r2, [pc, #236]	@ (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d10f      	bne.n	800530c <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 80052ec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80052f0:	f7ff ff6a 	bl	80051c8 <LL_ADC_IsEnabled>
 80052f4:	4604      	mov	r4, r0
 80052f6:	4837      	ldr	r0, [pc, #220]	@ (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80052f8:	f7ff ff66 	bl	80051c8 <LL_ADC_IsEnabled>
 80052fc:	4603      	mov	r3, r0
 80052fe:	4323      	orrs	r3, r4
 8005300:	2b00      	cmp	r3, #0
 8005302:	bf0c      	ite	eq
 8005304:	2301      	moveq	r3, #1
 8005306:	2300      	movne	r3, #0
 8005308:	b2db      	uxtb	r3, r3
 800530a:	e008      	b.n	800531e <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 800530c:	4834      	ldr	r0, [pc, #208]	@ (80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800530e:	f7ff ff5b 	bl	80051c8 <LL_ADC_IsEnabled>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	bf0c      	ite	eq
 8005318:	2301      	moveq	r3, #1
 800531a:	2300      	movne	r3, #0
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d04c      	beq.n	80053bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800532a:	f023 030f 	bic.w	r3, r3, #15
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	6811      	ldr	r1, [r2, #0]
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	6892      	ldr	r2, [r2, #8]
 8005336:	430a      	orrs	r2, r1
 8005338:	431a      	orrs	r2, r3
 800533a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800533c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800533e:	e03d      	b.n	80053bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005340:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005348:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800534a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005354:	d004      	beq.n	8005360 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a1e      	ldr	r2, [pc, #120]	@ (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d10f      	bne.n	8005380 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8005360:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005364:	f7ff ff30 	bl	80051c8 <LL_ADC_IsEnabled>
 8005368:	4604      	mov	r4, r0
 800536a:	481a      	ldr	r0, [pc, #104]	@ (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800536c:	f7ff ff2c 	bl	80051c8 <LL_ADC_IsEnabled>
 8005370:	4603      	mov	r3, r0
 8005372:	4323      	orrs	r3, r4
 8005374:	2b00      	cmp	r3, #0
 8005376:	bf0c      	ite	eq
 8005378:	2301      	moveq	r3, #1
 800537a:	2300      	movne	r3, #0
 800537c:	b2db      	uxtb	r3, r3
 800537e:	e008      	b.n	8005392 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8005380:	4817      	ldr	r0, [pc, #92]	@ (80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005382:	f7ff ff21 	bl	80051c8 <LL_ADC_IsEnabled>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	bf0c      	ite	eq
 800538c:	2301      	moveq	r3, #1
 800538e:	2300      	movne	r3, #0
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d012      	beq.n	80053bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800539e:	f023 030f 	bic.w	r3, r3, #15
 80053a2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80053a4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053a6:	e009      	b.n	80053bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ac:	f043 0220 	orr.w	r2, r3, #32
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80053ba:	e000      	b.n	80053be <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80053c6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3784      	adds	r7, #132	@ 0x84
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd90      	pop	{r4, r7, pc}
 80053d2:	bf00      	nop
 80053d4:	50000100 	.word	0x50000100
 80053d8:	50000300 	.word	0x50000300
 80053dc:	50000700 	.word	0x50000700
 80053e0:	50000400 	.word	0x50000400

080053e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f003 0307 	and.w	r3, r3, #7
 80053f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005428 <__NVIC_SetPriorityGrouping+0x44>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005400:	4013      	ands	r3, r2
 8005402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800540c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005414:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005416:	4a04      	ldr	r2, [pc, #16]	@ (8005428 <__NVIC_SetPriorityGrouping+0x44>)
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	60d3      	str	r3, [r2, #12]
}
 800541c:	bf00      	nop
 800541e:	3714      	adds	r7, #20
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr
 8005428:	e000ed00 	.word	0xe000ed00

0800542c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005430:	4b04      	ldr	r3, [pc, #16]	@ (8005444 <__NVIC_GetPriorityGrouping+0x18>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	0a1b      	lsrs	r3, r3, #8
 8005436:	f003 0307 	and.w	r3, r3, #7
}
 800543a:	4618      	mov	r0, r3
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr
 8005444:	e000ed00 	.word	0xe000ed00

08005448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005456:	2b00      	cmp	r3, #0
 8005458:	db0b      	blt.n	8005472 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800545a:	79fb      	ldrb	r3, [r7, #7]
 800545c:	f003 021f 	and.w	r2, r3, #31
 8005460:	4907      	ldr	r1, [pc, #28]	@ (8005480 <__NVIC_EnableIRQ+0x38>)
 8005462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005466:	095b      	lsrs	r3, r3, #5
 8005468:	2001      	movs	r0, #1
 800546a:	fa00 f202 	lsl.w	r2, r0, r2
 800546e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005472:	bf00      	nop
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	e000e100 	.word	0xe000e100

08005484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	4603      	mov	r3, r0
 800548c:	6039      	str	r1, [r7, #0]
 800548e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005494:	2b00      	cmp	r3, #0
 8005496:	db0a      	blt.n	80054ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	b2da      	uxtb	r2, r3
 800549c:	490c      	ldr	r1, [pc, #48]	@ (80054d0 <__NVIC_SetPriority+0x4c>)
 800549e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054a2:	0112      	lsls	r2, r2, #4
 80054a4:	b2d2      	uxtb	r2, r2
 80054a6:	440b      	add	r3, r1
 80054a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054ac:	e00a      	b.n	80054c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	4908      	ldr	r1, [pc, #32]	@ (80054d4 <__NVIC_SetPriority+0x50>)
 80054b4:	79fb      	ldrb	r3, [r7, #7]
 80054b6:	f003 030f 	and.w	r3, r3, #15
 80054ba:	3b04      	subs	r3, #4
 80054bc:	0112      	lsls	r2, r2, #4
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	440b      	add	r3, r1
 80054c2:	761a      	strb	r2, [r3, #24]
}
 80054c4:	bf00      	nop
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	e000e100 	.word	0xe000e100
 80054d4:	e000ed00 	.word	0xe000ed00

080054d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054d8:	b480      	push	{r7}
 80054da:	b089      	sub	sp, #36	@ 0x24
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f003 0307 	and.w	r3, r3, #7
 80054ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f1c3 0307 	rsb	r3, r3, #7
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	bf28      	it	cs
 80054f6:	2304      	movcs	r3, #4
 80054f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	3304      	adds	r3, #4
 80054fe:	2b06      	cmp	r3, #6
 8005500:	d902      	bls.n	8005508 <NVIC_EncodePriority+0x30>
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	3b03      	subs	r3, #3
 8005506:	e000      	b.n	800550a <NVIC_EncodePriority+0x32>
 8005508:	2300      	movs	r3, #0
 800550a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800550c:	f04f 32ff 	mov.w	r2, #4294967295
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	fa02 f303 	lsl.w	r3, r2, r3
 8005516:	43da      	mvns	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	401a      	ands	r2, r3
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005520:	f04f 31ff 	mov.w	r1, #4294967295
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	fa01 f303 	lsl.w	r3, r1, r3
 800552a:	43d9      	mvns	r1, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005530:	4313      	orrs	r3, r2
         );
}
 8005532:	4618      	mov	r0, r3
 8005534:	3724      	adds	r7, #36	@ 0x24
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b082      	sub	sp, #8
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f7ff ff4c 	bl	80053e4 <__NVIC_SetPriorityGrouping>
}
 800554c:	bf00      	nop
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	4603      	mov	r3, r0
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
 8005560:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005562:	f7ff ff63 	bl	800542c <__NVIC_GetPriorityGrouping>
 8005566:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	68b9      	ldr	r1, [r7, #8]
 800556c:	6978      	ldr	r0, [r7, #20]
 800556e:	f7ff ffb3 	bl	80054d8 <NVIC_EncodePriority>
 8005572:	4602      	mov	r2, r0
 8005574:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005578:	4611      	mov	r1, r2
 800557a:	4618      	mov	r0, r3
 800557c:	f7ff ff82 	bl	8005484 <__NVIC_SetPriority>
}
 8005580:	bf00      	nop
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b082      	sub	sp, #8
 800558c:	af00      	add	r7, sp, #0
 800558e:	4603      	mov	r3, r0
 8005590:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff ff56 	bl	8005448 <__NVIC_EnableIRQ>
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d101      	bne.n	80055b6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e014      	b.n	80055e0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	791b      	ldrb	r3, [r3, #4]
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d105      	bne.n	80055cc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7fc fc86 	bl	8001ed8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2202      	movs	r2, #2
 80055d0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3708      	adds	r7, #8
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e056      	b.n	80056aa <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	795b      	ldrb	r3, [r3, #5]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d101      	bne.n	8005608 <HAL_DAC_Start+0x20>
 8005604:	2302      	movs	r3, #2
 8005606:	e050      	b.n	80056aa <HAL_DAC_Start+0xc2>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2202      	movs	r2, #2
 8005612:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6819      	ldr	r1, [r3, #0]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	f003 0310 	and.w	r3, r3, #16
 8005620:	2201      	movs	r2, #1
 8005622:	409a      	lsls	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800562c:	4b22      	ldr	r3, [pc, #136]	@ (80056b8 <HAL_DAC_Start+0xd0>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	099b      	lsrs	r3, r3, #6
 8005632:	4a22      	ldr	r2, [pc, #136]	@ (80056bc <HAL_DAC_Start+0xd4>)
 8005634:	fba2 2303 	umull	r2, r3, r2, r3
 8005638:	099b      	lsrs	r3, r3, #6
 800563a:	3301      	adds	r3, #1
 800563c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800563e:	e002      	b.n	8005646 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	3b01      	subs	r3, #1
 8005644:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f9      	bne.n	8005640 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10f      	bne.n	8005672 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800565c:	2b02      	cmp	r3, #2
 800565e:	d11d      	bne.n	800569c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0201 	orr.w	r2, r2, #1
 800566e:	605a      	str	r2, [r3, #4]
 8005670:	e014      	b.n	800569c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	f003 0310 	and.w	r3, r3, #16
 8005682:	2102      	movs	r1, #2
 8005684:	fa01 f303 	lsl.w	r3, r1, r3
 8005688:	429a      	cmp	r2, r3
 800568a:	d107      	bne.n	800569c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 0202 	orr.w	r2, r2, #2
 800569a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3714      	adds	r7, #20
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20000004 	.word	0x20000004
 80056bc:	053e2d63 	.word	0x053e2d63

080056c0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
 80056cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80056ce:	2300      	movs	r3, #0
 80056d0:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e018      	b.n	800570e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d105      	bne.n	80056fa <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4413      	add	r3, r2
 80056f4:	3308      	adds	r3, #8
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	e004      	b.n	8005704 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4413      	add	r3, r2
 8005700:	3314      	adds	r3, #20
 8005702:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	461a      	mov	r2, r3
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	371c      	adds	r7, #28
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
	...

0800571c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08a      	sub	sp, #40	@ 0x28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005728:	2300      	movs	r3, #0
 800572a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <HAL_DAC_ConfigChannel+0x1c>
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e1a1      	b.n	8005a80 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	795b      	ldrb	r3, [r3, #5]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d101      	bne.n	800574e <HAL_DAC_ConfigChannel+0x32>
 800574a:	2302      	movs	r3, #2
 800574c:	e198      	b.n	8005a80 <HAL_DAC_ConfigChannel+0x364>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2201      	movs	r2, #1
 8005752:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2202      	movs	r2, #2
 8005758:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	2b04      	cmp	r3, #4
 8005760:	d17a      	bne.n	8005858 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005762:	f7fe faf9 	bl	8003d58 <HAL_GetTick>
 8005766:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d13d      	bne.n	80057ea <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800576e:	e018      	b.n	80057a2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005770:	f7fe faf2 	bl	8003d58 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b01      	cmp	r3, #1
 800577c:	d911      	bls.n	80057a2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005784:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	f043 0208 	orr.w	r2, r3, #8
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2203      	movs	r2, #3
 800579c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e16e      	b.n	8005a80 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1df      	bne.n	8005770 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80057ba:	e020      	b.n	80057fe <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80057bc:	f7fe facc 	bl	8003d58 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d90f      	bls.n	80057ea <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	da0a      	bge.n	80057ea <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	f043 0208 	orr.w	r2, r3, #8
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2203      	movs	r2, #3
 80057e4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e14a      	b.n	8005a80 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	dbe3      	blt.n	80057bc <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f003 0310 	and.w	r3, r3, #16
 800580a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800580e:	fa01 f303 	lsl.w	r3, r1, r3
 8005812:	43db      	mvns	r3, r3
 8005814:	ea02 0103 	and.w	r1, r2, r3
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f003 0310 	and.w	r3, r3, #16
 8005822:	409a      	lsls	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	21ff      	movs	r1, #255	@ 0xff
 800583a:	fa01 f303 	lsl.w	r3, r1, r3
 800583e:	43db      	mvns	r3, r3
 8005840:	ea02 0103 	and.w	r1, r2, r3
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f003 0310 	and.w	r3, r3, #16
 800584e:	409a      	lsls	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d11d      	bne.n	800589c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f003 0310 	and.w	r3, r3, #16
 800586e:	221f      	movs	r2, #31
 8005870:	fa02 f303 	lsl.w	r3, r2, r3
 8005874:	43db      	mvns	r3, r3
 8005876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005878:	4013      	ands	r3, r2
 800587a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f003 0310 	and.w	r3, r3, #16
 8005888:	697a      	ldr	r2, [r7, #20]
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005890:	4313      	orrs	r3, r2
 8005892:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800589a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f003 0310 	and.w	r3, r3, #16
 80058aa:	2207      	movs	r2, #7
 80058ac:	fa02 f303 	lsl.w	r3, r2, r3
 80058b0:	43db      	mvns	r3, r3
 80058b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b4:	4013      	ands	r3, r2
 80058b6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d102      	bne.n	80058c6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80058c0:	2300      	movs	r3, #0
 80058c2:	623b      	str	r3, [r7, #32]
 80058c4:	e00f      	b.n	80058e6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d102      	bne.n	80058d4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80058ce:	2301      	movs	r3, #1
 80058d0:	623b      	str	r3, [r7, #32]
 80058d2:	e008      	b.n	80058e6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d102      	bne.n	80058e2 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80058dc:	2301      	movs	r3, #1
 80058de:	623b      	str	r3, [r7, #32]
 80058e0:	e001      	b.n	80058e6 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80058e2:	2300      	movs	r3, #0
 80058e4:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	6a3a      	ldr	r2, [r7, #32]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f003 0310 	and.w	r3, r3, #16
 80058fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	43db      	mvns	r3, r3
 8005906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005908:	4013      	ands	r3, r2
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	791b      	ldrb	r3, [r3, #4]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d102      	bne.n	800591a <HAL_DAC_ConfigChannel+0x1fe>
 8005914:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005918:	e000      	b.n	800591c <HAL_DAC_ConfigChannel+0x200>
 800591a:	2300      	movs	r3, #0
 800591c:	697a      	ldr	r2, [r7, #20]
 800591e:	4313      	orrs	r3, r2
 8005920:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f003 0310 	and.w	r3, r3, #16
 8005928:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005934:	4013      	ands	r3, r2
 8005936:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	795b      	ldrb	r3, [r3, #5]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d102      	bne.n	8005946 <HAL_DAC_ConfigChannel+0x22a>
 8005940:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005944:	e000      	b.n	8005948 <HAL_DAC_ConfigChannel+0x22c>
 8005946:	2300      	movs	r3, #0
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	4313      	orrs	r3, r2
 800594c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d114      	bne.n	8005988 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800595e:	f004 fa27 	bl	8009db0 <HAL_RCC_GetHCLKFreq>
 8005962:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	4a48      	ldr	r2, [pc, #288]	@ (8005a88 <HAL_DAC_ConfigChannel+0x36c>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d904      	bls.n	8005976 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005972:	627b      	str	r3, [r7, #36]	@ 0x24
 8005974:	e00f      	b.n	8005996 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	4a44      	ldr	r2, [pc, #272]	@ (8005a8c <HAL_DAC_ConfigChannel+0x370>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d90a      	bls.n	8005994 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005984:	627b      	str	r3, [r7, #36]	@ 0x24
 8005986:	e006      	b.n	8005996 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800598e:	4313      	orrs	r3, r2
 8005990:	627b      	str	r3, [r7, #36]	@ 0x24
 8005992:	e000      	b.n	8005996 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005994:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f003 0310 	and.w	r3, r3, #16
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	fa02 f303 	lsl.w	r3, r2, r3
 80059a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059a4:	4313      	orrs	r3, r2
 80059a6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6819      	ldr	r1, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f003 0310 	and.w	r3, r3, #16
 80059bc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43da      	mvns	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	400a      	ands	r2, r1
 80059cc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f003 0310 	and.w	r3, r3, #16
 80059dc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80059e0:	fa02 f303 	lsl.w	r3, r2, r3
 80059e4:	43db      	mvns	r3, r3
 80059e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059e8:	4013      	ands	r3, r2
 80059ea:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f003 0310 	and.w	r3, r3, #16
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	fa02 f303 	lsl.w	r3, r2, r3
 80059fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a00:	4313      	orrs	r3, r2
 8005a02:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a0a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6819      	ldr	r1, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f003 0310 	and.w	r3, r3, #16
 8005a18:	22c0      	movs	r2, #192	@ 0xc0
 8005a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1e:	43da      	mvns	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	400a      	ands	r2, r1
 8005a26:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	089b      	lsrs	r3, r3, #2
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	089b      	lsrs	r3, r3, #2
 8005a3a:	021b      	lsls	r3, r3, #8
 8005a3c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f003 0310 	and.w	r3, r3, #16
 8005a52:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005a56:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5a:	43db      	mvns	r3, r3
 8005a5c:	ea02 0103 	and.w	r1, r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	409a      	lsls	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2201      	movs	r2, #1
 8005a76:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005a7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3728      	adds	r7, #40	@ 0x28
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	09896800 	.word	0x09896800
 8005a8c:	04c4b400 	.word	0x04c4b400

08005a90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e08d      	b.n	8005bbe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4b47      	ldr	r3, [pc, #284]	@ (8005bc8 <HAL_DMA_Init+0x138>)
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d80f      	bhi.n	8005ace <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	4b45      	ldr	r3, [pc, #276]	@ (8005bcc <HAL_DMA_Init+0x13c>)
 8005ab6:	4413      	add	r3, r2
 8005ab8:	4a45      	ldr	r2, [pc, #276]	@ (8005bd0 <HAL_DMA_Init+0x140>)
 8005aba:	fba2 2303 	umull	r2, r3, r2, r3
 8005abe:	091b      	lsrs	r3, r3, #4
 8005ac0:	009a      	lsls	r2, r3, #2
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a42      	ldr	r2, [pc, #264]	@ (8005bd4 <HAL_DMA_Init+0x144>)
 8005aca:	641a      	str	r2, [r3, #64]	@ 0x40
 8005acc:	e00e      	b.n	8005aec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4b40      	ldr	r3, [pc, #256]	@ (8005bd8 <HAL_DMA_Init+0x148>)
 8005ad6:	4413      	add	r3, r2
 8005ad8:	4a3d      	ldr	r2, [pc, #244]	@ (8005bd0 <HAL_DMA_Init+0x140>)
 8005ada:	fba2 2303 	umull	r2, r3, r2, r3
 8005ade:	091b      	lsrs	r3, r3, #4
 8005ae0:	009a      	lsls	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8005bdc <HAL_DMA_Init+0x14c>)
 8005aea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f908 	bl	8005d54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b4c:	d102      	bne.n	8005b54 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b68:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d010      	beq.n	8005b94 <HAL_DMA_Init+0x104>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	2b04      	cmp	r3, #4
 8005b78:	d80c      	bhi.n	8005b94 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f928 	bl	8005dd0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b84:	2200      	movs	r2, #0
 8005b86:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b90:	605a      	str	r2, [r3, #4]
 8005b92:	e008      	b.n	8005ba6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3710      	adds	r7, #16
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40020407 	.word	0x40020407
 8005bcc:	bffdfff8 	.word	0xbffdfff8
 8005bd0:	cccccccd 	.word	0xcccccccd
 8005bd4:	40020000 	.word	0x40020000
 8005bd8:	bffdfbf8 	.word	0xbffdfbf8
 8005bdc:	40020400 	.word	0x40020400

08005be0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b086      	sub	sp, #24
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]
 8005bec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d101      	bne.n	8005c00 <HAL_DMA_Start_IT+0x20>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	e066      	b.n	8005cce <HAL_DMA_Start_IT+0xee>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d155      	bne.n	8005cc0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0201 	bic.w	r2, r2, #1
 8005c30:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	68b9      	ldr	r1, [r7, #8]
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f84c 	bl	8005cd6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d008      	beq.n	8005c58 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f042 020e 	orr.w	r2, r2, #14
 8005c54:	601a      	str	r2, [r3, #0]
 8005c56:	e00f      	b.n	8005c78 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 0204 	bic.w	r2, r2, #4
 8005c66:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f042 020a 	orr.w	r2, r2, #10
 8005c76:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d007      	beq.n	8005c96 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c94:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d007      	beq.n	8005cae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f042 0201 	orr.w	r2, r2, #1
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	e005      	b.n	8005ccc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3718      	adds	r7, #24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	60f8      	str	r0, [r7, #12]
 8005cde:	60b9      	str	r1, [r7, #8]
 8005ce0:	607a      	str	r2, [r7, #4]
 8005ce2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005cec:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d004      	beq.n	8005d00 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005cfe:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d04:	f003 021f 	and.w	r2, r3, #31
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8005d12:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	2b10      	cmp	r3, #16
 8005d22:	d108      	bne.n	8005d36 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005d34:	e007      	b.n	8005d46 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	60da      	str	r2, [r3, #12]
}
 8005d46:	bf00      	nop
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
	...

08005d54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	461a      	mov	r2, r3
 8005d62:	4b16      	ldr	r3, [pc, #88]	@ (8005dbc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d802      	bhi.n	8005d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005d68:	4b15      	ldr	r3, [pc, #84]	@ (8005dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	e001      	b.n	8005d72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005d6e:	4b15      	ldr	r3, [pc, #84]	@ (8005dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005d70:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	3b08      	subs	r3, #8
 8005d7e:	4a12      	ldr	r2, [pc, #72]	@ (8005dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	091b      	lsrs	r3, r3, #4
 8005d86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d8c:	089b      	lsrs	r3, r3, #2
 8005d8e:	009a      	lsls	r2, r3, #2
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	4413      	add	r3, r2
 8005d94:	461a      	mov	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8005dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005d9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 031f 	and.w	r3, r3, #31
 8005da6:	2201      	movs	r2, #1
 8005da8:	409a      	lsls	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005dae:	bf00      	nop
 8005db0:	371c      	adds	r7, #28
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	40020407 	.word	0x40020407
 8005dc0:	40020800 	.word	0x40020800
 8005dc4:	40020820 	.word	0x40020820
 8005dc8:	cccccccd 	.word	0xcccccccd
 8005dcc:	40020880 	.word	0x40020880

08005dd0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	4b0b      	ldr	r3, [pc, #44]	@ (8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005de4:	4413      	add	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	461a      	mov	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a08      	ldr	r2, [pc, #32]	@ (8005e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005df2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	3b01      	subs	r3, #1
 8005df8:	f003 031f 	and.w	r3, r3, #31
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	409a      	lsls	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005e04:	bf00      	nop
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr
 8005e10:	1000823f 	.word	0x1000823f
 8005e14:	40020940 	.word	0x40020940

08005e18 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e147      	b.n	80060ba <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d106      	bne.n	8005e44 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7fc f944 	bl	80020cc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699a      	ldr	r2, [r3, #24]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0210 	bic.w	r2, r2, #16
 8005e52:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e54:	f7fd ff80 	bl	8003d58 <HAL_GetTick>
 8005e58:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005e5a:	e012      	b.n	8005e82 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005e5c:	f7fd ff7c 	bl	8003d58 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b0a      	cmp	r3, #10
 8005e68:	d90b      	bls.n	8005e82 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e6e:	f043 0201 	orr.w	r2, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2203      	movs	r2, #3
 8005e7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e11b      	b.n	80060ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	f003 0308 	and.w	r3, r3, #8
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d0e5      	beq.n	8005e5c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	699a      	ldr	r2, [r3, #24]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0201 	orr.w	r2, r2, #1
 8005e9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ea0:	f7fd ff5a 	bl	8003d58 <HAL_GetTick>
 8005ea4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005ea6:	e012      	b.n	8005ece <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005ea8:	f7fd ff56 	bl	8003d58 <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b0a      	cmp	r3, #10
 8005eb4:	d90b      	bls.n	8005ece <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eba:	f043 0201 	orr.w	r2, r3, #1
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2203      	movs	r2, #3
 8005ec6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e0f5      	b.n	80060ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0e5      	beq.n	8005ea8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	699a      	ldr	r2, [r3, #24]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0202 	orr.w	r2, r2, #2
 8005eea:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a74      	ldr	r2, [pc, #464]	@ (80060c4 <HAL_FDCAN_Init+0x2ac>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d103      	bne.n	8005efe <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005ef6:	4a74      	ldr	r2, [pc, #464]	@ (80060c8 <HAL_FDCAN_Init+0x2b0>)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	7c1b      	ldrb	r3, [r3, #16]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d108      	bne.n	8005f18 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	699a      	ldr	r2, [r3, #24]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f14:	619a      	str	r2, [r3, #24]
 8005f16:	e007      	b.n	8005f28 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699a      	ldr	r2, [r3, #24]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f26:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	7c5b      	ldrb	r3, [r3, #17]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d108      	bne.n	8005f42 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699a      	ldr	r2, [r3, #24]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f3e:	619a      	str	r2, [r3, #24]
 8005f40:	e007      	b.n	8005f52 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f50:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	7c9b      	ldrb	r3, [r3, #18]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d108      	bne.n	8005f6c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	699a      	ldr	r2, [r3, #24]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f68:	619a      	str	r2, [r3, #24]
 8005f6a:	e007      	b.n	8005f7c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699a      	ldr	r2, [r3, #24]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f7a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689a      	ldr	r2, [r3, #8]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	699a      	ldr	r2, [r3, #24]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005fa0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	691a      	ldr	r2, [r3, #16]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0210 	bic.w	r2, r2, #16
 8005fb0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d108      	bne.n	8005fcc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	699a      	ldr	r2, [r3, #24]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f042 0204 	orr.w	r2, r2, #4
 8005fc8:	619a      	str	r2, [r3, #24]
 8005fca:	e02c      	b.n	8006026 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d028      	beq.n	8006026 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d01c      	beq.n	8006016 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	699a      	ldr	r2, [r3, #24]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005fea:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691a      	ldr	r2, [r3, #16]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f042 0210 	orr.w	r2, r2, #16
 8005ffa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	2b03      	cmp	r3, #3
 8006002:	d110      	bne.n	8006026 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0220 	orr.w	r2, r2, #32
 8006012:	619a      	str	r2, [r3, #24]
 8006014:	e007      	b.n	8006026 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	699a      	ldr	r2, [r3, #24]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f042 0220 	orr.w	r2, r2, #32
 8006024:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	3b01      	subs	r3, #1
 800602c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	3b01      	subs	r3, #1
 8006034:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006036:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800603e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	3b01      	subs	r3, #1
 8006048:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800604e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006050:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800605a:	d115      	bne.n	8006088 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006060:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006066:	3b01      	subs	r3, #1
 8006068:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800606a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006070:	3b01      	subs	r3, #1
 8006072:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006074:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607c:	3b01      	subs	r3, #1
 800607e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006084:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006086:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	430a      	orrs	r2, r1
 800609a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 fcdc 	bl	8006a5c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	40006400 	.word	0x40006400
 80060c8:	40006500 	.word	0x40006500

080060cc <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b087      	sub	sp, #28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80060dc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80060de:	7dfb      	ldrb	r3, [r7, #23]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d002      	beq.n	80060ea <HAL_FDCAN_ConfigFilter+0x1e>
 80060e4:	7dfb      	ldrb	r3, [r7, #23]
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d13d      	bne.n	8006166 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d119      	bne.n	8006126 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060fe:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006106:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	693a      	ldr	r2, [r7, #16]
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	e01d      	b.n	8006162 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	075a      	lsls	r2, r3, #29
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	079a      	lsls	r2, r3, #30
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	00db      	lsls	r3, r3, #3
 800614c:	4413      	add	r3, r2
 800614e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	3304      	adds	r3, #4
 800615a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	e006      	b.n	8006174 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800616a:	f043 0202 	orr.w	r2, r3, #2
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
  }
}
 8006174:	4618      	mov	r0, r3
 8006176:	371c      	adds	r7, #28
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b01      	cmp	r3, #1
 8006198:	d116      	bne.n	80061c8 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061a2:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	011a      	lsls	r2, r3, #4
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	431a      	orrs	r2, r3
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	005b      	lsls	r3, r3, #1
 80061b4:	431a      	orrs	r2, r3
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	431a      	orrs	r2, r3
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	e006      	b.n	80061d6 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061cc:	f043 0204 	orr.w	r2, r3, #4
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
  }
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b085      	sub	sp, #20
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	60f8      	str	r0, [r7, #12]
 80061ea:	60b9      	str	r1, [r7, #8]
 80061ec:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d108      	bne.n	800620c <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	0219      	lsls	r1, r3, #8
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	430a      	orrs	r2, r1
 8006206:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Return function status */
    return HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	e006      	b.n	800621a <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006210:	f043 0204 	orr.w	r2, r3, #4
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
  }
}
 800621a:	4618      	mov	r0, r3
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 8006226:	b480      	push	{r7}
 8006228:	b083      	sub	sp, #12
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b01      	cmp	r3, #1
 8006238:	d109      	bne.n	800624e <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006248:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	e006      	b.n	800625c <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006252:	f043 0204 	orr.w	r2, r3, #4
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
  }
}
 800625c:	4618      	mov	r0, r3
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b01      	cmp	r3, #1
 800627a:	d110      	bne.n	800629e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699a      	ldr	r2, [r3, #24]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0201 	bic.w	r2, r2, #1
 8006292:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	e006      	b.n	80062ac <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a2:	f043 0204 	orr.w	r2, r3, #4
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
  }
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d12c      	bne.n	800632a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80062d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d007      	beq.n	80062f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e023      	b.n	8006338 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80062f8:	0c1b      	lsrs	r3, r3, #16
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	68b9      	ldr	r1, [r7, #8]
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 fc0a 	bl	8006b20 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2101      	movs	r1, #1
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	fa01 f202 	lsl.w	r2, r1, r2
 8006318:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800631c:	2201      	movs	r2, #1
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	409a      	lsls	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	e006      	b.n	8006338 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800632e:	f043 0208 	orr.w	r2, r3, #8
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
  }
}
 8006338:	4618      	mov	r0, r3
 800633a:	3718      	adds	r7, #24
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006340:	b480      	push	{r7}
 8006342:	b08b      	sub	sp, #44	@ 0x2c
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800634e:	2300      	movs	r3, #0
 8006350:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006358:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800635a:	7efb      	ldrb	r3, [r7, #27]
 800635c:	2b02      	cmp	r3, #2
 800635e:	f040 80e8 	bne.w	8006532 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	2b40      	cmp	r3, #64	@ 0x40
 8006366:	d137      	bne.n	80063d8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006370:	f003 030f 	and.w	r3, r3, #15
 8006374:	2b00      	cmp	r3, #0
 8006376:	d107      	bne.n	8006388 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800637c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e0db      	b.n	8006540 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006390:	0e1b      	lsrs	r3, r3, #24
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b01      	cmp	r3, #1
 8006398:	d10a      	bne.n	80063b0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063a2:	0a5b      	lsrs	r3, r3, #9
 80063a4:	f003 0301 	and.w	r3, r3, #1
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80063ac:	2301      	movs	r3, #1
 80063ae:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b8:	0a1b      	lsrs	r3, r3, #8
 80063ba:	f003 0303 	and.w	r3, r3, #3
 80063be:	69fa      	ldr	r2, [r7, #28]
 80063c0:	4413      	add	r3, r2
 80063c2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80063c8:	69fa      	ldr	r2, [r7, #28]
 80063ca:	4613      	mov	r3, r2
 80063cc:	00db      	lsls	r3, r3, #3
 80063ce:	4413      	add	r3, r2
 80063d0:	00db      	lsls	r3, r3, #3
 80063d2:	440b      	add	r3, r1
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063d6:	e036      	b.n	8006446 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d107      	bne.n	80063f8 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e0a3      	b.n	8006540 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006400:	0e1b      	lsrs	r3, r3, #24
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b01      	cmp	r3, #1
 8006408:	d10a      	bne.n	8006420 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006412:	0a1b      	lsrs	r3, r3, #8
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800641c:	2301      	movs	r3, #1
 800641e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006428:	0a1b      	lsrs	r3, r3, #8
 800642a:	f003 0303 	and.w	r3, r3, #3
 800642e:	69fa      	ldr	r2, [r7, #28]
 8006430:	4413      	add	r3, r2
 8006432:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006438:	69fa      	ldr	r2, [r7, #28]
 800643a:	4613      	mov	r3, r2
 800643c:	00db      	lsls	r3, r3, #3
 800643e:	4413      	add	r3, r2
 8006440:	00db      	lsls	r3, r3, #3
 8006442:	440b      	add	r3, r1
 8006444:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d107      	bne.n	800646a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800645a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	0c9b      	lsrs	r3, r3, #18
 8006460:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	601a      	str	r2, [r3, #0]
 8006468:	e005      	b.n	8006476 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800646a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	3304      	adds	r3, #4
 8006492:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	b29a      	uxth	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800649e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	0c1b      	lsrs	r3, r3, #16
 80064a4:	f003 020f 	and.w	r2, r3, #15
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	0e1b      	lsrs	r3, r3, #24
 80064ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80064d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	0fda      	lsrs	r2, r3, #31
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80064dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064de:	3304      	adds	r3, #4
 80064e0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80064e6:	2300      	movs	r3, #0
 80064e8:	623b      	str	r3, [r7, #32]
 80064ea:	e00a      	b.n	8006502 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80064ec:	697a      	ldr	r2, [r7, #20]
 80064ee:	6a3b      	ldr	r3, [r7, #32]
 80064f0:	441a      	add	r2, r3
 80064f2:	6839      	ldr	r1, [r7, #0]
 80064f4:	6a3b      	ldr	r3, [r7, #32]
 80064f6:	440b      	add	r3, r1
 80064f8:	7812      	ldrb	r2, [r2, #0]
 80064fa:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80064fc:	6a3b      	ldr	r3, [r7, #32]
 80064fe:	3301      	adds	r3, #1
 8006500:	623b      	str	r3, [r7, #32]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	4a11      	ldr	r2, [pc, #68]	@ (800654c <HAL_FDCAN_GetRxMessage+0x20c>)
 8006508:	5cd3      	ldrb	r3, [r2, r3]
 800650a:	461a      	mov	r2, r3
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	4293      	cmp	r3, r2
 8006510:	d3ec      	bcc.n	80064ec <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	2b40      	cmp	r3, #64	@ 0x40
 8006516:	d105      	bne.n	8006524 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	69fa      	ldr	r2, [r7, #28]
 800651e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8006522:	e004      	b.n	800652e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	69fa      	ldr	r2, [r7, #28]
 800652a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800652e:	2300      	movs	r3, #0
 8006530:	e006      	b.n	8006540 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006536:	f043 0208 	orr.w	r2, r3, #8
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
  }
}
 8006540:	4618      	mov	r0, r3
 8006542:	372c      	adds	r7, #44	@ 0x2c
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	0802446c 	.word	0x0802446c

08006550 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006560:	f003 0307 	and.w	r3, r3, #7
 8006564:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8006566:	68fb      	ldr	r3, [r7, #12]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006574:	b480      	push	{r7}
 8006576:	b087      	sub	sp, #28
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006586:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006588:	7dfb      	ldrb	r3, [r7, #23]
 800658a:	2b01      	cmp	r3, #1
 800658c:	d003      	beq.n	8006596 <HAL_FDCAN_ActivateNotification+0x22>
 800658e:	7dfb      	ldrb	r3, [r7, #23]
 8006590:	2b02      	cmp	r3, #2
 8006592:	f040 80c8 	bne.w	8006726 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	f003 0307 	and.w	r3, r3, #7
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d004      	beq.n	80065b2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d03b      	beq.n	800662a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d004      	beq.n	80065c6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d031      	beq.n	800662a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d004      	beq.n	80065da <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d027      	beq.n	800662a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d004      	beq.n	80065ee <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d01d      	beq.n	800662a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d004      	beq.n	8006602 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f003 0310 	and.w	r3, r3, #16
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d013      	beq.n	800662a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006608:	2b00      	cmp	r3, #0
 800660a:	d004      	beq.n	8006616 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	f003 0320 	and.w	r3, r3, #32
 8006612:	2b00      	cmp	r3, #0
 8006614:	d009      	beq.n	800662a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00c      	beq.n	800663a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006626:	2b00      	cmp	r3, #0
 8006628:	d107      	bne.n	800663a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f042 0201 	orr.w	r2, r2, #1
 8006638:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f003 0307 	and.w	r3, r3, #7
 8006640:	2b00      	cmp	r3, #0
 8006642:	d004      	beq.n	800664e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d13b      	bne.n	80066c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f003 0302 	and.w	r3, r3, #2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d131      	bne.n	80066c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006668:	2b00      	cmp	r3, #0
 800666a:	d004      	beq.n	8006676 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	f003 0304 	and.w	r3, r3, #4
 8006672:	2b00      	cmp	r3, #0
 8006674:	d127      	bne.n	80066c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800667c:	2b00      	cmp	r3, #0
 800667e:	d004      	beq.n	800668a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	f003 0308 	and.w	r3, r3, #8
 8006686:	2b00      	cmp	r3, #0
 8006688:	d11d      	bne.n	80066c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006690:	2b00      	cmp	r3, #0
 8006692:	d004      	beq.n	800669e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	f003 0310 	and.w	r3, r3, #16
 800669a:	2b00      	cmp	r3, #0
 800669c:	d113      	bne.n	80066c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d004      	beq.n	80066b2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	f003 0320 	and.w	r3, r3, #32
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d109      	bne.n	80066c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00c      	beq.n	80066d6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d007      	beq.n	80066d6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f042 0202 	orr.w	r2, r2, #2
 80066d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d009      	beq.n	80066f4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	430a      	orrs	r2, r1
 80066f0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d009      	beq.n	8006712 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	430a      	orrs	r2, r1
 800670e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	430a      	orrs	r2, r1
 8006720:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	e006      	b.n	8006734 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800672a:	f043 0202 	orr.w	r2, r3, #2
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
  }
}
 8006734:	4618      	mov	r0, r3
 8006736:	371c      	adds	r7, #28
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b08c      	sub	sp, #48	@ 0x30
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800674e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006752:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800675a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800675c:	4013      	ands	r3, r2
 800675e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006766:	f003 0307 	and.w	r3, r3, #7
 800676a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006772:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006774:	4013      	ands	r3, r2
 8006776:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800677e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800678a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800678c:	4013      	ands	r3, r2
 800678e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006796:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800679a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a2:	6a3a      	ldr	r2, [r7, #32]
 80067a4:	4013      	ands	r3, r2
 80067a6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80067b2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ba:	69fa      	ldr	r2, [r7, #28]
 80067bc:	4013      	ands	r3, r2
 80067be:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067c6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ce:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00b      	beq.n	80067f2 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d006      	beq.n	80067f2 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2240      	movs	r2, #64	@ 0x40
 80067ea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f916 	bl	8006a1e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d019      	beq.n	8006830 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006802:	2b00      	cmp	r3, #0
 8006804:	d014      	beq.n	8006830 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800680e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	4013      	ands	r3, r2
 800681c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006826:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006828:	6939      	ldr	r1, [r7, #16]
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f8d8 	bl	80069e0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006832:	2b00      	cmp	r3, #0
 8006834:	d007      	beq.n	8006846 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800683c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800683e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 f8a2 	bl	800698a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006848:	2b00      	cmp	r3, #0
 800684a:	d007      	beq.n	800685c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006852:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006854:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fa fc5e 	bl	8001118 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800685c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006868:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800686a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f897 	bl	80069a0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00c      	beq.n	8006896 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800687c:	69bb      	ldr	r3, [r7, #24]
 800687e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006882:	2b00      	cmp	r3, #0
 8006884:	d007      	beq.n	8006896 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800688e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f890 	bl	80069b6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800689c:	2b00      	cmp	r3, #0
 800689e:	d018      	beq.n	80068d2 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d013      	beq.n	80068d2 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80068b2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4013      	ands	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2280      	movs	r2, #128	@ 0x80
 80068c8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80068ca:	68f9      	ldr	r1, [r7, #12]
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 f87c 	bl	80069ca <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00c      	beq.n	80068f6 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d007      	beq.n	80068f6 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80068ee:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f880 	bl	80069f6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00c      	beq.n	800691a <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d007      	beq.n	800691a <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006912:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f878 	bl	8006a0a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00f      	beq.n	8006944 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00a      	beq.n	8006944 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006936:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800693c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d007      	beq.n	800695a <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69fa      	ldr	r2, [r7, #28]
 8006950:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006952:	69f9      	ldr	r1, [r7, #28]
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 f876 	bl	8006a46 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d009      	beq.n	8006974 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6a3a      	ldr	r2, [r7, #32]
 8006966:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800696c:	6a3b      	ldr	r3, [r7, #32]
 800696e:	431a      	orrs	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006978:	2b00      	cmp	r3, #0
 800697a:	d002      	beq.n	8006982 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f858 	bl	8006a32 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006982:	bf00      	nop
 8006984:	3730      	adds	r7, #48	@ 0x30
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80069aa:	bf00      	nop
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b083      	sub	sp, #12
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80069be:	bf00      	nop
 80069c0:	370c      	adds	r7, #12
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr

080069ca <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80069ca:	b480      	push	{r7}
 80069cc:	b083      	sub	sp, #12
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80069ea:	bf00      	nop
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b083      	sub	sp, #12
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80069fe:	bf00      	nop
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b083      	sub	sp, #12
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b083      	sub	sp, #12
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b083      	sub	sp, #12
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006a64:	4b2c      	ldr	r3, [pc, #176]	@ (8006b18 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8006a66:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8006b1c <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d103      	bne.n	8006a7a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006a78:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68ba      	ldr	r2, [r7, #8]
 8006a7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a88:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a90:	041a      	lsls	r2, r3, #16
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aae:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab6:	061a      	lsls	r2, r3, #24
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	430a      	orrs	r2, r1
 8006abe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	60fb      	str	r3, [r7, #12]
 8006aee:	e005      	b.n	8006afc <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3304      	adds	r3, #4
 8006afa:	60fb      	str	r3, [r7, #12]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d3f3      	bcc.n	8006af0 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	3714      	adds	r7, #20
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	4000a400 	.word	0x4000a400
 8006b1c:	40006800 	.word	0x40006800

08006b20 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b089      	sub	sp, #36	@ 0x24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
 8006b2c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d10a      	bne.n	8006b4c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006b3e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b46:	4313      	orrs	r3, r2
 8006b48:	61fb      	str	r3, [r7, #28]
 8006b4a:	e00a      	b.n	8006b62 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006b54:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006b5a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b60:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006b6c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006b72:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006b78:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	00db      	lsls	r3, r3, #3
 8006b8e:	4413      	add	r3, r2
 8006b90:	00db      	lsls	r3, r3, #3
 8006b92:	440b      	add	r3, r1
 8006b94:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006b96:	69bb      	ldr	r3, [r7, #24]
 8006b98:	69fa      	ldr	r2, [r7, #28]
 8006b9a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	3304      	adds	r3, #4
 8006ba0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	3304      	adds	r3, #4
 8006bac:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006bae:	2300      	movs	r3, #0
 8006bb0:	617b      	str	r3, [r7, #20]
 8006bb2:	e020      	b.n	8006bf6 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	3303      	adds	r3, #3
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	4413      	add	r3, r2
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	3302      	adds	r3, #2
 8006bc4:	6879      	ldr	r1, [r7, #4]
 8006bc6:	440b      	add	r3, r1
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006bcc:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	6879      	ldr	r1, [r7, #4]
 8006bd4:	440b      	add	r3, r1
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006bda:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	440a      	add	r2, r1
 8006be2:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006be4:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	3304      	adds	r3, #4
 8006bee:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	617b      	str	r3, [r7, #20]
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	4a06      	ldr	r2, [pc, #24]	@ (8006c14 <FDCAN_CopyMessageToRAM+0xf4>)
 8006bfc:	5cd3      	ldrb	r3, [r2, r3]
 8006bfe:	461a      	mov	r2, r3
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d3d6      	bcc.n	8006bb4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8006c06:	bf00      	nop
 8006c08:	bf00      	nop
 8006c0a:	3724      	adds	r7, #36	@ 0x24
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr
 8006c14:	0802446c 	.word	0x0802446c

08006c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006c26:	e15a      	b.n	8006ede <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	fa01 f303 	lsl.w	r3, r1, r3
 8006c34:	4013      	ands	r3, r2
 8006c36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 814c 	beq.w	8006ed8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f003 0303 	and.w	r3, r3, #3
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d005      	beq.n	8006c58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d130      	bne.n	8006cba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	2203      	movs	r2, #3
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	43db      	mvns	r3, r3
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c8e:	2201      	movs	r2, #1
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	fa02 f303 	lsl.w	r3, r2, r3
 8006c96:	43db      	mvns	r3, r3
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4013      	ands	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	091b      	lsrs	r3, r3, #4
 8006ca4:	f003 0201 	and.w	r2, r3, #1
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	fa02 f303 	lsl.w	r3, r2, r3
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f003 0303 	and.w	r3, r3, #3
 8006cc2:	2b03      	cmp	r3, #3
 8006cc4:	d017      	beq.n	8006cf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	2203      	movs	r2, #3
 8006cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd6:	43db      	mvns	r3, r3
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	4013      	ands	r3, r2
 8006cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	689a      	ldr	r2, [r3, #8]
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	005b      	lsls	r3, r3, #1
 8006ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f003 0303 	and.w	r3, r3, #3
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d123      	bne.n	8006d4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	08da      	lsrs	r2, r3, #3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	3208      	adds	r2, #8
 8006d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	220f      	movs	r2, #15
 8006d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1e:	43db      	mvns	r3, r3
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	4013      	ands	r3, r2
 8006d24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	691a      	ldr	r2, [r3, #16]
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	fa02 f303 	lsl.w	r3, r2, r3
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	08da      	lsrs	r2, r3, #3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3208      	adds	r2, #8
 8006d44:	6939      	ldr	r1, [r7, #16]
 8006d46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	005b      	lsls	r3, r3, #1
 8006d54:	2203      	movs	r2, #3
 8006d56:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5a:	43db      	mvns	r3, r3
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	4013      	ands	r3, r2
 8006d60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f003 0203 	and.w	r2, r3, #3
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	005b      	lsls	r3, r3, #1
 8006d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f000 80a6 	beq.w	8006ed8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d8c:	4b5b      	ldr	r3, [pc, #364]	@ (8006efc <HAL_GPIO_Init+0x2e4>)
 8006d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d90:	4a5a      	ldr	r2, [pc, #360]	@ (8006efc <HAL_GPIO_Init+0x2e4>)
 8006d92:	f043 0301 	orr.w	r3, r3, #1
 8006d96:	6613      	str	r3, [r2, #96]	@ 0x60
 8006d98:	4b58      	ldr	r3, [pc, #352]	@ (8006efc <HAL_GPIO_Init+0x2e4>)
 8006d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d9c:	f003 0301 	and.w	r3, r3, #1
 8006da0:	60bb      	str	r3, [r7, #8]
 8006da2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006da4:	4a56      	ldr	r2, [pc, #344]	@ (8006f00 <HAL_GPIO_Init+0x2e8>)
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	089b      	lsrs	r3, r3, #2
 8006daa:	3302      	adds	r3, #2
 8006dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006db0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f003 0303 	and.w	r3, r3, #3
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	220f      	movs	r2, #15
 8006dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc0:	43db      	mvns	r3, r3
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006dce:	d01f      	beq.n	8006e10 <HAL_GPIO_Init+0x1f8>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a4c      	ldr	r2, [pc, #304]	@ (8006f04 <HAL_GPIO_Init+0x2ec>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d019      	beq.n	8006e0c <HAL_GPIO_Init+0x1f4>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a4b      	ldr	r2, [pc, #300]	@ (8006f08 <HAL_GPIO_Init+0x2f0>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d013      	beq.n	8006e08 <HAL_GPIO_Init+0x1f0>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a4a      	ldr	r2, [pc, #296]	@ (8006f0c <HAL_GPIO_Init+0x2f4>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d00d      	beq.n	8006e04 <HAL_GPIO_Init+0x1ec>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a49      	ldr	r2, [pc, #292]	@ (8006f10 <HAL_GPIO_Init+0x2f8>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d007      	beq.n	8006e00 <HAL_GPIO_Init+0x1e8>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a48      	ldr	r2, [pc, #288]	@ (8006f14 <HAL_GPIO_Init+0x2fc>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d101      	bne.n	8006dfc <HAL_GPIO_Init+0x1e4>
 8006df8:	2305      	movs	r3, #5
 8006dfa:	e00a      	b.n	8006e12 <HAL_GPIO_Init+0x1fa>
 8006dfc:	2306      	movs	r3, #6
 8006dfe:	e008      	b.n	8006e12 <HAL_GPIO_Init+0x1fa>
 8006e00:	2304      	movs	r3, #4
 8006e02:	e006      	b.n	8006e12 <HAL_GPIO_Init+0x1fa>
 8006e04:	2303      	movs	r3, #3
 8006e06:	e004      	b.n	8006e12 <HAL_GPIO_Init+0x1fa>
 8006e08:	2302      	movs	r3, #2
 8006e0a:	e002      	b.n	8006e12 <HAL_GPIO_Init+0x1fa>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e000      	b.n	8006e12 <HAL_GPIO_Init+0x1fa>
 8006e10:	2300      	movs	r3, #0
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	f002 0203 	and.w	r2, r2, #3
 8006e18:	0092      	lsls	r2, r2, #2
 8006e1a:	4093      	lsls	r3, r2
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e22:	4937      	ldr	r1, [pc, #220]	@ (8006f00 <HAL_GPIO_Init+0x2e8>)
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	089b      	lsrs	r3, r3, #2
 8006e28:	3302      	adds	r3, #2
 8006e2a:	693a      	ldr	r2, [r7, #16]
 8006e2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e30:	4b39      	ldr	r3, [pc, #228]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	43db      	mvns	r3, r3
 8006e3a:	693a      	ldr	r2, [r7, #16]
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d003      	beq.n	8006e54 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006e54:	4a30      	ldr	r2, [pc, #192]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	43db      	mvns	r3, r3
 8006e64:	693a      	ldr	r2, [r7, #16]
 8006e66:	4013      	ands	r3, r2
 8006e68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006e7e:	4a26      	ldr	r2, [pc, #152]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006e84:	4b24      	ldr	r3, [pc, #144]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	43db      	mvns	r3, r3
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	4013      	ands	r3, r2
 8006e92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d003      	beq.n	8006ea8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006eae:	4b1a      	ldr	r3, [pc, #104]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	43db      	mvns	r3, r3
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	4013      	ands	r3, r2
 8006ebc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d003      	beq.n	8006ed2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006ed2:	4a11      	ldr	r2, [pc, #68]	@ (8006f18 <HAL_GPIO_Init+0x300>)
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	3301      	adds	r3, #1
 8006edc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f47f ae9d 	bne.w	8006c28 <HAL_GPIO_Init+0x10>
  }
}
 8006eee:	bf00      	nop
 8006ef0:	bf00      	nop
 8006ef2:	371c      	adds	r7, #28
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr
 8006efc:	40021000 	.word	0x40021000
 8006f00:	40010000 	.word	0x40010000
 8006f04:	48000400 	.word	0x48000400
 8006f08:	48000800 	.word	0x48000800
 8006f0c:	48000c00 	.word	0x48000c00
 8006f10:	48001000 	.word	0x48001000
 8006f14:	48001400 	.word	0x48001400
 8006f18:	40010400 	.word	0x40010400

08006f1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	887b      	ldrh	r3, [r7, #2]
 8006f2e:	4013      	ands	r3, r2
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d002      	beq.n	8006f3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f34:	2301      	movs	r3, #1
 8006f36:	73fb      	strb	r3, [r7, #15]
 8006f38:	e001      	b.n	8006f3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	460b      	mov	r3, r1
 8006f56:	807b      	strh	r3, [r7, #2]
 8006f58:	4613      	mov	r3, r2
 8006f5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006f5c:	787b      	ldrb	r3, [r7, #1]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006f62:	887a      	ldrh	r2, [r7, #2]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006f68:	e002      	b.n	8006f70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006f6a:	887a      	ldrh	r2, [r7, #2]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e08d      	b.n	80070aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d106      	bne.n	8006fa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f7fb f9b8 	bl	8002318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2224      	movs	r2, #36	@ 0x24
 8006fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f022 0201 	bic.w	r2, r2, #1
 8006fbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006fcc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689a      	ldr	r2, [r3, #8]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006fdc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d107      	bne.n	8006ff6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	689a      	ldr	r2, [r3, #8]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ff2:	609a      	str	r2, [r3, #8]
 8006ff4:	e006      	b.n	8007004 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	689a      	ldr	r2, [r3, #8]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007002:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	2b02      	cmp	r3, #2
 800700a:	d108      	bne.n	800701e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800701a:	605a      	str	r2, [r3, #4]
 800701c:	e007      	b.n	800702e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800702c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	6812      	ldr	r2, [r2, #0]
 8007038:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800703c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007040:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68da      	ldr	r2, [r3, #12]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007050:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	691a      	ldr	r2, [r3, #16]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	430a      	orrs	r2, r1
 800706a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	69d9      	ldr	r1, [r3, #28]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a1a      	ldr	r2, [r3, #32]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	430a      	orrs	r2, r1
 800707a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f042 0201 	orr.w	r2, r2, #1
 800708a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2220      	movs	r2, #32
 8007096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3708      	adds	r7, #8
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
	...

080070b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b088      	sub	sp, #32
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	4608      	mov	r0, r1
 80070be:	4611      	mov	r1, r2
 80070c0:	461a      	mov	r2, r3
 80070c2:	4603      	mov	r3, r0
 80070c4:	817b      	strh	r3, [r7, #10]
 80070c6:	460b      	mov	r3, r1
 80070c8:	813b      	strh	r3, [r7, #8]
 80070ca:	4613      	mov	r3, r2
 80070cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b20      	cmp	r3, #32
 80070d8:	f040 80f9 	bne.w	80072ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d002      	beq.n	80070e8 <HAL_I2C_Mem_Write+0x34>
 80070e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d105      	bne.n	80070f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e0ed      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d101      	bne.n	8007102 <HAL_I2C_Mem_Write+0x4e>
 80070fe:	2302      	movs	r3, #2
 8007100:	e0e6      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800710a:	f7fc fe25 	bl	8003d58 <HAL_GetTick>
 800710e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	2319      	movs	r3, #25
 8007116:	2201      	movs	r2, #1
 8007118:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 f955 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d001      	beq.n	800712c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e0d1      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2221      	movs	r2, #33	@ 0x21
 8007130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2240      	movs	r2, #64	@ 0x40
 8007138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6a3a      	ldr	r2, [r7, #32]
 8007146:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800714c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007154:	88f8      	ldrh	r0, [r7, #6]
 8007156:	893a      	ldrh	r2, [r7, #8]
 8007158:	8979      	ldrh	r1, [r7, #10]
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	4603      	mov	r3, r0
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f000 f8b9 	bl	80072dc <I2C_RequestMemoryWrite>
 800716a:	4603      	mov	r3, r0
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e0a9      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007180:	b29b      	uxth	r3, r3
 8007182:	2bff      	cmp	r3, #255	@ 0xff
 8007184:	d90e      	bls.n	80071a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	22ff      	movs	r2, #255	@ 0xff
 800718a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007190:	b2da      	uxtb	r2, r3
 8007192:	8979      	ldrh	r1, [r7, #10]
 8007194:	2300      	movs	r3, #0
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f000 fad9 	bl	8007754 <I2C_TransferConfig>
 80071a2:	e00f      	b.n	80071c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	8979      	ldrh	r1, [r7, #10]
 80071b6:	2300      	movs	r3, #0
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f000 fac8 	bl	8007754 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 f958 	bl	800747e <I2C_WaitOnTXISFlagUntilTimeout>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e07b      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071dc:	781a      	ldrb	r2, [r3, #0]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e8:	1c5a      	adds	r2, r3, #1
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	3b01      	subs	r3, #1
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800720c:	b29b      	uxth	r3, r3
 800720e:	2b00      	cmp	r3, #0
 8007210:	d034      	beq.n	800727c <HAL_I2C_Mem_Write+0x1c8>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007216:	2b00      	cmp	r3, #0
 8007218:	d130      	bne.n	800727c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007220:	2200      	movs	r2, #0
 8007222:	2180      	movs	r1, #128	@ 0x80
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f000 f8d1 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d001      	beq.n	8007234 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e04d      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007238:	b29b      	uxth	r3, r3
 800723a:	2bff      	cmp	r3, #255	@ 0xff
 800723c:	d90e      	bls.n	800725c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	22ff      	movs	r2, #255	@ 0xff
 8007242:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007248:	b2da      	uxtb	r2, r3
 800724a:	8979      	ldrh	r1, [r7, #10]
 800724c:	2300      	movs	r3, #0
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 fa7d 	bl	8007754 <I2C_TransferConfig>
 800725a:	e00f      	b.n	800727c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800726a:	b2da      	uxtb	r2, r3
 800726c:	8979      	ldrh	r1, [r7, #10]
 800726e:	2300      	movs	r3, #0
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 fa6c 	bl	8007754 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d19e      	bne.n	80071c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007286:	697a      	ldr	r2, [r7, #20]
 8007288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f000 f93e 	bl	800750c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d001      	beq.n	800729a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e01a      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2220      	movs	r2, #32
 80072a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6859      	ldr	r1, [r3, #4]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	4b0a      	ldr	r3, [pc, #40]	@ (80072d8 <HAL_I2C_Mem_Write+0x224>)
 80072ae:	400b      	ands	r3, r1
 80072b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	e000      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80072ce:	2302      	movs	r3, #2
  }
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	fe00e800 	.word	0xfe00e800

080072dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af02      	add	r7, sp, #8
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	4608      	mov	r0, r1
 80072e6:	4611      	mov	r1, r2
 80072e8:	461a      	mov	r2, r3
 80072ea:	4603      	mov	r3, r0
 80072ec:	817b      	strh	r3, [r7, #10]
 80072ee:	460b      	mov	r3, r1
 80072f0:	813b      	strh	r3, [r7, #8]
 80072f2:	4613      	mov	r3, r2
 80072f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80072f6:	88fb      	ldrh	r3, [r7, #6]
 80072f8:	b2da      	uxtb	r2, r3
 80072fa:	8979      	ldrh	r1, [r7, #10]
 80072fc:	4b20      	ldr	r3, [pc, #128]	@ (8007380 <I2C_RequestMemoryWrite+0xa4>)
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f000 fa25 	bl	8007754 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800730a:	69fa      	ldr	r2, [r7, #28]
 800730c:	69b9      	ldr	r1, [r7, #24]
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f000 f8b5 	bl	800747e <I2C_WaitOnTXISFlagUntilTimeout>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d001      	beq.n	800731e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e02c      	b.n	8007378 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800731e:	88fb      	ldrh	r3, [r7, #6]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d105      	bne.n	8007330 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007324:	893b      	ldrh	r3, [r7, #8]
 8007326:	b2da      	uxtb	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	629a      	str	r2, [r3, #40]	@ 0x28
 800732e:	e015      	b.n	800735c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007330:	893b      	ldrh	r3, [r7, #8]
 8007332:	0a1b      	lsrs	r3, r3, #8
 8007334:	b29b      	uxth	r3, r3
 8007336:	b2da      	uxtb	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800733e:	69fa      	ldr	r2, [r7, #28]
 8007340:	69b9      	ldr	r1, [r7, #24]
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f000 f89b 	bl	800747e <I2C_WaitOnTXISFlagUntilTimeout>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d001      	beq.n	8007352 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e012      	b.n	8007378 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007352:	893b      	ldrh	r3, [r7, #8]
 8007354:	b2da      	uxtb	r2, r3
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	2200      	movs	r2, #0
 8007364:	2180      	movs	r1, #128	@ 0x80
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f000 f830 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d001      	beq.n	8007376 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e000      	b.n	8007378 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	80002000 	.word	0x80002000

08007384 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	f003 0302 	and.w	r3, r3, #2
 8007396:	2b02      	cmp	r3, #2
 8007398:	d103      	bne.n	80073a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2200      	movs	r2, #0
 80073a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	699b      	ldr	r3, [r3, #24]
 80073a8:	f003 0301 	and.w	r3, r3, #1
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d007      	beq.n	80073c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	699a      	ldr	r2, [r3, #24]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f042 0201 	orr.w	r2, r2, #1
 80073be:	619a      	str	r2, [r3, #24]
  }
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b084      	sub	sp, #16
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	603b      	str	r3, [r7, #0]
 80073d8:	4613      	mov	r3, r2
 80073da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073dc:	e03b      	b.n	8007456 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073de:	69ba      	ldr	r2, [r7, #24]
 80073e0:	6839      	ldr	r1, [r7, #0]
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 f8d6 	bl	8007594 <I2C_IsErrorOccurred>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e041      	b.n	8007476 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f8:	d02d      	beq.n	8007456 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073fa:	f7fc fcad 	bl	8003d58 <HAL_GetTick>
 80073fe:	4602      	mov	r2, r0
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	1ad3      	subs	r3, r2, r3
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	429a      	cmp	r2, r3
 8007408:	d302      	bcc.n	8007410 <I2C_WaitOnFlagUntilTimeout+0x44>
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d122      	bne.n	8007456 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	699a      	ldr	r2, [r3, #24]
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	4013      	ands	r3, r2
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	429a      	cmp	r2, r3
 800741e:	bf0c      	ite	eq
 8007420:	2301      	moveq	r3, #1
 8007422:	2300      	movne	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	461a      	mov	r2, r3
 8007428:	79fb      	ldrb	r3, [r7, #7]
 800742a:	429a      	cmp	r2, r3
 800742c:	d113      	bne.n	8007456 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007432:	f043 0220 	orr.w	r2, r3, #32
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2220      	movs	r2, #32
 800743e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e00f      	b.n	8007476 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	699a      	ldr	r2, [r3, #24]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	4013      	ands	r3, r2
 8007460:	68ba      	ldr	r2, [r7, #8]
 8007462:	429a      	cmp	r2, r3
 8007464:	bf0c      	ite	eq
 8007466:	2301      	moveq	r3, #1
 8007468:	2300      	movne	r3, #0
 800746a:	b2db      	uxtb	r3, r3
 800746c:	461a      	mov	r2, r3
 800746e:	79fb      	ldrb	r3, [r7, #7]
 8007470:	429a      	cmp	r2, r3
 8007472:	d0b4      	beq.n	80073de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3710      	adds	r7, #16
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b084      	sub	sp, #16
 8007482:	af00      	add	r7, sp, #0
 8007484:	60f8      	str	r0, [r7, #12]
 8007486:	60b9      	str	r1, [r7, #8]
 8007488:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800748a:	e033      	b.n	80074f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	68b9      	ldr	r1, [r7, #8]
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 f87f 	bl	8007594 <I2C_IsErrorOccurred>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e031      	b.n	8007504 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a6:	d025      	beq.n	80074f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074a8:	f7fc fc56 	bl	8003d58 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d302      	bcc.n	80074be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d11a      	bne.n	80074f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	f003 0302 	and.w	r3, r3, #2
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d013      	beq.n	80074f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074d0:	f043 0220 	orr.w	r2, r3, #32
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2220      	movs	r2, #32
 80074dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e007      	b.n	8007504 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d1c4      	bne.n	800748c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3710      	adds	r7, #16
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007518:	e02f      	b.n	800757a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 f838 	bl	8007594 <I2C_IsErrorOccurred>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e02d      	b.n	800758a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800752e:	f7fc fc13 	bl	8003d58 <HAL_GetTick>
 8007532:	4602      	mov	r2, r0
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	1ad3      	subs	r3, r2, r3
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	429a      	cmp	r2, r3
 800753c:	d302      	bcc.n	8007544 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d11a      	bne.n	800757a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	699b      	ldr	r3, [r3, #24]
 800754a:	f003 0320 	and.w	r3, r3, #32
 800754e:	2b20      	cmp	r3, #32
 8007550:	d013      	beq.n	800757a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007556:	f043 0220 	orr.w	r2, r3, #32
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2220      	movs	r2, #32
 8007562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e007      	b.n	800758a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	f003 0320 	and.w	r3, r3, #32
 8007584:	2b20      	cmp	r3, #32
 8007586:	d1c8      	bne.n	800751a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b08a      	sub	sp, #40	@ 0x28
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075a0:	2300      	movs	r3, #0
 80075a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	699b      	ldr	r3, [r3, #24]
 80075ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80075ae:	2300      	movs	r3, #0
 80075b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d068      	beq.n	8007692 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2210      	movs	r2, #16
 80075c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80075c8:	e049      	b.n	800765e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d0:	d045      	beq.n	800765e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80075d2:	f7fc fbc1 	bl	8003d58 <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d302      	bcc.n	80075e8 <I2C_IsErrorOccurred+0x54>
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d13a      	bne.n	800765e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007606:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800760a:	d121      	bne.n	8007650 <I2C_IsErrorOccurred+0xbc>
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007612:	d01d      	beq.n	8007650 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007614:	7cfb      	ldrb	r3, [r7, #19]
 8007616:	2b20      	cmp	r3, #32
 8007618:	d01a      	beq.n	8007650 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007628:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800762a:	f7fc fb95 	bl	8003d58 <HAL_GetTick>
 800762e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007630:	e00e      	b.n	8007650 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007632:	f7fc fb91 	bl	8003d58 <HAL_GetTick>
 8007636:	4602      	mov	r2, r0
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	1ad3      	subs	r3, r2, r3
 800763c:	2b19      	cmp	r3, #25
 800763e:	d907      	bls.n	8007650 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007640:	6a3b      	ldr	r3, [r7, #32]
 8007642:	f043 0320 	orr.w	r3, r3, #32
 8007646:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800764e:	e006      	b.n	800765e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	f003 0320 	and.w	r3, r3, #32
 800765a:	2b20      	cmp	r3, #32
 800765c:	d1e9      	bne.n	8007632 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	f003 0320 	and.w	r3, r3, #32
 8007668:	2b20      	cmp	r3, #32
 800766a:	d003      	beq.n	8007674 <I2C_IsErrorOccurred+0xe0>
 800766c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007670:	2b00      	cmp	r3, #0
 8007672:	d0aa      	beq.n	80075ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007678:	2b00      	cmp	r3, #0
 800767a:	d103      	bne.n	8007684 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2220      	movs	r2, #32
 8007682:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007684:	6a3b      	ldr	r3, [r7, #32]
 8007686:	f043 0304 	orr.w	r3, r3, #4
 800768a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	699b      	ldr	r3, [r3, #24]
 8007698:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00b      	beq.n	80076bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	f043 0301 	orr.w	r3, r3, #1
 80076aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00b      	beq.n	80076de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	f043 0308 	orr.w	r3, r3, #8
 80076cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80076d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00b      	beq.n	8007700 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	f043 0302 	orr.w	r3, r3, #2
 80076ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007700:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007704:	2b00      	cmp	r3, #0
 8007706:	d01c      	beq.n	8007742 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f7ff fe3b 	bl	8007384 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	6859      	ldr	r1, [r3, #4]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	4b0d      	ldr	r3, [pc, #52]	@ (8007750 <I2C_IsErrorOccurred+0x1bc>)
 800771a:	400b      	ands	r3, r1
 800771c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	431a      	orrs	r2, r3
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2220      	movs	r2, #32
 800772e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2200      	movs	r2, #0
 8007736:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007742:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007746:	4618      	mov	r0, r3
 8007748:	3728      	adds	r7, #40	@ 0x28
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	fe00e800 	.word	0xfe00e800

08007754 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	607b      	str	r3, [r7, #4]
 800775e:	460b      	mov	r3, r1
 8007760:	817b      	strh	r3, [r7, #10]
 8007762:	4613      	mov	r3, r2
 8007764:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007766:	897b      	ldrh	r3, [r7, #10]
 8007768:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800776c:	7a7b      	ldrb	r3, [r7, #9]
 800776e:	041b      	lsls	r3, r3, #16
 8007770:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007774:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	4313      	orrs	r3, r2
 800777e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007782:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	0d5b      	lsrs	r3, r3, #21
 800778e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007792:	4b08      	ldr	r3, [pc, #32]	@ (80077b4 <I2C_TransferConfig+0x60>)
 8007794:	430b      	orrs	r3, r1
 8007796:	43db      	mvns	r3, r3
 8007798:	ea02 0103 	and.w	r1, r2, r3
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	697a      	ldr	r2, [r7, #20]
 80077a2:	430a      	orrs	r2, r1
 80077a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80077a6:	bf00      	nop
 80077a8:	371c      	adds	r7, #28
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	03ff63ff 	.word	0x03ff63ff

080077b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b20      	cmp	r3, #32
 80077cc:	d138      	bne.n	8007840 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d101      	bne.n	80077dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80077d8:	2302      	movs	r3, #2
 80077da:	e032      	b.n	8007842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2224      	movs	r2, #36	@ 0x24
 80077e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f022 0201 	bic.w	r2, r2, #1
 80077fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800780a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6819      	ldr	r1, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	683a      	ldr	r2, [r7, #0]
 8007818:	430a      	orrs	r2, r1
 800781a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f042 0201 	orr.w	r2, r2, #1
 800782a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2220      	movs	r2, #32
 8007830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800783c:	2300      	movs	r3, #0
 800783e:	e000      	b.n	8007842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007840:	2302      	movs	r3, #2
  }
}
 8007842:	4618      	mov	r0, r3
 8007844:	370c      	adds	r7, #12
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800784e:	b480      	push	{r7}
 8007850:	b085      	sub	sp, #20
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
 8007856:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800785e:	b2db      	uxtb	r3, r3
 8007860:	2b20      	cmp	r3, #32
 8007862:	d139      	bne.n	80078d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800786a:	2b01      	cmp	r3, #1
 800786c:	d101      	bne.n	8007872 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800786e:	2302      	movs	r3, #2
 8007870:	e033      	b.n	80078da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2201      	movs	r2, #1
 8007876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2224      	movs	r2, #36	@ 0x24
 800787e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f022 0201 	bic.w	r2, r2, #1
 8007890:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80078a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	021b      	lsls	r3, r3, #8
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f042 0201 	orr.w	r2, r2, #1
 80078c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80078d4:	2300      	movs	r3, #0
 80078d6:	e000      	b.n	80078da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80078d8:	2302      	movs	r3, #2
  }
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b084      	sub	sp, #16
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d101      	bne.n	80078f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e0c0      	b.n	8007a7a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	2b00      	cmp	r3, #0
 8007902:	d106      	bne.n	8007912 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f00a fcc1 	bl	8012294 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2203      	movs	r2, #3
 8007916:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4618      	mov	r0, r3
 8007920:	f003 ff57 	bl	800b7d2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007924:	2300      	movs	r3, #0
 8007926:	73fb      	strb	r3, [r7, #15]
 8007928:	e03e      	b.n	80079a8 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800792a:	7bfa      	ldrb	r2, [r7, #15]
 800792c:	6879      	ldr	r1, [r7, #4]
 800792e:	4613      	mov	r3, r2
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	4413      	add	r3, r2
 8007934:	00db      	lsls	r3, r3, #3
 8007936:	440b      	add	r3, r1
 8007938:	3311      	adds	r3, #17
 800793a:	2201      	movs	r2, #1
 800793c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800793e:	7bfa      	ldrb	r2, [r7, #15]
 8007940:	6879      	ldr	r1, [r7, #4]
 8007942:	4613      	mov	r3, r2
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4413      	add	r3, r2
 8007948:	00db      	lsls	r3, r3, #3
 800794a:	440b      	add	r3, r1
 800794c:	3310      	adds	r3, #16
 800794e:	7bfa      	ldrb	r2, [r7, #15]
 8007950:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007952:	7bfa      	ldrb	r2, [r7, #15]
 8007954:	6879      	ldr	r1, [r7, #4]
 8007956:	4613      	mov	r3, r2
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	4413      	add	r3, r2
 800795c:	00db      	lsls	r3, r3, #3
 800795e:	440b      	add	r3, r1
 8007960:	3313      	adds	r3, #19
 8007962:	2200      	movs	r2, #0
 8007964:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007966:	7bfa      	ldrb	r2, [r7, #15]
 8007968:	6879      	ldr	r1, [r7, #4]
 800796a:	4613      	mov	r3, r2
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	4413      	add	r3, r2
 8007970:	00db      	lsls	r3, r3, #3
 8007972:	440b      	add	r3, r1
 8007974:	3320      	adds	r3, #32
 8007976:	2200      	movs	r2, #0
 8007978:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800797a:	7bfa      	ldrb	r2, [r7, #15]
 800797c:	6879      	ldr	r1, [r7, #4]
 800797e:	4613      	mov	r3, r2
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	4413      	add	r3, r2
 8007984:	00db      	lsls	r3, r3, #3
 8007986:	440b      	add	r3, r1
 8007988:	3324      	adds	r3, #36	@ 0x24
 800798a:	2200      	movs	r2, #0
 800798c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800798e:	7bfb      	ldrb	r3, [r7, #15]
 8007990:	6879      	ldr	r1, [r7, #4]
 8007992:	1c5a      	adds	r2, r3, #1
 8007994:	4613      	mov	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4413      	add	r3, r2
 800799a:	00db      	lsls	r3, r3, #3
 800799c:	440b      	add	r3, r1
 800799e:	2200      	movs	r2, #0
 80079a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079a2:	7bfb      	ldrb	r3, [r7, #15]
 80079a4:	3301      	adds	r3, #1
 80079a6:	73fb      	strb	r3, [r7, #15]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	791b      	ldrb	r3, [r3, #4]
 80079ac:	7bfa      	ldrb	r2, [r7, #15]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d3bb      	bcc.n	800792a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079b2:	2300      	movs	r3, #0
 80079b4:	73fb      	strb	r3, [r7, #15]
 80079b6:	e044      	b.n	8007a42 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80079b8:	7bfa      	ldrb	r2, [r7, #15]
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	4613      	mov	r3, r2
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	4413      	add	r3, r2
 80079c2:	00db      	lsls	r3, r3, #3
 80079c4:	440b      	add	r3, r1
 80079c6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80079ca:	2200      	movs	r2, #0
 80079cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80079ce:	7bfa      	ldrb	r2, [r7, #15]
 80079d0:	6879      	ldr	r1, [r7, #4]
 80079d2:	4613      	mov	r3, r2
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	4413      	add	r3, r2
 80079d8:	00db      	lsls	r3, r3, #3
 80079da:	440b      	add	r3, r1
 80079dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079e0:	7bfa      	ldrb	r2, [r7, #15]
 80079e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80079e4:	7bfa      	ldrb	r2, [r7, #15]
 80079e6:	6879      	ldr	r1, [r7, #4]
 80079e8:	4613      	mov	r3, r2
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	4413      	add	r3, r2
 80079ee:	00db      	lsls	r3, r3, #3
 80079f0:	440b      	add	r3, r1
 80079f2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80079f6:	2200      	movs	r2, #0
 80079f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80079fa:	7bfa      	ldrb	r2, [r7, #15]
 80079fc:	6879      	ldr	r1, [r7, #4]
 80079fe:	4613      	mov	r3, r2
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	4413      	add	r3, r2
 8007a04:	00db      	lsls	r3, r3, #3
 8007a06:	440b      	add	r3, r1
 8007a08:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007a10:	7bfa      	ldrb	r2, [r7, #15]
 8007a12:	6879      	ldr	r1, [r7, #4]
 8007a14:	4613      	mov	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	440b      	add	r3, r1
 8007a1e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007a22:	2200      	movs	r2, #0
 8007a24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007a26:	7bfa      	ldrb	r2, [r7, #15]
 8007a28:	6879      	ldr	r1, [r7, #4]
 8007a2a:	4613      	mov	r3, r2
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	00db      	lsls	r3, r3, #3
 8007a32:	440b      	add	r3, r1
 8007a34:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007a38:	2200      	movs	r2, #0
 8007a3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
 8007a3e:	3301      	adds	r3, #1
 8007a40:	73fb      	strb	r3, [r7, #15]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	791b      	ldrb	r3, [r3, #4]
 8007a46:	7bfa      	ldrb	r2, [r7, #15]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d3b5      	bcc.n	80079b8 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6818      	ldr	r0, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	3304      	adds	r3, #4
 8007a54:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007a58:	f003 fed6 	bl	800b808 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	7a9b      	ldrb	r3, [r3, #10]
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d102      	bne.n	8007a78 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f001 fc0e 	bl	8009294 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3710      	adds	r7, #16
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b082      	sub	sp, #8
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_PCD_Start+0x16>
 8007a94:	2302      	movs	r3, #2
 8007a96:	e012      	b.n	8007abe <HAL_PCD_Start+0x3c>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f003 fe7d 	bl	800b7a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f005 fc5a 	bl	800d368 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3708      	adds	r7, #8
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b084      	sub	sp, #16
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f005 fc5f 	bl	800d396 <USB_ReadInterrupts>
 8007ad8:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d003      	beq.n	8007aec <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 fb06 	bl	80080f6 <PCD_EP_ISR_Handler>

    return;
 8007aea:	e110      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d013      	beq.n	8007b1e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b08:	b292      	uxth	r2, r2
 8007b0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f00a fc51 	bl	80123b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007b14:	2100      	movs	r1, #0
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f8fc 	bl	8007d14 <HAL_PCD_SetAddress>

    return;
 8007b1c:	e0f7      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00c      	beq.n	8007b42 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b3a:	b292      	uxth	r2, r2
 8007b3c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007b40:	e0e5      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00c      	beq.n	8007b66 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b5e:	b292      	uxth	r2, r2
 8007b60:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007b64:	e0d3      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d034      	beq.n	8007bda <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f022 0204 	bic.w	r2, r2, #4
 8007b82:	b292      	uxth	r2, r2
 8007b84:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007b90:	b29a      	uxth	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 0208 	bic.w	r2, r2, #8
 8007b9a:	b292      	uxth	r2, r2
 8007b9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d107      	bne.n	8007bba <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f00a fdf1 	bl	801279c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f00a fc34 	bl	8012428 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007bd2:	b292      	uxth	r2, r2
 8007bd4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007bd8:	e099      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d027      	beq.n	8007c34 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0208 	orr.w	r2, r2, #8
 8007bf6:	b292      	uxth	r2, r2
 8007bf8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c0e:	b292      	uxth	r2, r2
 8007c10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f042 0204 	orr.w	r2, r2, #4
 8007c26:	b292      	uxth	r2, r2
 8007c28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f00a fbe1 	bl	80123f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007c32:	e06c      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d040      	beq.n	8007cc0 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c50:	b292      	uxth	r2, r2
 8007c52:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d12b      	bne.n	8007cb8 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f042 0204 	orr.w	r2, r2, #4
 8007c72:	b292      	uxth	r2, r2
 8007c74:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f042 0208 	orr.w	r2, r2, #8
 8007c8a:	b292      	uxth	r2, r2
 8007c8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	089b      	lsrs	r3, r3, #2
 8007ca4:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007cae:	2101      	movs	r1, #1
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f00a fd73 	bl	801279c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007cb6:	e02a      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f00a fb9b 	bl	80123f4 <HAL_PCD_SuspendCallback>
    return;
 8007cbe:	e026      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00f      	beq.n	8007cea <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007cd2:	b29a      	uxth	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007cdc:	b292      	uxth	r2, r2
 8007cde:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f00a fb59 	bl	801239a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007ce8:	e011      	b.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00c      	beq.n	8007d0e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007cfc:	b29a      	uxth	r2, r3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d06:	b292      	uxth	r2, r2
 8007d08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007d0c:	bf00      	nop
  }
}
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d101      	bne.n	8007d2e <HAL_PCD_SetAddress+0x1a>
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	e012      	b.n	8007d54 <HAL_PCD_SetAddress+0x40>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	78fa      	ldrb	r2, [r7, #3]
 8007d3a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	78fa      	ldrb	r2, [r7, #3]
 8007d42:	4611      	mov	r1, r2
 8007d44:	4618      	mov	r0, r3
 8007d46:	f005 fafb 	bl	800d340 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007d52:	2300      	movs	r3, #0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3708      	adds	r7, #8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	4608      	mov	r0, r1
 8007d66:	4611      	mov	r1, r2
 8007d68:	461a      	mov	r2, r3
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	70fb      	strb	r3, [r7, #3]
 8007d6e:	460b      	mov	r3, r1
 8007d70:	803b      	strh	r3, [r7, #0]
 8007d72:	4613      	mov	r3, r2
 8007d74:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007d76:	2300      	movs	r3, #0
 8007d78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007d7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	da0e      	bge.n	8007da0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d82:	78fb      	ldrb	r3, [r7, #3]
 8007d84:	f003 0207 	and.w	r2, r3, #7
 8007d88:	4613      	mov	r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	4413      	add	r3, r2
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	3310      	adds	r3, #16
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	4413      	add	r3, r2
 8007d96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	705a      	strb	r2, [r3, #1]
 8007d9e:	e00e      	b.n	8007dbe <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007da0:	78fb      	ldrb	r3, [r7, #3]
 8007da2:	f003 0207 	and.w	r2, r3, #7
 8007da6:	4613      	mov	r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	00db      	lsls	r3, r3, #3
 8007dae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	4413      	add	r3, r2
 8007db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007dbe:	78fb      	ldrb	r3, [r7, #3]
 8007dc0:	f003 0307 	and.w	r3, r3, #7
 8007dc4:	b2da      	uxtb	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007dca:	883b      	ldrh	r3, [r7, #0]
 8007dcc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	78ba      	ldrb	r2, [r7, #2]
 8007dd8:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007dda:	78bb      	ldrb	r3, [r7, #2]
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d102      	bne.n	8007de6 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d101      	bne.n	8007df4 <HAL_PCD_EP_Open+0x98>
 8007df0:	2302      	movs	r3, #2
 8007df2:	e00e      	b.n	8007e12 <HAL_PCD_EP_Open+0xb6>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68f9      	ldr	r1, [r7, #12]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f003 fd1e 	bl	800b844 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007e10:	7afb      	ldrb	r3, [r7, #11]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b084      	sub	sp, #16
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
 8007e22:	460b      	mov	r3, r1
 8007e24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007e26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	da0e      	bge.n	8007e4c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e2e:	78fb      	ldrb	r3, [r7, #3]
 8007e30:	f003 0207 	and.w	r2, r3, #7
 8007e34:	4613      	mov	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	4413      	add	r3, r2
 8007e3a:	00db      	lsls	r3, r3, #3
 8007e3c:	3310      	adds	r3, #16
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	4413      	add	r3, r2
 8007e42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2201      	movs	r2, #1
 8007e48:	705a      	strb	r2, [r3, #1]
 8007e4a:	e00e      	b.n	8007e6a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e4c:	78fb      	ldrb	r3, [r7, #3]
 8007e4e:	f003 0207 	and.w	r2, r3, #7
 8007e52:	4613      	mov	r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4413      	add	r3, r2
 8007e58:	00db      	lsls	r3, r3, #3
 8007e5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	4413      	add	r3, r2
 8007e62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e6a:	78fb      	ldrb	r3, [r7, #3]
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d101      	bne.n	8007e84 <HAL_PCD_EP_Close+0x6a>
 8007e80:	2302      	movs	r3, #2
 8007e82:	e00e      	b.n	8007ea2 <HAL_PCD_EP_Close+0x88>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68f9      	ldr	r1, [r7, #12]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f004 f9be 	bl	800c214 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b086      	sub	sp, #24
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	603b      	str	r3, [r7, #0]
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007eba:	7afb      	ldrb	r3, [r7, #11]
 8007ebc:	f003 0207 	and.w	r2, r3, #7
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4413      	add	r3, r2
 8007ec6:	00db      	lsls	r3, r3, #3
 8007ec8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	4413      	add	r3, r2
 8007ed0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	683a      	ldr	r2, [r7, #0]
 8007edc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007eea:	7afb      	ldrb	r3, [r7, #11]
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	b2da      	uxtb	r2, r3
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	6979      	ldr	r1, [r7, #20]
 8007efc:	4618      	mov	r0, r3
 8007efe:	f004 fb76 	bl	800c5ee <USB_EPStartXfer>

  return HAL_OK;
 8007f02:	2300      	movs	r3, #0
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3718      	adds	r7, #24
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	460b      	mov	r3, r1
 8007f16:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007f18:	78fb      	ldrb	r3, [r7, #3]
 8007f1a:	f003 0207 	and.w	r2, r3, #7
 8007f1e:	6879      	ldr	r1, [r7, #4]
 8007f20:	4613      	mov	r3, r2
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	4413      	add	r3, r2
 8007f26:	00db      	lsls	r3, r3, #3
 8007f28:	440b      	add	r3, r1
 8007f2a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007f2e:	681b      	ldr	r3, [r3, #0]
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	607a      	str	r2, [r7, #4]
 8007f46:	603b      	str	r3, [r7, #0]
 8007f48:	460b      	mov	r3, r1
 8007f4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f4c:	7afb      	ldrb	r3, [r7, #11]
 8007f4e:	f003 0207 	and.w	r2, r3, #7
 8007f52:	4613      	mov	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	00db      	lsls	r3, r3, #3
 8007f5a:	3310      	adds	r3, #16
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	4413      	add	r3, r2
 8007f60:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	683a      	ldr	r2, [r7, #0]
 8007f6c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	683a      	ldr	r2, [r7, #0]
 8007f7a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	2201      	movs	r2, #1
 8007f86:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007f88:	7afb      	ldrb	r3, [r7, #11]
 8007f8a:	f003 0307 	and.w	r3, r3, #7
 8007f8e:	b2da      	uxtb	r2, r3
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	6979      	ldr	r1, [r7, #20]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f004 fb27 	bl	800c5ee <USB_EPStartXfer>

  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b084      	sub	sp, #16
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007fb6:	78fb      	ldrb	r3, [r7, #3]
 8007fb8:	f003 0307 	and.w	r3, r3, #7
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	7912      	ldrb	r2, [r2, #4]
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d901      	bls.n	8007fc8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e03e      	b.n	8008046 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007fc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	da0e      	bge.n	8007fee <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fd0:	78fb      	ldrb	r3, [r7, #3]
 8007fd2:	f003 0207 	and.w	r2, r3, #7
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4413      	add	r3, r2
 8007fdc:	00db      	lsls	r3, r3, #3
 8007fde:	3310      	adds	r3, #16
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	705a      	strb	r2, [r3, #1]
 8007fec:	e00c      	b.n	8008008 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	00db      	lsls	r3, r3, #3
 8007ff8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	4413      	add	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2201      	movs	r2, #1
 800800c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800800e:	78fb      	ldrb	r3, [r7, #3]
 8008010:	f003 0307 	and.w	r3, r3, #7
 8008014:	b2da      	uxtb	r2, r3
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008020:	2b01      	cmp	r3, #1
 8008022:	d101      	bne.n	8008028 <HAL_PCD_EP_SetStall+0x7e>
 8008024:	2302      	movs	r3, #2
 8008026:	e00e      	b.n	8008046 <HAL_PCD_EP_SetStall+0x9c>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68f9      	ldr	r1, [r7, #12]
 8008036:	4618      	mov	r0, r3
 8008038:	f005 f888 	bl	800d14c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b084      	sub	sp, #16
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
 8008056:	460b      	mov	r3, r1
 8008058:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800805a:	78fb      	ldrb	r3, [r7, #3]
 800805c:	f003 030f 	and.w	r3, r3, #15
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	7912      	ldrb	r2, [r2, #4]
 8008064:	4293      	cmp	r3, r2
 8008066:	d901      	bls.n	800806c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	e040      	b.n	80080ee <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800806c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008070:	2b00      	cmp	r3, #0
 8008072:	da0e      	bge.n	8008092 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008074:	78fb      	ldrb	r3, [r7, #3]
 8008076:	f003 0207 	and.w	r2, r3, #7
 800807a:	4613      	mov	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	00db      	lsls	r3, r3, #3
 8008082:	3310      	adds	r3, #16
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	4413      	add	r3, r2
 8008088:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2201      	movs	r2, #1
 800808e:	705a      	strb	r2, [r3, #1]
 8008090:	e00e      	b.n	80080b0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008092:	78fb      	ldrb	r3, [r7, #3]
 8008094:	f003 0207 	and.w	r2, r3, #7
 8008098:	4613      	mov	r3, r2
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	4413      	add	r3, r2
 800809e:	00db      	lsls	r3, r3, #3
 80080a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	4413      	add	r3, r2
 80080a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080b6:	78fb      	ldrb	r3, [r7, #3]
 80080b8:	f003 0307 	and.w	r3, r3, #7
 80080bc:	b2da      	uxtb	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d101      	bne.n	80080d0 <HAL_PCD_EP_ClrStall+0x82>
 80080cc:	2302      	movs	r3, #2
 80080ce:	e00e      	b.n	80080ee <HAL_PCD_EP_ClrStall+0xa0>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	68f9      	ldr	r1, [r7, #12]
 80080de:	4618      	mov	r0, r3
 80080e0:	f005 f885 	bl	800d1ee <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b092      	sub	sp, #72	@ 0x48
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80080fe:	e333      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008108:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800810a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800810c:	b2db      	uxtb	r3, r3
 800810e:	f003 030f 	and.w	r3, r3, #15
 8008112:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008116:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800811a:	2b00      	cmp	r3, #0
 800811c:	f040 8108 	bne.w	8008330 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008120:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008122:	f003 0310 	and.w	r3, r3, #16
 8008126:	2b00      	cmp	r3, #0
 8008128:	d14c      	bne.n	80081c4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	881b      	ldrh	r3, [r3, #0]
 8008130:	b29b      	uxth	r3, r3
 8008132:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813a:	813b      	strh	r3, [r7, #8]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	893b      	ldrh	r3, [r7, #8]
 8008142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800814a:	b29b      	uxth	r3, r3
 800814c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	3310      	adds	r3, #16
 8008152:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800815c:	b29b      	uxth	r3, r3
 800815e:	461a      	mov	r2, r3
 8008160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	00db      	lsls	r3, r3, #3
 8008166:	4413      	add	r3, r2
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	4413      	add	r3, r2
 800816e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008172:	881b      	ldrh	r3, [r3, #0]
 8008174:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800817a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800817c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800817e:	695a      	ldr	r2, [r3, #20]
 8008180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008182:	69db      	ldr	r3, [r3, #28]
 8008184:	441a      	add	r2, r3
 8008186:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008188:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800818a:	2100      	movs	r1, #0
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f00a f8ea 	bl	8012366 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	7b1b      	ldrb	r3, [r3, #12]
 8008196:	b2db      	uxtb	r3, r3
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 82e5 	beq.w	8008768 <PCD_EP_ISR_Handler+0x672>
 800819e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f040 82e0 	bne.w	8008768 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	7b1b      	ldrb	r3, [r3, #12]
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081b2:	b2da      	uxtb	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	731a      	strb	r2, [r3, #12]
 80081c2:	e2d1      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081ca:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	881b      	ldrh	r3, [r3, #0]
 80081d2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80081d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80081d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d032      	beq.n	8008244 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	461a      	mov	r2, r3
 80081ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	00db      	lsls	r3, r3, #3
 80081f0:	4413      	add	r3, r2
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	6812      	ldr	r2, [r2, #0]
 80081f6:	4413      	add	r3, r2
 80081f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081fc:	881b      	ldrh	r3, [r3, #0]
 80081fe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008204:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6818      	ldr	r0, [r3, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008212:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008214:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008216:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008218:	b29b      	uxth	r3, r3
 800821a:	f005 f90e 	bl	800d43a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	881b      	ldrh	r3, [r3, #0]
 8008224:	b29a      	uxth	r2, r3
 8008226:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800822a:	4013      	ands	r3, r2
 800822c:	817b      	strh	r3, [r7, #10]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	897a      	ldrh	r2, [r7, #10]
 8008234:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008238:	b292      	uxth	r2, r2
 800823a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f00a f865 	bl	801230c <HAL_PCD_SetupStageCallback>
 8008242:	e291      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008244:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008248:	2b00      	cmp	r3, #0
 800824a:	f280 828d 	bge.w	8008768 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	881b      	ldrh	r3, [r3, #0]
 8008254:	b29a      	uxth	r2, r3
 8008256:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800825a:	4013      	ands	r3, r2
 800825c:	81fb      	strh	r3, [r7, #14]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	89fa      	ldrh	r2, [r7, #14]
 8008264:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008268:	b292      	uxth	r2, r2
 800826a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008274:	b29b      	uxth	r3, r3
 8008276:	461a      	mov	r2, r3
 8008278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	00db      	lsls	r3, r3, #3
 800827e:	4413      	add	r3, r2
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	6812      	ldr	r2, [r2, #0]
 8008284:	4413      	add	r3, r2
 8008286:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800828a:	881b      	ldrh	r3, [r3, #0]
 800828c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008292:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008296:	69db      	ldr	r3, [r3, #28]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d019      	beq.n	80082d0 <PCD_EP_ISR_Handler+0x1da>
 800829c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d015      	beq.n	80082d0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6818      	ldr	r0, [r3, #0]
 80082a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082aa:	6959      	ldr	r1, [r3, #20]
 80082ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ae:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80082b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082b2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	f005 f8c0 	bl	800d43a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80082ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082bc:	695a      	ldr	r2, [r3, #20]
 80082be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082c0:	69db      	ldr	r3, [r3, #28]
 80082c2:	441a      	add	r2, r3
 80082c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082c6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80082c8:	2100      	movs	r1, #0
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f00a f830 	bl	8012330 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	881b      	ldrh	r3, [r3, #0]
 80082d6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80082d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80082da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082de:	2b00      	cmp	r3, #0
 80082e0:	f040 8242 	bne.w	8008768 <PCD_EP_ISR_Handler+0x672>
 80082e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80082e6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80082ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80082ee:	f000 823b 	beq.w	8008768 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	881b      	ldrh	r3, [r3, #0]
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008302:	81bb      	strh	r3, [r7, #12]
 8008304:	89bb      	ldrh	r3, [r7, #12]
 8008306:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800830a:	81bb      	strh	r3, [r7, #12]
 800830c:	89bb      	ldrh	r3, [r7, #12]
 800830e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008312:	81bb      	strh	r3, [r7, #12]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	89bb      	ldrh	r3, [r7, #12]
 800831a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800831e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800832a:	b29b      	uxth	r3, r3
 800832c:	8013      	strh	r3, [r2, #0]
 800832e:	e21b      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	461a      	mov	r2, r3
 8008336:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	881b      	ldrh	r3, [r3, #0]
 8008340:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008342:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008346:	2b00      	cmp	r3, #0
 8008348:	f280 80f1 	bge.w	800852e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	461a      	mov	r2, r3
 8008352:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	881b      	ldrh	r3, [r3, #0]
 800835c:	b29a      	uxth	r2, r3
 800835e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008362:	4013      	ands	r3, r2
 8008364:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	461a      	mov	r2, r3
 800836c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	4413      	add	r3, r2
 8008374:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008376:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800837a:	b292      	uxth	r2, r2
 800837c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800837e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008382:	4613      	mov	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	4413      	add	r3, r2
 8008388:	00db      	lsls	r3, r3, #3
 800838a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	4413      	add	r3, r2
 8008392:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008396:	7b1b      	ldrb	r3, [r3, #12]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d123      	bne.n	80083e4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	461a      	mov	r2, r3
 80083a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	00db      	lsls	r3, r3, #3
 80083ae:	4413      	add	r3, r2
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	6812      	ldr	r2, [r2, #0]
 80083b4:	4413      	add	r3, r2
 80083b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80083ba:	881b      	ldrh	r3, [r3, #0]
 80083bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083c0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80083c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	f000 808b 	beq.w	80084e4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6818      	ldr	r0, [r3, #0]
 80083d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083d4:	6959      	ldr	r1, [r3, #20]
 80083d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083d8:	88da      	ldrh	r2, [r3, #6]
 80083da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80083de:	f005 f82c 	bl	800d43a <USB_ReadPMA>
 80083e2:	e07f      	b.n	80084e4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80083e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083e6:	78db      	ldrb	r3, [r3, #3]
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	d109      	bne.n	8008400 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80083ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083ee:	461a      	mov	r2, r3
 80083f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f9c6 	bl	8008784 <HAL_PCD_EP_DB_Receive>
 80083f8:	4603      	mov	r3, r0
 80083fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80083fe:	e071      	b.n	80084e4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	461a      	mov	r2, r3
 8008406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	881b      	ldrh	r3, [r3, #0]
 8008410:	b29b      	uxth	r3, r3
 8008412:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800841a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	461a      	mov	r2, r3
 8008422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	441a      	add	r2, r3
 800842a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800842c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008430:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008438:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800843c:	b29b      	uxth	r3, r3
 800843e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	461a      	mov	r2, r3
 8008446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	b29b      	uxth	r3, r3
 8008452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008456:	2b00      	cmp	r3, #0
 8008458:	d022      	beq.n	80084a0 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008462:	b29b      	uxth	r3, r3
 8008464:	461a      	mov	r2, r3
 8008466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	00db      	lsls	r3, r3, #3
 800846c:	4413      	add	r3, r2
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6812      	ldr	r2, [r2, #0]
 8008472:	4413      	add	r3, r2
 8008474:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008478:	881b      	ldrh	r3, [r3, #0]
 800847a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800847e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008482:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008486:	2b00      	cmp	r3, #0
 8008488:	d02c      	beq.n	80084e4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6818      	ldr	r0, [r3, #0]
 800848e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008490:	6959      	ldr	r1, [r3, #20]
 8008492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008494:	891a      	ldrh	r2, [r3, #8]
 8008496:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800849a:	f004 ffce 	bl	800d43a <USB_ReadPMA>
 800849e:	e021      	b.n	80084e4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	461a      	mov	r2, r3
 80084ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	00db      	lsls	r3, r3, #3
 80084b2:	4413      	add	r3, r2
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	6812      	ldr	r2, [r2, #0]
 80084b8:	4413      	add	r3, r2
 80084ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084be:	881b      	ldrh	r3, [r3, #0]
 80084c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084c4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80084c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d009      	beq.n	80084e4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6818      	ldr	r0, [r3, #0]
 80084d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084d6:	6959      	ldr	r1, [r3, #20]
 80084d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084da:	895a      	ldrh	r2, [r3, #10]
 80084dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084e0:	f004 ffab 	bl	800d43a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80084e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084e6:	69da      	ldr	r2, [r3, #28]
 80084e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084ec:	441a      	add	r2, r3
 80084ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80084f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f4:	695a      	ldr	r2, [r3, #20]
 80084f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084fa:	441a      	add	r2, r3
 80084fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084fe:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008500:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008502:	699b      	ldr	r3, [r3, #24]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d005      	beq.n	8008514 <PCD_EP_ISR_Handler+0x41e>
 8008508:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800850c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	429a      	cmp	r2, r3
 8008512:	d206      	bcs.n	8008522 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	4619      	mov	r1, r3
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f009 ff08 	bl	8012330 <HAL_PCD_DataOutStageCallback>
 8008520:	e005      	b.n	800852e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008528:	4618      	mov	r0, r3
 800852a:	f004 f860 	bl	800c5ee <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800852e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 8117 	beq.w	8008768 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800853a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800853e:	4613      	mov	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	00db      	lsls	r3, r3, #3
 8008546:	3310      	adds	r3, #16
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	4413      	add	r3, r2
 800854c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	4413      	add	r3, r2
 800855c:	881b      	ldrh	r3, [r3, #0]
 800855e:	b29b      	uxth	r3, r3
 8008560:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008568:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	461a      	mov	r2, r3
 8008570:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	441a      	add	r2, r3
 8008578:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800857a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800857e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008582:	b29b      	uxth	r3, r3
 8008584:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008588:	78db      	ldrb	r3, [r3, #3]
 800858a:	2b01      	cmp	r3, #1
 800858c:	f040 80a1 	bne.w	80086d2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008592:	2200      	movs	r2, #0
 8008594:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008598:	7b1b      	ldrb	r3, [r3, #12]
 800859a:	2b00      	cmp	r3, #0
 800859c:	f000 8092 	beq.w	80086c4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80085a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d046      	beq.n	8008638 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80085aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085ac:	785b      	ldrb	r3, [r3, #1]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d126      	bne.n	8008600 <PCD_EP_ISR_Handler+0x50a>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	617b      	str	r3, [r7, #20]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	461a      	mov	r2, r3
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	4413      	add	r3, r2
 80085c8:	617b      	str	r3, [r7, #20]
 80085ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	00da      	lsls	r2, r3, #3
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	4413      	add	r3, r2
 80085d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80085d8:	613b      	str	r3, [r7, #16]
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	881b      	ldrh	r3, [r3, #0]
 80085de:	b29b      	uxth	r3, r3
 80085e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	801a      	strh	r2, [r3, #0]
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	881b      	ldrh	r3, [r3, #0]
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	801a      	strh	r2, [r3, #0]
 80085fe:	e061      	b.n	80086c4 <PCD_EP_ISR_Handler+0x5ce>
 8008600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008602:	785b      	ldrb	r3, [r3, #1]
 8008604:	2b01      	cmp	r3, #1
 8008606:	d15d      	bne.n	80086c4 <PCD_EP_ISR_Handler+0x5ce>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	61fb      	str	r3, [r7, #28]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008616:	b29b      	uxth	r3, r3
 8008618:	461a      	mov	r2, r3
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	4413      	add	r3, r2
 800861e:	61fb      	str	r3, [r7, #28]
 8008620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	00da      	lsls	r2, r3, #3
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	4413      	add	r3, r2
 800862a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800862e:	61bb      	str	r3, [r7, #24]
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	2200      	movs	r2, #0
 8008634:	801a      	strh	r2, [r3, #0]
 8008636:	e045      	b.n	80086c4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800863e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008640:	785b      	ldrb	r3, [r3, #1]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d126      	bne.n	8008694 <PCD_EP_ISR_Handler+0x59e>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	627b      	str	r3, [r7, #36]	@ 0x24
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008654:	b29b      	uxth	r3, r3
 8008656:	461a      	mov	r2, r3
 8008658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865a:	4413      	add	r3, r2
 800865c:	627b      	str	r3, [r7, #36]	@ 0x24
 800865e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	00da      	lsls	r2, r3, #3
 8008664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008666:	4413      	add	r3, r2
 8008668:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800866c:	623b      	str	r3, [r7, #32]
 800866e:	6a3b      	ldr	r3, [r7, #32]
 8008670:	881b      	ldrh	r3, [r3, #0]
 8008672:	b29b      	uxth	r3, r3
 8008674:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008678:	b29a      	uxth	r2, r3
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	801a      	strh	r2, [r3, #0]
 800867e:	6a3b      	ldr	r3, [r7, #32]
 8008680:	881b      	ldrh	r3, [r3, #0]
 8008682:	b29b      	uxth	r3, r3
 8008684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800868c:	b29a      	uxth	r2, r3
 800868e:	6a3b      	ldr	r3, [r7, #32]
 8008690:	801a      	strh	r2, [r3, #0]
 8008692:	e017      	b.n	80086c4 <PCD_EP_ISR_Handler+0x5ce>
 8008694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008696:	785b      	ldrb	r3, [r3, #1]
 8008698:	2b01      	cmp	r3, #1
 800869a:	d113      	bne.n	80086c4 <PCD_EP_ISR_Handler+0x5ce>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	461a      	mov	r2, r3
 80086a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086aa:	4413      	add	r3, r2
 80086ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	00da      	lsls	r2, r3, #3
 80086b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086b6:	4413      	add	r3, r2
 80086b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c0:	2200      	movs	r2, #0
 80086c2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80086c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	4619      	mov	r1, r3
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f009 fe4b 	bl	8012366 <HAL_PCD_DataInStageCallback>
 80086d0:	e04a      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80086d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d13f      	bne.n	800875c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	461a      	mov	r2, r3
 80086e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	00db      	lsls	r3, r3, #3
 80086ee:	4413      	add	r3, r2
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	6812      	ldr	r2, [r2, #0]
 80086f4:	4413      	add	r3, r2
 80086f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80086fa:	881b      	ldrh	r3, [r3, #0]
 80086fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008700:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008704:	699a      	ldr	r2, [r3, #24]
 8008706:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008708:	429a      	cmp	r2, r3
 800870a:	d906      	bls.n	800871a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800870c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800870e:	699a      	ldr	r2, [r3, #24]
 8008710:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008712:	1ad2      	subs	r2, r2, r3
 8008714:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008716:	619a      	str	r2, [r3, #24]
 8008718:	e002      	b.n	8008720 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800871a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800871c:	2200      	movs	r2, #0
 800871e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008722:	699b      	ldr	r3, [r3, #24]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d106      	bne.n	8008736 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	4619      	mov	r1, r3
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f009 fe19 	bl	8012366 <HAL_PCD_DataInStageCallback>
 8008734:	e018      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008738:	695a      	ldr	r2, [r3, #20]
 800873a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800873c:	441a      	add	r2, r3
 800873e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008740:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008744:	69da      	ldr	r2, [r3, #28]
 8008746:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008748:	441a      	add	r2, r3
 800874a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800874c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008754:	4618      	mov	r0, r3
 8008756:	f003 ff4a 	bl	800c5ee <USB_EPStartXfer>
 800875a:	e005      	b.n	8008768 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800875c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800875e:	461a      	mov	r2, r3
 8008760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 f917 	bl	8008996 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008770:	b29b      	uxth	r3, r3
 8008772:	b21b      	sxth	r3, r3
 8008774:	2b00      	cmp	r3, #0
 8008776:	f6ff acc3 	blt.w	8008100 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3748      	adds	r7, #72	@ 0x48
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	4613      	mov	r3, r2
 8008790:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008792:	88fb      	ldrh	r3, [r7, #6]
 8008794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d07c      	beq.n	8008896 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	461a      	mov	r2, r3
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	00db      	lsls	r3, r3, #3
 80087ae:	4413      	add	r3, r2
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	6812      	ldr	r2, [r2, #0]
 80087b4:	4413      	add	r3, r2
 80087b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80087ba:	881b      	ldrh	r3, [r3, #0]
 80087bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087c0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	699a      	ldr	r2, [r3, #24]
 80087c6:	8b7b      	ldrh	r3, [r7, #26]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d306      	bcc.n	80087da <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	699a      	ldr	r2, [r3, #24]
 80087d0:	8b7b      	ldrh	r3, [r7, #26]
 80087d2:	1ad2      	subs	r2, r2, r3
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	619a      	str	r2, [r3, #24]
 80087d8:	e002      	b.n	80087e0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	2200      	movs	r2, #0
 80087de:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	699b      	ldr	r3, [r3, #24]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d123      	bne.n	8008830 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	461a      	mov	r2, r3
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	4413      	add	r3, r2
 80087f6:	881b      	ldrh	r3, [r3, #0]
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008802:	833b      	strh	r3, [r7, #24]
 8008804:	8b3b      	ldrh	r3, [r7, #24]
 8008806:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800880a:	833b      	strh	r3, [r7, #24]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	461a      	mov	r2, r3
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	441a      	add	r2, r3
 800881a:	8b3b      	ldrh	r3, [r7, #24]
 800881c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008828:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800882c:	b29b      	uxth	r3, r3
 800882e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008830:	88fb      	ldrh	r3, [r7, #6]
 8008832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008836:	2b00      	cmp	r3, #0
 8008838:	d01f      	beq.n	800887a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	461a      	mov	r2, r3
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	4413      	add	r3, r2
 8008848:	881b      	ldrh	r3, [r3, #0]
 800884a:	b29b      	uxth	r3, r3
 800884c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008850:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008854:	82fb      	strh	r3, [r7, #22]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	461a      	mov	r2, r3
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	441a      	add	r2, r3
 8008864:	8afb      	ldrh	r3, [r7, #22]
 8008866:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800886a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800886e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008872:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008876:	b29b      	uxth	r3, r3
 8008878:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800887a:	8b7b      	ldrh	r3, [r7, #26]
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 8085 	beq.w	800898c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6818      	ldr	r0, [r3, #0]
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	6959      	ldr	r1, [r3, #20]
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	891a      	ldrh	r2, [r3, #8]
 800888e:	8b7b      	ldrh	r3, [r7, #26]
 8008890:	f004 fdd3 	bl	800d43a <USB_ReadPMA>
 8008894:	e07a      	b.n	800898c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800889e:	b29b      	uxth	r3, r3
 80088a0:	461a      	mov	r2, r3
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	00db      	lsls	r3, r3, #3
 80088a8:	4413      	add	r3, r2
 80088aa:	68fa      	ldr	r2, [r7, #12]
 80088ac:	6812      	ldr	r2, [r2, #0]
 80088ae:	4413      	add	r3, r2
 80088b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80088b4:	881b      	ldrh	r3, [r3, #0]
 80088b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088ba:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	699a      	ldr	r2, [r3, #24]
 80088c0:	8b7b      	ldrh	r3, [r7, #26]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d306      	bcc.n	80088d4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	699a      	ldr	r2, [r3, #24]
 80088ca:	8b7b      	ldrh	r3, [r7, #26]
 80088cc:	1ad2      	subs	r2, r2, r3
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	619a      	str	r2, [r3, #24]
 80088d2:	e002      	b.n	80088da <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	2200      	movs	r2, #0
 80088d8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d123      	bne.n	800892a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	461a      	mov	r2, r3
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	881b      	ldrh	r3, [r3, #0]
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088fc:	83fb      	strh	r3, [r7, #30]
 80088fe:	8bfb      	ldrh	r3, [r7, #30]
 8008900:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008904:	83fb      	strh	r3, [r7, #30]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	441a      	add	r2, r3
 8008914:	8bfb      	ldrh	r3, [r7, #30]
 8008916:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800891a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800891e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008926:	b29b      	uxth	r3, r3
 8008928:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800892a:	88fb      	ldrh	r3, [r7, #6]
 800892c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008930:	2b00      	cmp	r3, #0
 8008932:	d11f      	bne.n	8008974 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	461a      	mov	r2, r3
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	4413      	add	r3, r2
 8008942:	881b      	ldrh	r3, [r3, #0]
 8008944:	b29b      	uxth	r3, r3
 8008946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800894a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800894e:	83bb      	strh	r3, [r7, #28]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	461a      	mov	r2, r3
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	441a      	add	r2, r3
 800895e:	8bbb      	ldrh	r3, [r7, #28]
 8008960:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008964:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800896c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008970:	b29b      	uxth	r3, r3
 8008972:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008974:	8b7b      	ldrh	r3, [r7, #26]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d008      	beq.n	800898c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6818      	ldr	r0, [r3, #0]
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	6959      	ldr	r1, [r3, #20]
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	895a      	ldrh	r2, [r3, #10]
 8008986:	8b7b      	ldrh	r3, [r7, #26]
 8008988:	f004 fd57 	bl	800d43a <USB_ReadPMA>
    }
  }

  return count;
 800898c:	8b7b      	ldrh	r3, [r7, #26]
}
 800898e:	4618      	mov	r0, r3
 8008990:	3720      	adds	r7, #32
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b0a6      	sub	sp, #152	@ 0x98
 800899a:	af00      	add	r7, sp, #0
 800899c:	60f8      	str	r0, [r7, #12]
 800899e:	60b9      	str	r1, [r7, #8]
 80089a0:	4613      	mov	r3, r2
 80089a2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80089a4:	88fb      	ldrh	r3, [r7, #6]
 80089a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	f000 81f7 	beq.w	8008d9e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	461a      	mov	r2, r3
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	00db      	lsls	r3, r3, #3
 80089c2:	4413      	add	r3, r2
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	6812      	ldr	r2, [r2, #0]
 80089c8:	4413      	add	r3, r2
 80089ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089ce:	881b      	ldrh	r3, [r3, #0]
 80089d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089d4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	699a      	ldr	r2, [r3, #24]
 80089dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d907      	bls.n	80089f4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	699a      	ldr	r2, [r3, #24]
 80089e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80089ec:	1ad2      	subs	r2, r2, r3
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	619a      	str	r2, [r3, #24]
 80089f2:	e002      	b.n	80089fa <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2200      	movs	r2, #0
 80089f8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	699b      	ldr	r3, [r3, #24]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f040 80e1 	bne.w	8008bc6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	785b      	ldrb	r3, [r3, #1]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d126      	bne.n	8008a5a <HAL_PCD_EP_DB_Transmit+0xc4>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a20:	4413      	add	r3, r2
 8008a22:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	00da      	lsls	r2, r3, #3
 8008a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a36:	881b      	ldrh	r3, [r3, #0]
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a42:	801a      	strh	r2, [r3, #0]
 8008a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a46:	881b      	ldrh	r3, [r3, #0]
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a52:	b29a      	uxth	r2, r3
 8008a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a56:	801a      	strh	r2, [r3, #0]
 8008a58:	e01a      	b.n	8008a90 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	785b      	ldrb	r3, [r3, #1]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d116      	bne.n	8008a90 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	461a      	mov	r2, r3
 8008a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a76:	4413      	add	r3, r2
 8008a78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	00da      	lsls	r2, r3, #3
 8008a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a82:	4413      	add	r3, r2
 8008a84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	785b      	ldrb	r3, [r3, #1]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d126      	bne.n	8008aec <HAL_PCD_EP_DB_Transmit+0x156>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	623b      	str	r3, [r7, #32]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	461a      	mov	r2, r3
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	623b      	str	r3, [r7, #32]
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	00da      	lsls	r2, r3, #3
 8008abc:	6a3b      	ldr	r3, [r7, #32]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ac4:	61fb      	str	r3, [r7, #28]
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	801a      	strh	r2, [r3, #0]
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	881b      	ldrh	r3, [r3, #0]
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ae0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ae4:	b29a      	uxth	r2, r3
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	801a      	strh	r2, [r3, #0]
 8008aea:	e017      	b.n	8008b1c <HAL_PCD_EP_DB_Transmit+0x186>
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	785b      	ldrb	r3, [r3, #1]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d113      	bne.n	8008b1c <HAL_PCD_EP_DB_Transmit+0x186>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008afc:	b29b      	uxth	r3, r3
 8008afe:	461a      	mov	r2, r3
 8008b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b02:	4413      	add	r3, r2
 8008b04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	00da      	lsls	r2, r3, #3
 8008b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b0e:	4413      	add	r3, r2
 8008b10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b18:	2200      	movs	r2, #0
 8008b1a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	78db      	ldrb	r3, [r3, #3]
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d123      	bne.n	8008b6c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	461a      	mov	r2, r3
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	4413      	add	r3, r2
 8008b32:	881b      	ldrh	r3, [r3, #0]
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b3e:	837b      	strh	r3, [r7, #26]
 8008b40:	8b7b      	ldrh	r3, [r7, #26]
 8008b42:	f083 0320 	eor.w	r3, r3, #32
 8008b46:	837b      	strh	r3, [r7, #26]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	441a      	add	r2, r3
 8008b56:	8b7b      	ldrh	r3, [r7, #26]
 8008b58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	4619      	mov	r1, r3
 8008b72:	68f8      	ldr	r0, [r7, #12]
 8008b74:	f009 fbf7 	bl	8012366 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008b78:	88fb      	ldrh	r3, [r7, #6]
 8008b7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d01f      	beq.n	8008bc2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	4413      	add	r3, r2
 8008b90:	881b      	ldrh	r3, [r3, #0]
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b9c:	833b      	strh	r3, [r7, #24]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	441a      	add	r2, r3
 8008bac:	8b3b      	ldrh	r3, [r7, #24]
 8008bae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bbe:	b29b      	uxth	r3, r3
 8008bc0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e31f      	b.n	8009206 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008bc6:	88fb      	ldrh	r3, [r7, #6]
 8008bc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d021      	beq.n	8008c14 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	881b      	ldrh	r3, [r3, #0]
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008be6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	441a      	add	r2, r3
 8008bfc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008c00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	f040 82ca 	bne.w	80091b4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	695a      	ldr	r2, [r3, #20]
 8008c24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c28:	441a      	add	r2, r3
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	69da      	ldr	r2, [r3, #28]
 8008c32:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c36:	441a      	add	r2, r3
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	6a1a      	ldr	r2, [r3, #32]
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	691b      	ldr	r3, [r3, #16]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d309      	bcc.n	8008c5c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	6a1a      	ldr	r2, [r3, #32]
 8008c52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c54:	1ad2      	subs	r2, r2, r3
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	621a      	str	r2, [r3, #32]
 8008c5a:	e015      	b.n	8008c88 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	6a1b      	ldr	r3, [r3, #32]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d107      	bne.n	8008c74 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008c64:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c68:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008c72:	e009      	b.n	8008c88 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	6a1b      	ldr	r3, [r3, #32]
 8008c80:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	2200      	movs	r2, #0
 8008c86:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	785b      	ldrb	r3, [r3, #1]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d15f      	bne.n	8008d50 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ca4:	4413      	add	r3, r2
 8008ca6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	00da      	lsls	r2, r3, #3
 8008cae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cba:	881b      	ldrh	r3, [r3, #0]
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cc2:	b29a      	uxth	r2, r3
 8008cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cc6:	801a      	strh	r2, [r3, #0]
 8008cc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <HAL_PCD_EP_DB_Transmit+0x34e>
 8008cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce0:	801a      	strh	r2, [r3, #0]
 8008ce2:	e051      	b.n	8008d88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008ce4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ce6:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ce8:	d816      	bhi.n	8008d18 <HAL_PCD_EP_DB_Transmit+0x382>
 8008cea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cec:	085b      	lsrs	r3, r3, #1
 8008cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cf2:	f003 0301 	and.w	r3, r3, #1
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d002      	beq.n	8008d00 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008cfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d02:	881b      	ldrh	r3, [r3, #0]
 8008d04:	b29a      	uxth	r2, r3
 8008d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	029b      	lsls	r3, r3, #10
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d14:	801a      	strh	r2, [r3, #0]
 8008d16:	e037      	b.n	8008d88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d1a:	095b      	lsrs	r3, r3, #5
 8008d1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d20:	f003 031f 	and.w	r3, r3, #31
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d102      	bne.n	8008d2e <HAL_PCD_EP_DB_Transmit+0x398>
 8008d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d2a:	3b01      	subs	r3, #1
 8008d2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d30:	881b      	ldrh	r3, [r3, #0]
 8008d32:	b29a      	uxth	r2, r3
 8008d34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	029b      	lsls	r3, r3, #10
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d4c:	801a      	strh	r2, [r3, #0]
 8008d4e:	e01b      	b.n	8008d88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	785b      	ldrb	r3, [r3, #1]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d117      	bne.n	8008d88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	461a      	mov	r2, r3
 8008d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d6c:	4413      	add	r3, r2
 8008d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	00da      	lsls	r2, r3, #3
 8008d76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d78:	4413      	add	r3, r2
 8008d7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d82:	b29a      	uxth	r2, r3
 8008d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d86:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6818      	ldr	r0, [r3, #0]
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	6959      	ldr	r1, [r3, #20]
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	891a      	ldrh	r2, [r3, #8]
 8008d94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	f004 fb0d 	bl	800d3b6 <USB_WritePMA>
 8008d9c:	e20a      	b.n	80091b4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	461a      	mov	r2, r3
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	00db      	lsls	r3, r3, #3
 8008db0:	4413      	add	r3, r2
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	6812      	ldr	r2, [r2, #0]
 8008db6:	4413      	add	r3, r2
 8008db8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008dbc:	881b      	ldrh	r3, [r3, #0]
 8008dbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dc2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	699a      	ldr	r2, [r3, #24]
 8008dca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d307      	bcc.n	8008de2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	699a      	ldr	r2, [r3, #24]
 8008dd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008dda:	1ad2      	subs	r2, r2, r3
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	619a      	str	r2, [r3, #24]
 8008de0:	e002      	b.n	8008de8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	2200      	movs	r2, #0
 8008de6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	699b      	ldr	r3, [r3, #24]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f040 80f6 	bne.w	8008fde <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	785b      	ldrb	r3, [r3, #1]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d126      	bne.n	8008e48 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e0e:	4413      	add	r3, r2
 8008e10:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	00da      	lsls	r2, r3, #3
 8008e18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e1a:	4413      	add	r3, r2
 8008e1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e20:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e24:	881b      	ldrh	r3, [r3, #0]
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e30:	801a      	strh	r2, [r3, #0]
 8008e32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e34:	881b      	ldrh	r3, [r3, #0]
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e44:	801a      	strh	r2, [r3, #0]
 8008e46:	e01a      	b.n	8008e7e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	785b      	ldrb	r3, [r3, #1]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d116      	bne.n	8008e7e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	461a      	mov	r2, r3
 8008e62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008e64:	4413      	add	r3, r2
 8008e66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	00da      	lsls	r2, r3, #3
 8008e6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008e70:	4413      	add	r3, r2
 8008e72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e76:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	785b      	ldrb	r3, [r3, #1]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d12f      	bne.n	8008eee <HAL_PCD_EP_DB_Transmit+0x558>
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ea6:	4413      	add	r3, r2
 8008ea8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	00da      	lsls	r2, r3, #3
 8008eb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ebc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ec0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ec4:	881b      	ldrh	r3, [r3, #0]
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ed2:	801a      	strh	r2, [r3, #0]
 8008ed4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ed8:	881b      	ldrh	r3, [r3, #0]
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ee0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008eea:	801a      	strh	r2, [r3, #0]
 8008eec:	e01c      	b.n	8008f28 <HAL_PCD_EP_DB_Transmit+0x592>
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	785b      	ldrb	r3, [r3, #1]
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d118      	bne.n	8008f28 <HAL_PCD_EP_DB_Transmit+0x592>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	461a      	mov	r2, r3
 8008f02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f06:	4413      	add	r3, r2
 8008f08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	00da      	lsls	r2, r3, #3
 8008f12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f16:	4413      	add	r3, r2
 8008f18:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f24:	2200      	movs	r2, #0
 8008f26:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	78db      	ldrb	r3, [r3, #3]
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	d127      	bne.n	8008f80 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	461a      	mov	r2, r3
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	881b      	ldrh	r3, [r3, #0]
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f4a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008f4e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008f52:	f083 0320 	eor.w	r3, r3, #32
 8008f56:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	441a      	add	r2, r3
 8008f68:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008f6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	4619      	mov	r1, r3
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	f009 f9ed 	bl	8012366 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008f8c:	88fb      	ldrh	r3, [r7, #6]
 8008f8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d121      	bne.n	8008fda <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4413      	add	r3, r2
 8008fa4:	881b      	ldrh	r3, [r3, #0]
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fb0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	461a      	mov	r2, r3
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	441a      	add	r2, r3
 8008fc2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008fc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008fd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	e113      	b.n	8009206 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008fde:	88fb      	ldrh	r3, [r7, #6]
 8008fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d121      	bne.n	800902c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	461a      	mov	r2, r3
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	4413      	add	r3, r2
 8008ff6:	881b      	ldrh	r3, [r3, #0]
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009002:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	461a      	mov	r2, r3
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	441a      	add	r2, r3
 8009014:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009018:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800901c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009020:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009028:	b29b      	uxth	r3, r3
 800902a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009032:	2b01      	cmp	r3, #1
 8009034:	f040 80be 	bne.w	80091b4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	695a      	ldr	r2, [r3, #20]
 800903c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009040:	441a      	add	r2, r3
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	69da      	ldr	r2, [r3, #28]
 800904a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800904e:	441a      	add	r2, r3
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	6a1a      	ldr	r2, [r3, #32]
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	691b      	ldr	r3, [r3, #16]
 800905c:	429a      	cmp	r2, r3
 800905e:	d309      	bcc.n	8009074 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	6a1a      	ldr	r2, [r3, #32]
 800906a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800906c:	1ad2      	subs	r2, r2, r3
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	621a      	str	r2, [r3, #32]
 8009072:	e015      	b.n	80090a0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	6a1b      	ldr	r3, [r3, #32]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d107      	bne.n	800908c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800907c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009080:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	2200      	movs	r2, #0
 8009086:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800908a:	e009      	b.n	80090a0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	6a1b      	ldr	r3, [r3, #32]
 8009090:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	2200      	movs	r2, #0
 8009096:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	2200      	movs	r2, #0
 800909c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	785b      	ldrb	r3, [r3, #1]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d15f      	bne.n	800916e <HAL_PCD_EP_DB_Transmit+0x7d8>
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090bc:	b29b      	uxth	r3, r3
 80090be:	461a      	mov	r2, r3
 80090c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090c2:	4413      	add	r3, r2
 80090c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	00da      	lsls	r2, r3, #3
 80090cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090ce:	4413      	add	r3, r2
 80090d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80090d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090d8:	881b      	ldrh	r3, [r3, #0]
 80090da:	b29b      	uxth	r3, r3
 80090dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090e4:	801a      	strh	r2, [r3, #0]
 80090e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d10a      	bne.n	8009102 <HAL_PCD_EP_DB_Transmit+0x76c>
 80090ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090ee:	881b      	ldrh	r3, [r3, #0]
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090fe:	801a      	strh	r2, [r3, #0]
 8009100:	e04e      	b.n	80091a0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009102:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009104:	2b3e      	cmp	r3, #62	@ 0x3e
 8009106:	d816      	bhi.n	8009136 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009108:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800910a:	085b      	lsrs	r3, r3, #1
 800910c:	663b      	str	r3, [r7, #96]	@ 0x60
 800910e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009110:	f003 0301 	and.w	r3, r3, #1
 8009114:	2b00      	cmp	r3, #0
 8009116:	d002      	beq.n	800911e <HAL_PCD_EP_DB_Transmit+0x788>
 8009118:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800911a:	3301      	adds	r3, #1
 800911c:	663b      	str	r3, [r7, #96]	@ 0x60
 800911e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009120:	881b      	ldrh	r3, [r3, #0]
 8009122:	b29a      	uxth	r2, r3
 8009124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009126:	b29b      	uxth	r3, r3
 8009128:	029b      	lsls	r3, r3, #10
 800912a:	b29b      	uxth	r3, r3
 800912c:	4313      	orrs	r3, r2
 800912e:	b29a      	uxth	r2, r3
 8009130:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009132:	801a      	strh	r2, [r3, #0]
 8009134:	e034      	b.n	80091a0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009136:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009138:	095b      	lsrs	r3, r3, #5
 800913a:	663b      	str	r3, [r7, #96]	@ 0x60
 800913c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800913e:	f003 031f 	and.w	r3, r3, #31
 8009142:	2b00      	cmp	r3, #0
 8009144:	d102      	bne.n	800914c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009146:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009148:	3b01      	subs	r3, #1
 800914a:	663b      	str	r3, [r7, #96]	@ 0x60
 800914c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800914e:	881b      	ldrh	r3, [r3, #0]
 8009150:	b29a      	uxth	r2, r3
 8009152:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009154:	b29b      	uxth	r3, r3
 8009156:	029b      	lsls	r3, r3, #10
 8009158:	b29b      	uxth	r3, r3
 800915a:	4313      	orrs	r3, r2
 800915c:	b29b      	uxth	r3, r3
 800915e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009166:	b29a      	uxth	r2, r3
 8009168:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800916a:	801a      	strh	r2, [r3, #0]
 800916c:	e018      	b.n	80091a0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	785b      	ldrb	r3, [r3, #1]
 8009172:	2b01      	cmp	r3, #1
 8009174:	d114      	bne.n	80091a0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800917e:	b29b      	uxth	r3, r3
 8009180:	461a      	mov	r2, r3
 8009182:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009184:	4413      	add	r3, r2
 8009186:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	00da      	lsls	r2, r3, #3
 800918e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009190:	4413      	add	r3, r2
 8009192:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009196:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009198:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800919a:	b29a      	uxth	r2, r3
 800919c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800919e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6818      	ldr	r0, [r3, #0]
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	6959      	ldr	r1, [r3, #20]
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	895a      	ldrh	r2, [r3, #10]
 80091ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	f004 f901 	bl	800d3b6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	461a      	mov	r2, r3
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	009b      	lsls	r3, r3, #2
 80091c0:	4413      	add	r3, r2
 80091c2:	881b      	ldrh	r3, [r3, #0]
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091ce:	82fb      	strh	r3, [r7, #22]
 80091d0:	8afb      	ldrh	r3, [r7, #22]
 80091d2:	f083 0310 	eor.w	r3, r3, #16
 80091d6:	82fb      	strh	r3, [r7, #22]
 80091d8:	8afb      	ldrh	r3, [r7, #22]
 80091da:	f083 0320 	eor.w	r3, r3, #32
 80091de:	82fb      	strh	r3, [r7, #22]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	461a      	mov	r2, r3
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	441a      	add	r2, r3
 80091ee:	8afb      	ldrh	r3, [r7, #22]
 80091f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009200:	b29b      	uxth	r3, r3
 8009202:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009204:	2300      	movs	r3, #0
}
 8009206:	4618      	mov	r0, r3
 8009208:	3798      	adds	r7, #152	@ 0x98
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800920e:	b480      	push	{r7}
 8009210:	b087      	sub	sp, #28
 8009212:	af00      	add	r7, sp, #0
 8009214:	60f8      	str	r0, [r7, #12]
 8009216:	607b      	str	r3, [r7, #4]
 8009218:	460b      	mov	r3, r1
 800921a:	817b      	strh	r3, [r7, #10]
 800921c:	4613      	mov	r3, r2
 800921e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009220:	897b      	ldrh	r3, [r7, #10]
 8009222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009226:	b29b      	uxth	r3, r3
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00b      	beq.n	8009244 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800922c:	897b      	ldrh	r3, [r7, #10]
 800922e:	f003 0207 	and.w	r2, r3, #7
 8009232:	4613      	mov	r3, r2
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	4413      	add	r3, r2
 8009238:	00db      	lsls	r3, r3, #3
 800923a:	3310      	adds	r3, #16
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	4413      	add	r3, r2
 8009240:	617b      	str	r3, [r7, #20]
 8009242:	e009      	b.n	8009258 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009244:	897a      	ldrh	r2, [r7, #10]
 8009246:	4613      	mov	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4413      	add	r3, r2
 800924c:	00db      	lsls	r3, r3, #3
 800924e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4413      	add	r3, r2
 8009256:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009258:	893b      	ldrh	r3, [r7, #8]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d107      	bne.n	800926e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2200      	movs	r2, #0
 8009262:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	b29a      	uxth	r2, r3
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	80da      	strh	r2, [r3, #6]
 800926c:	e00b      	b.n	8009286 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	2201      	movs	r2, #1
 8009272:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	b29a      	uxth	r2, r3
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	0c1b      	lsrs	r3, r3, #16
 8009280:	b29a      	uxth	r2, r3
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	371c      	adds	r7, #28
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009294:	b480      	push	{r7}
 8009296:	b085      	sub	sp, #20
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2201      	movs	r2, #1
 80092a6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	f043 0301 	orr.w	r3, r3, #1
 80092be:	b29a      	uxth	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	f043 0302 	orr.w	r3, r3, #2
 80092d2:	b29a      	uxth	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80092da:	2300      	movs	r3, #0
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3714      	adds	r7, #20
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d141      	bne.n	800937a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80092f6:	4b4b      	ldr	r3, [pc, #300]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80092fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009302:	d131      	bne.n	8009368 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009304:	4b47      	ldr	r3, [pc, #284]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009306:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800930a:	4a46      	ldr	r2, [pc, #280]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800930c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009310:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009314:	4b43      	ldr	r3, [pc, #268]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800931c:	4a41      	ldr	r2, [pc, #260]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800931e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009322:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009324:	4b40      	ldr	r3, [pc, #256]	@ (8009428 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	2232      	movs	r2, #50	@ 0x32
 800932a:	fb02 f303 	mul.w	r3, r2, r3
 800932e:	4a3f      	ldr	r2, [pc, #252]	@ (800942c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009330:	fba2 2303 	umull	r2, r3, r2, r3
 8009334:	0c9b      	lsrs	r3, r3, #18
 8009336:	3301      	adds	r3, #1
 8009338:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800933a:	e002      	b.n	8009342 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	3b01      	subs	r3, #1
 8009340:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009342:	4b38      	ldr	r3, [pc, #224]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009344:	695b      	ldr	r3, [r3, #20]
 8009346:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800934a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800934e:	d102      	bne.n	8009356 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1f2      	bne.n	800933c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009356:	4b33      	ldr	r3, [pc, #204]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009358:	695b      	ldr	r3, [r3, #20]
 800935a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800935e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009362:	d158      	bne.n	8009416 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009364:	2303      	movs	r3, #3
 8009366:	e057      	b.n	8009418 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009368:	4b2e      	ldr	r3, [pc, #184]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800936a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800936e:	4a2d      	ldr	r2, [pc, #180]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009374:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009378:	e04d      	b.n	8009416 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009380:	d141      	bne.n	8009406 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009382:	4b28      	ldr	r3, [pc, #160]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800938a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800938e:	d131      	bne.n	80093f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009390:	4b24      	ldr	r3, [pc, #144]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009396:	4a23      	ldr	r2, [pc, #140]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800939c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80093a0:	4b20      	ldr	r3, [pc, #128]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80093a8:	4a1e      	ldr	r2, [pc, #120]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80093ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80093b0:	4b1d      	ldr	r3, [pc, #116]	@ (8009428 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	2232      	movs	r2, #50	@ 0x32
 80093b6:	fb02 f303 	mul.w	r3, r2, r3
 80093ba:	4a1c      	ldr	r2, [pc, #112]	@ (800942c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80093bc:	fba2 2303 	umull	r2, r3, r2, r3
 80093c0:	0c9b      	lsrs	r3, r3, #18
 80093c2:	3301      	adds	r3, #1
 80093c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093c6:	e002      	b.n	80093ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	3b01      	subs	r3, #1
 80093cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093ce:	4b15      	ldr	r3, [pc, #84]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d0:	695b      	ldr	r3, [r3, #20]
 80093d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093da:	d102      	bne.n	80093e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1f2      	bne.n	80093c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80093e2:	4b10      	ldr	r3, [pc, #64]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093ee:	d112      	bne.n	8009416 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80093f0:	2303      	movs	r3, #3
 80093f2:	e011      	b.n	8009418 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093f4:	4b0b      	ldr	r3, [pc, #44]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093fa:	4a0a      	ldr	r2, [pc, #40]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009400:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009404:	e007      	b.n	8009416 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009406:	4b07      	ldr	r3, [pc, #28]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800940e:	4a05      	ldr	r2, [pc, #20]	@ (8009424 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009410:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009414:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009416:	2300      	movs	r3, #0
}
 8009418:	4618      	mov	r0, r3
 800941a:	3714      	adds	r7, #20
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr
 8009424:	40007000 	.word	0x40007000
 8009428:	20000004 	.word	0x20000004
 800942c:	431bde83 	.word	0x431bde83

08009430 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009430:	b480      	push	{r7}
 8009432:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009434:	4b05      	ldr	r3, [pc, #20]	@ (800944c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	4a04      	ldr	r2, [pc, #16]	@ (800944c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800943a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800943e:	6093      	str	r3, [r2, #8]
}
 8009440:	bf00      	nop
 8009442:	46bd      	mov	sp, r7
 8009444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop
 800944c:	40007000 	.word	0x40007000

08009450 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b088      	sub	sp, #32
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d101      	bne.n	8009462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800945e:	2301      	movs	r3, #1
 8009460:	e2fe      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 0301 	and.w	r3, r3, #1
 800946a:	2b00      	cmp	r3, #0
 800946c:	d075      	beq.n	800955a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800946e:	4b97      	ldr	r3, [pc, #604]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	f003 030c 	and.w	r3, r3, #12
 8009476:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009478:	4b94      	ldr	r3, [pc, #592]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	f003 0303 	and.w	r3, r3, #3
 8009480:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009482:	69bb      	ldr	r3, [r7, #24]
 8009484:	2b0c      	cmp	r3, #12
 8009486:	d102      	bne.n	800948e <HAL_RCC_OscConfig+0x3e>
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	2b03      	cmp	r3, #3
 800948c:	d002      	beq.n	8009494 <HAL_RCC_OscConfig+0x44>
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	2b08      	cmp	r3, #8
 8009492:	d10b      	bne.n	80094ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009494:	4b8d      	ldr	r3, [pc, #564]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800949c:	2b00      	cmp	r3, #0
 800949e:	d05b      	beq.n	8009558 <HAL_RCC_OscConfig+0x108>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d157      	bne.n	8009558 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e2d9      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094b4:	d106      	bne.n	80094c4 <HAL_RCC_OscConfig+0x74>
 80094b6:	4b85      	ldr	r3, [pc, #532]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	4a84      	ldr	r2, [pc, #528]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094c0:	6013      	str	r3, [r2, #0]
 80094c2:	e01d      	b.n	8009500 <HAL_RCC_OscConfig+0xb0>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80094cc:	d10c      	bne.n	80094e8 <HAL_RCC_OscConfig+0x98>
 80094ce:	4b7f      	ldr	r3, [pc, #508]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a7e      	ldr	r2, [pc, #504]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80094d8:	6013      	str	r3, [r2, #0]
 80094da:	4b7c      	ldr	r3, [pc, #496]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a7b      	ldr	r2, [pc, #492]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094e4:	6013      	str	r3, [r2, #0]
 80094e6:	e00b      	b.n	8009500 <HAL_RCC_OscConfig+0xb0>
 80094e8:	4b78      	ldr	r3, [pc, #480]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a77      	ldr	r2, [pc, #476]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094f2:	6013      	str	r3, [r2, #0]
 80094f4:	4b75      	ldr	r3, [pc, #468]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a74      	ldr	r2, [pc, #464]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80094fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d013      	beq.n	8009530 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009508:	f7fa fc26 	bl	8003d58 <HAL_GetTick>
 800950c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800950e:	e008      	b.n	8009522 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009510:	f7fa fc22 	bl	8003d58 <HAL_GetTick>
 8009514:	4602      	mov	r2, r0
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	2b64      	cmp	r3, #100	@ 0x64
 800951c:	d901      	bls.n	8009522 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800951e:	2303      	movs	r3, #3
 8009520:	e29e      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009522:	4b6a      	ldr	r3, [pc, #424]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800952a:	2b00      	cmp	r3, #0
 800952c:	d0f0      	beq.n	8009510 <HAL_RCC_OscConfig+0xc0>
 800952e:	e014      	b.n	800955a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009530:	f7fa fc12 	bl	8003d58 <HAL_GetTick>
 8009534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009536:	e008      	b.n	800954a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009538:	f7fa fc0e 	bl	8003d58 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	2b64      	cmp	r3, #100	@ 0x64
 8009544:	d901      	bls.n	800954a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009546:	2303      	movs	r3, #3
 8009548:	e28a      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800954a:	4b60      	ldr	r3, [pc, #384]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1f0      	bne.n	8009538 <HAL_RCC_OscConfig+0xe8>
 8009556:	e000      	b.n	800955a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f003 0302 	and.w	r3, r3, #2
 8009562:	2b00      	cmp	r3, #0
 8009564:	d075      	beq.n	8009652 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009566:	4b59      	ldr	r3, [pc, #356]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009568:	689b      	ldr	r3, [r3, #8]
 800956a:	f003 030c 	and.w	r3, r3, #12
 800956e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009570:	4b56      	ldr	r3, [pc, #344]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	f003 0303 	and.w	r3, r3, #3
 8009578:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	2b0c      	cmp	r3, #12
 800957e:	d102      	bne.n	8009586 <HAL_RCC_OscConfig+0x136>
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	2b02      	cmp	r3, #2
 8009584:	d002      	beq.n	800958c <HAL_RCC_OscConfig+0x13c>
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	2b04      	cmp	r3, #4
 800958a:	d11f      	bne.n	80095cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800958c:	4b4f      	ldr	r3, [pc, #316]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <HAL_RCC_OscConfig+0x154>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d101      	bne.n	80095a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	e25d      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095a4:	4b49      	ldr	r3, [pc, #292]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	691b      	ldr	r3, [r3, #16]
 80095b0:	061b      	lsls	r3, r3, #24
 80095b2:	4946      	ldr	r1, [pc, #280]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80095b4:	4313      	orrs	r3, r2
 80095b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80095b8:	4b45      	ldr	r3, [pc, #276]	@ (80096d0 <HAL_RCC_OscConfig+0x280>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4618      	mov	r0, r3
 80095be:	f7f9 fefd 	bl	80033bc <HAL_InitTick>
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d043      	beq.n	8009650 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	e249      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d023      	beq.n	800961c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80095d4:	4b3d      	ldr	r3, [pc, #244]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a3c      	ldr	r2, [pc, #240]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80095da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095e0:	f7fa fbba 	bl	8003d58 <HAL_GetTick>
 80095e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095e6:	e008      	b.n	80095fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095e8:	f7fa fbb6 	bl	8003d58 <HAL_GetTick>
 80095ec:	4602      	mov	r2, r0
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d901      	bls.n	80095fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e232      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095fa:	4b34      	ldr	r3, [pc, #208]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009602:	2b00      	cmp	r3, #0
 8009604:	d0f0      	beq.n	80095e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009606:	4b31      	ldr	r3, [pc, #196]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	691b      	ldr	r3, [r3, #16]
 8009612:	061b      	lsls	r3, r3, #24
 8009614:	492d      	ldr	r1, [pc, #180]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009616:	4313      	orrs	r3, r2
 8009618:	604b      	str	r3, [r1, #4]
 800961a:	e01a      	b.n	8009652 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800961c:	4b2b      	ldr	r3, [pc, #172]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a2a      	ldr	r2, [pc, #168]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009622:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009626:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009628:	f7fa fb96 	bl	8003d58 <HAL_GetTick>
 800962c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800962e:	e008      	b.n	8009642 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009630:	f7fa fb92 	bl	8003d58 <HAL_GetTick>
 8009634:	4602      	mov	r2, r0
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	1ad3      	subs	r3, r2, r3
 800963a:	2b02      	cmp	r3, #2
 800963c:	d901      	bls.n	8009642 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800963e:	2303      	movs	r3, #3
 8009640:	e20e      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009642:	4b22      	ldr	r3, [pc, #136]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1f0      	bne.n	8009630 <HAL_RCC_OscConfig+0x1e0>
 800964e:	e000      	b.n	8009652 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009650:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f003 0308 	and.w	r3, r3, #8
 800965a:	2b00      	cmp	r3, #0
 800965c:	d041      	beq.n	80096e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	695b      	ldr	r3, [r3, #20]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d01c      	beq.n	80096a0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009666:	4b19      	ldr	r3, [pc, #100]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800966c:	4a17      	ldr	r2, [pc, #92]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 800966e:	f043 0301 	orr.w	r3, r3, #1
 8009672:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009676:	f7fa fb6f 	bl	8003d58 <HAL_GetTick>
 800967a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800967c:	e008      	b.n	8009690 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800967e:	f7fa fb6b 	bl	8003d58 <HAL_GetTick>
 8009682:	4602      	mov	r2, r0
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	1ad3      	subs	r3, r2, r3
 8009688:	2b02      	cmp	r3, #2
 800968a:	d901      	bls.n	8009690 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e1e7      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009690:	4b0e      	ldr	r3, [pc, #56]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 8009692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009696:	f003 0302 	and.w	r3, r3, #2
 800969a:	2b00      	cmp	r3, #0
 800969c:	d0ef      	beq.n	800967e <HAL_RCC_OscConfig+0x22e>
 800969e:	e020      	b.n	80096e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096a0:	4b0a      	ldr	r3, [pc, #40]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80096a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096a6:	4a09      	ldr	r2, [pc, #36]	@ (80096cc <HAL_RCC_OscConfig+0x27c>)
 80096a8:	f023 0301 	bic.w	r3, r3, #1
 80096ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096b0:	f7fa fb52 	bl	8003d58 <HAL_GetTick>
 80096b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80096b6:	e00d      	b.n	80096d4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096b8:	f7fa fb4e 	bl	8003d58 <HAL_GetTick>
 80096bc:	4602      	mov	r2, r0
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	1ad3      	subs	r3, r2, r3
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d906      	bls.n	80096d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80096c6:	2303      	movs	r3, #3
 80096c8:	e1ca      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
 80096ca:	bf00      	nop
 80096cc:	40021000 	.word	0x40021000
 80096d0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80096d4:	4b8c      	ldr	r3, [pc, #560]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80096d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096da:	f003 0302 	and.w	r3, r3, #2
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d1ea      	bne.n	80096b8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f003 0304 	and.w	r3, r3, #4
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 80a6 	beq.w	800983c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80096f0:	2300      	movs	r3, #0
 80096f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80096f4:	4b84      	ldr	r3, [pc, #528]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80096f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d101      	bne.n	8009704 <HAL_RCC_OscConfig+0x2b4>
 8009700:	2301      	movs	r3, #1
 8009702:	e000      	b.n	8009706 <HAL_RCC_OscConfig+0x2b6>
 8009704:	2300      	movs	r3, #0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00d      	beq.n	8009726 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800970a:	4b7f      	ldr	r3, [pc, #508]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800970c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800970e:	4a7e      	ldr	r2, [pc, #504]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009714:	6593      	str	r3, [r2, #88]	@ 0x58
 8009716:	4b7c      	ldr	r3, [pc, #496]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800971a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800971e:	60fb      	str	r3, [r7, #12]
 8009720:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009722:	2301      	movs	r3, #1
 8009724:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009726:	4b79      	ldr	r3, [pc, #484]	@ (800990c <HAL_RCC_OscConfig+0x4bc>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800972e:	2b00      	cmp	r3, #0
 8009730:	d118      	bne.n	8009764 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009732:	4b76      	ldr	r3, [pc, #472]	@ (800990c <HAL_RCC_OscConfig+0x4bc>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a75      	ldr	r2, [pc, #468]	@ (800990c <HAL_RCC_OscConfig+0x4bc>)
 8009738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800973c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800973e:	f7fa fb0b 	bl	8003d58 <HAL_GetTick>
 8009742:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009744:	e008      	b.n	8009758 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009746:	f7fa fb07 	bl	8003d58 <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	2b02      	cmp	r3, #2
 8009752:	d901      	bls.n	8009758 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009754:	2303      	movs	r3, #3
 8009756:	e183      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009758:	4b6c      	ldr	r3, [pc, #432]	@ (800990c <HAL_RCC_OscConfig+0x4bc>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009760:	2b00      	cmp	r3, #0
 8009762:	d0f0      	beq.n	8009746 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	2b01      	cmp	r3, #1
 800976a:	d108      	bne.n	800977e <HAL_RCC_OscConfig+0x32e>
 800976c:	4b66      	ldr	r3, [pc, #408]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800976e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009772:	4a65      	ldr	r2, [pc, #404]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009774:	f043 0301 	orr.w	r3, r3, #1
 8009778:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800977c:	e024      	b.n	80097c8 <HAL_RCC_OscConfig+0x378>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	2b05      	cmp	r3, #5
 8009784:	d110      	bne.n	80097a8 <HAL_RCC_OscConfig+0x358>
 8009786:	4b60      	ldr	r3, [pc, #384]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800978c:	4a5e      	ldr	r2, [pc, #376]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800978e:	f043 0304 	orr.w	r3, r3, #4
 8009792:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009796:	4b5c      	ldr	r3, [pc, #368]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800979c:	4a5a      	ldr	r2, [pc, #360]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800979e:	f043 0301 	orr.w	r3, r3, #1
 80097a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097a6:	e00f      	b.n	80097c8 <HAL_RCC_OscConfig+0x378>
 80097a8:	4b57      	ldr	r3, [pc, #348]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80097aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097ae:	4a56      	ldr	r2, [pc, #344]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80097b0:	f023 0301 	bic.w	r3, r3, #1
 80097b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097b8:	4b53      	ldr	r3, [pc, #332]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80097ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097be:	4a52      	ldr	r2, [pc, #328]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80097c0:	f023 0304 	bic.w	r3, r3, #4
 80097c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d016      	beq.n	80097fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097d0:	f7fa fac2 	bl	8003d58 <HAL_GetTick>
 80097d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80097d6:	e00a      	b.n	80097ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80097d8:	f7fa fabe 	bl	8003d58 <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d901      	bls.n	80097ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e138      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80097ee:	4b46      	ldr	r3, [pc, #280]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80097f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f4:	f003 0302 	and.w	r3, r3, #2
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d0ed      	beq.n	80097d8 <HAL_RCC_OscConfig+0x388>
 80097fc:	e015      	b.n	800982a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097fe:	f7fa faab 	bl	8003d58 <HAL_GetTick>
 8009802:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009804:	e00a      	b.n	800981c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009806:	f7fa faa7 	bl	8003d58 <HAL_GetTick>
 800980a:	4602      	mov	r2, r0
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	1ad3      	subs	r3, r2, r3
 8009810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009814:	4293      	cmp	r3, r2
 8009816:	d901      	bls.n	800981c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e121      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800981c:	4b3a      	ldr	r3, [pc, #232]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800981e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009822:	f003 0302 	and.w	r3, r3, #2
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1ed      	bne.n	8009806 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800982a:	7ffb      	ldrb	r3, [r7, #31]
 800982c:	2b01      	cmp	r3, #1
 800982e:	d105      	bne.n	800983c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009830:	4b35      	ldr	r3, [pc, #212]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009834:	4a34      	ldr	r2, [pc, #208]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800983a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f003 0320 	and.w	r3, r3, #32
 8009844:	2b00      	cmp	r3, #0
 8009846:	d03c      	beq.n	80098c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	699b      	ldr	r3, [r3, #24]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d01c      	beq.n	800988a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009850:	4b2d      	ldr	r3, [pc, #180]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009852:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009856:	4a2c      	ldr	r2, [pc, #176]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009858:	f043 0301 	orr.w	r3, r3, #1
 800985c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009860:	f7fa fa7a 	bl	8003d58 <HAL_GetTick>
 8009864:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009866:	e008      	b.n	800987a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009868:	f7fa fa76 	bl	8003d58 <HAL_GetTick>
 800986c:	4602      	mov	r2, r0
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	1ad3      	subs	r3, r2, r3
 8009872:	2b02      	cmp	r3, #2
 8009874:	d901      	bls.n	800987a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009876:	2303      	movs	r3, #3
 8009878:	e0f2      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800987a:	4b23      	ldr	r3, [pc, #140]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800987c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009880:	f003 0302 	and.w	r3, r3, #2
 8009884:	2b00      	cmp	r3, #0
 8009886:	d0ef      	beq.n	8009868 <HAL_RCC_OscConfig+0x418>
 8009888:	e01b      	b.n	80098c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800988a:	4b1f      	ldr	r3, [pc, #124]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 800988c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009890:	4a1d      	ldr	r2, [pc, #116]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 8009892:	f023 0301 	bic.w	r3, r3, #1
 8009896:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800989a:	f7fa fa5d 	bl	8003d58 <HAL_GetTick>
 800989e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80098a0:	e008      	b.n	80098b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098a2:	f7fa fa59 	bl	8003d58 <HAL_GetTick>
 80098a6:	4602      	mov	r2, r0
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d901      	bls.n	80098b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80098b0:	2303      	movs	r3, #3
 80098b2:	e0d5      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80098b4:	4b14      	ldr	r3, [pc, #80]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80098b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098ba:	f003 0302 	and.w	r3, r3, #2
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d1ef      	bne.n	80098a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	69db      	ldr	r3, [r3, #28]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	f000 80c9 	beq.w	8009a5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80098cc:	4b0e      	ldr	r3, [pc, #56]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	f003 030c 	and.w	r3, r3, #12
 80098d4:	2b0c      	cmp	r3, #12
 80098d6:	f000 8083 	beq.w	80099e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	69db      	ldr	r3, [r3, #28]
 80098de:	2b02      	cmp	r3, #2
 80098e0:	d15e      	bne.n	80099a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098e2:	4b09      	ldr	r3, [pc, #36]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a08      	ldr	r2, [pc, #32]	@ (8009908 <HAL_RCC_OscConfig+0x4b8>)
 80098e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098ee:	f7fa fa33 	bl	8003d58 <HAL_GetTick>
 80098f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80098f4:	e00c      	b.n	8009910 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098f6:	f7fa fa2f 	bl	8003d58 <HAL_GetTick>
 80098fa:	4602      	mov	r2, r0
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	1ad3      	subs	r3, r2, r3
 8009900:	2b02      	cmp	r3, #2
 8009902:	d905      	bls.n	8009910 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009904:	2303      	movs	r3, #3
 8009906:	e0ab      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
 8009908:	40021000 	.word	0x40021000
 800990c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009910:	4b55      	ldr	r3, [pc, #340]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009918:	2b00      	cmp	r3, #0
 800991a:	d1ec      	bne.n	80098f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800991c:	4b52      	ldr	r3, [pc, #328]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 800991e:	68da      	ldr	r2, [r3, #12]
 8009920:	4b52      	ldr	r3, [pc, #328]	@ (8009a6c <HAL_RCC_OscConfig+0x61c>)
 8009922:	4013      	ands	r3, r2
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	6a11      	ldr	r1, [r2, #32]
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800992c:	3a01      	subs	r2, #1
 800992e:	0112      	lsls	r2, r2, #4
 8009930:	4311      	orrs	r1, r2
 8009932:	687a      	ldr	r2, [r7, #4]
 8009934:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009936:	0212      	lsls	r2, r2, #8
 8009938:	4311      	orrs	r1, r2
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800993e:	0852      	lsrs	r2, r2, #1
 8009940:	3a01      	subs	r2, #1
 8009942:	0552      	lsls	r2, r2, #21
 8009944:	4311      	orrs	r1, r2
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800994a:	0852      	lsrs	r2, r2, #1
 800994c:	3a01      	subs	r2, #1
 800994e:	0652      	lsls	r2, r2, #25
 8009950:	4311      	orrs	r1, r2
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009956:	06d2      	lsls	r2, r2, #27
 8009958:	430a      	orrs	r2, r1
 800995a:	4943      	ldr	r1, [pc, #268]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 800995c:	4313      	orrs	r3, r2
 800995e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009960:	4b41      	ldr	r3, [pc, #260]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a40      	ldr	r2, [pc, #256]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 8009966:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800996a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800996c:	4b3e      	ldr	r3, [pc, #248]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 800996e:	68db      	ldr	r3, [r3, #12]
 8009970:	4a3d      	ldr	r2, [pc, #244]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 8009972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009976:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009978:	f7fa f9ee 	bl	8003d58 <HAL_GetTick>
 800997c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800997e:	e008      	b.n	8009992 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009980:	f7fa f9ea 	bl	8003d58 <HAL_GetTick>
 8009984:	4602      	mov	r2, r0
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	2b02      	cmp	r3, #2
 800998c:	d901      	bls.n	8009992 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800998e:	2303      	movs	r3, #3
 8009990:	e066      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009992:	4b35      	ldr	r3, [pc, #212]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800999a:	2b00      	cmp	r3, #0
 800999c:	d0f0      	beq.n	8009980 <HAL_RCC_OscConfig+0x530>
 800999e:	e05e      	b.n	8009a5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099a0:	4b31      	ldr	r3, [pc, #196]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a30      	ldr	r2, [pc, #192]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 80099a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099ac:	f7fa f9d4 	bl	8003d58 <HAL_GetTick>
 80099b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099b2:	e008      	b.n	80099c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099b4:	f7fa f9d0 	bl	8003d58 <HAL_GetTick>
 80099b8:	4602      	mov	r2, r0
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	1ad3      	subs	r3, r2, r3
 80099be:	2b02      	cmp	r3, #2
 80099c0:	d901      	bls.n	80099c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80099c2:	2303      	movs	r3, #3
 80099c4:	e04c      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099c6:	4b28      	ldr	r3, [pc, #160]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d1f0      	bne.n	80099b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80099d2:	4b25      	ldr	r3, [pc, #148]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 80099d4:	68da      	ldr	r2, [r3, #12]
 80099d6:	4924      	ldr	r1, [pc, #144]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 80099d8:	4b25      	ldr	r3, [pc, #148]	@ (8009a70 <HAL_RCC_OscConfig+0x620>)
 80099da:	4013      	ands	r3, r2
 80099dc:	60cb      	str	r3, [r1, #12]
 80099de:	e03e      	b.n	8009a5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	69db      	ldr	r3, [r3, #28]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d101      	bne.n	80099ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80099e8:	2301      	movs	r3, #1
 80099ea:	e039      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80099ec:	4b1e      	ldr	r3, [pc, #120]	@ (8009a68 <HAL_RCC_OscConfig+0x618>)
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f003 0203 	and.w	r2, r3, #3
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d12c      	bne.n	8009a5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d123      	bne.n	8009a5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d11b      	bne.n	8009a5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a2e:	429a      	cmp	r2, r3
 8009a30:	d113      	bne.n	8009a5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a3c:	085b      	lsrs	r3, r3, #1
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d109      	bne.n	8009a5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a50:	085b      	lsrs	r3, r3, #1
 8009a52:	3b01      	subs	r3, #1
 8009a54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d001      	beq.n	8009a5e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e000      	b.n	8009a60 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3720      	adds	r7, #32
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}
 8009a68:	40021000 	.word	0x40021000
 8009a6c:	019f800c 	.word	0x019f800c
 8009a70:	feeefffc 	.word	0xfeeefffc

08009a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b086      	sub	sp, #24
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
 8009a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d101      	bne.n	8009a8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	e11e      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009a8c:	4b91      	ldr	r3, [pc, #580]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f003 030f 	and.w	r3, r3, #15
 8009a94:	683a      	ldr	r2, [r7, #0]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d910      	bls.n	8009abc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a9a:	4b8e      	ldr	r3, [pc, #568]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f023 020f 	bic.w	r2, r3, #15
 8009aa2:	498c      	ldr	r1, [pc, #560]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009aaa:	4b8a      	ldr	r3, [pc, #552]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f003 030f 	and.w	r3, r3, #15
 8009ab2:	683a      	ldr	r2, [r7, #0]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d001      	beq.n	8009abc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e106      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 0301 	and.w	r3, r3, #1
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d073      	beq.n	8009bb0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	2b03      	cmp	r3, #3
 8009ace:	d129      	bne.n	8009b24 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ad0:	4b81      	ldr	r3, [pc, #516]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d101      	bne.n	8009ae0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	e0f4      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009ae0:	f000 f9ba 	bl	8009e58 <RCC_GetSysClockFreqFromPLLSource>
 8009ae4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	4a7c      	ldr	r2, [pc, #496]	@ (8009cdc <HAL_RCC_ClockConfig+0x268>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d93f      	bls.n	8009b6e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009aee:	4b7a      	ldr	r3, [pc, #488]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d009      	beq.n	8009b0e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d033      	beq.n	8009b6e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d12f      	bne.n	8009b6e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b0e:	4b72      	ldr	r3, [pc, #456]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b10:	689b      	ldr	r3, [r3, #8]
 8009b12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b16:	4a70      	ldr	r2, [pc, #448]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b1c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009b1e:	2380      	movs	r3, #128	@ 0x80
 8009b20:	617b      	str	r3, [r7, #20]
 8009b22:	e024      	b.n	8009b6e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	2b02      	cmp	r3, #2
 8009b2a:	d107      	bne.n	8009b3c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b2c:	4b6a      	ldr	r3, [pc, #424]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d109      	bne.n	8009b4c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e0c6      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b3c:	4b66      	ldr	r3, [pc, #408]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e0be      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009b4c:	f000 f8ce 	bl	8009cec <HAL_RCC_GetSysClockFreq>
 8009b50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	4a61      	ldr	r2, [pc, #388]	@ (8009cdc <HAL_RCC_ClockConfig+0x268>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d909      	bls.n	8009b6e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b5a:	4b5f      	ldr	r3, [pc, #380]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b62:	4a5d      	ldr	r2, [pc, #372]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b68:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009b6a:	2380      	movs	r3, #128	@ 0x80
 8009b6c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009b6e:	4b5a      	ldr	r3, [pc, #360]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	f023 0203 	bic.w	r2, r3, #3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	4957      	ldr	r1, [pc, #348]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b80:	f7fa f8ea 	bl	8003d58 <HAL_GetTick>
 8009b84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009b86:	e00a      	b.n	8009b9e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009b88:	f7fa f8e6 	bl	8003d58 <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d901      	bls.n	8009b9e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e095      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009ba0:	689b      	ldr	r3, [r3, #8]
 8009ba2:	f003 020c 	and.w	r2, r3, #12
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d1eb      	bne.n	8009b88 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f003 0302 	and.w	r3, r3, #2
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d023      	beq.n	8009c04 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f003 0304 	and.w	r3, r3, #4
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d005      	beq.n	8009bd4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009bc8:	4b43      	ldr	r3, [pc, #268]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	4a42      	ldr	r2, [pc, #264]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009bce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009bd2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0308 	and.w	r3, r3, #8
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d007      	beq.n	8009bf0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009be0:	4b3d      	ldr	r3, [pc, #244]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009be8:	4a3b      	ldr	r2, [pc, #236]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009bea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009bee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009bf0:	4b39      	ldr	r3, [pc, #228]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	4936      	ldr	r1, [pc, #216]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	608b      	str	r3, [r1, #8]
 8009c02:	e008      	b.n	8009c16 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	2b80      	cmp	r3, #128	@ 0x80
 8009c08:	d105      	bne.n	8009c16 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009c0a:	4b33      	ldr	r3, [pc, #204]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	4a32      	ldr	r2, [pc, #200]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009c10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c14:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c16:	4b2f      	ldr	r3, [pc, #188]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f003 030f 	and.w	r3, r3, #15
 8009c1e:	683a      	ldr	r2, [r7, #0]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d21d      	bcs.n	8009c60 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c24:	4b2b      	ldr	r3, [pc, #172]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f023 020f 	bic.w	r2, r3, #15
 8009c2c:	4929      	ldr	r1, [pc, #164]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	4313      	orrs	r3, r2
 8009c32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009c34:	f7fa f890 	bl	8003d58 <HAL_GetTick>
 8009c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c3a:	e00a      	b.n	8009c52 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c3c:	f7fa f88c 	bl	8003d58 <HAL_GetTick>
 8009c40:	4602      	mov	r2, r0
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	1ad3      	subs	r3, r2, r3
 8009c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d901      	bls.n	8009c52 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	e03b      	b.n	8009cca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c52:	4b20      	ldr	r3, [pc, #128]	@ (8009cd4 <HAL_RCC_ClockConfig+0x260>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f003 030f 	and.w	r3, r3, #15
 8009c5a:	683a      	ldr	r2, [r7, #0]
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	d1ed      	bne.n	8009c3c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 0304 	and.w	r3, r3, #4
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d008      	beq.n	8009c7e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	4917      	ldr	r1, [pc, #92]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f003 0308 	and.w	r3, r3, #8
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d009      	beq.n	8009c9e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009c8a:	4b13      	ldr	r3, [pc, #76]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	691b      	ldr	r3, [r3, #16]
 8009c96:	00db      	lsls	r3, r3, #3
 8009c98:	490f      	ldr	r1, [pc, #60]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009c9e:	f000 f825 	bl	8009cec <HAL_RCC_GetSysClockFreq>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8009cd8 <HAL_RCC_ClockConfig+0x264>)
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	091b      	lsrs	r3, r3, #4
 8009caa:	f003 030f 	and.w	r3, r3, #15
 8009cae:	490c      	ldr	r1, [pc, #48]	@ (8009ce0 <HAL_RCC_ClockConfig+0x26c>)
 8009cb0:	5ccb      	ldrb	r3, [r1, r3]
 8009cb2:	f003 031f 	and.w	r3, r3, #31
 8009cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8009cba:	4a0a      	ldr	r2, [pc, #40]	@ (8009ce4 <HAL_RCC_ClockConfig+0x270>)
 8009cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8009ce8 <HAL_RCC_ClockConfig+0x274>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7f9 fb7a 	bl	80033bc <HAL_InitTick>
 8009cc8:	4603      	mov	r3, r0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3718      	adds	r7, #24
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	40022000 	.word	0x40022000
 8009cd8:	40021000 	.word	0x40021000
 8009cdc:	04c4b400 	.word	0x04c4b400
 8009ce0:	08024454 	.word	0x08024454
 8009ce4:	20000004 	.word	0x20000004
 8009ce8:	20000008 	.word	0x20000008

08009cec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b087      	sub	sp, #28
 8009cf0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009cf2:	4b2c      	ldr	r3, [pc, #176]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	f003 030c 	and.w	r3, r3, #12
 8009cfa:	2b04      	cmp	r3, #4
 8009cfc:	d102      	bne.n	8009d04 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8009da8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d00:	613b      	str	r3, [r7, #16]
 8009d02:	e047      	b.n	8009d94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009d04:	4b27      	ldr	r3, [pc, #156]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d06:	689b      	ldr	r3, [r3, #8]
 8009d08:	f003 030c 	and.w	r3, r3, #12
 8009d0c:	2b08      	cmp	r3, #8
 8009d0e:	d102      	bne.n	8009d16 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009d10:	4b26      	ldr	r3, [pc, #152]	@ (8009dac <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d12:	613b      	str	r3, [r7, #16]
 8009d14:	e03e      	b.n	8009d94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009d16:	4b23      	ldr	r3, [pc, #140]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	f003 030c 	and.w	r3, r3, #12
 8009d1e:	2b0c      	cmp	r3, #12
 8009d20:	d136      	bne.n	8009d90 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009d22:	4b20      	ldr	r3, [pc, #128]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	f003 0303 	and.w	r3, r3, #3
 8009d2a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	091b      	lsrs	r3, r3, #4
 8009d32:	f003 030f 	and.w	r3, r3, #15
 8009d36:	3301      	adds	r3, #1
 8009d38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b03      	cmp	r3, #3
 8009d3e:	d10c      	bne.n	8009d5a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009d40:	4a1a      	ldr	r2, [pc, #104]	@ (8009dac <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d48:	4a16      	ldr	r2, [pc, #88]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d4a:	68d2      	ldr	r2, [r2, #12]
 8009d4c:	0a12      	lsrs	r2, r2, #8
 8009d4e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009d52:	fb02 f303 	mul.w	r3, r2, r3
 8009d56:	617b      	str	r3, [r7, #20]
      break;
 8009d58:	e00c      	b.n	8009d74 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009d5a:	4a13      	ldr	r2, [pc, #76]	@ (8009da8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d62:	4a10      	ldr	r2, [pc, #64]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d64:	68d2      	ldr	r2, [r2, #12]
 8009d66:	0a12      	lsrs	r2, r2, #8
 8009d68:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009d6c:	fb02 f303 	mul.w	r3, r2, r3
 8009d70:	617b      	str	r3, [r7, #20]
      break;
 8009d72:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009d74:	4b0b      	ldr	r3, [pc, #44]	@ (8009da4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	0e5b      	lsrs	r3, r3, #25
 8009d7a:	f003 0303 	and.w	r3, r3, #3
 8009d7e:	3301      	adds	r3, #1
 8009d80:	005b      	lsls	r3, r3, #1
 8009d82:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d8c:	613b      	str	r3, [r7, #16]
 8009d8e:	e001      	b.n	8009d94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009d90:	2300      	movs	r3, #0
 8009d92:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009d94:	693b      	ldr	r3, [r7, #16]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	371c      	adds	r7, #28
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
 8009da2:	bf00      	nop
 8009da4:	40021000 	.word	0x40021000
 8009da8:	00f42400 	.word	0x00f42400
 8009dac:	007a1200 	.word	0x007a1200

08009db0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009db0:	b480      	push	{r7}
 8009db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009db4:	4b03      	ldr	r3, [pc, #12]	@ (8009dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8009db6:	681b      	ldr	r3, [r3, #0]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	20000004 	.word	0x20000004

08009dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009dcc:	f7ff fff0 	bl	8009db0 <HAL_RCC_GetHCLKFreq>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	4b06      	ldr	r3, [pc, #24]	@ (8009dec <HAL_RCC_GetPCLK2Freq+0x24>)
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	0adb      	lsrs	r3, r3, #11
 8009dd8:	f003 0307 	and.w	r3, r3, #7
 8009ddc:	4904      	ldr	r1, [pc, #16]	@ (8009df0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009dde:	5ccb      	ldrb	r3, [r1, r3]
 8009de0:	f003 031f 	and.w	r3, r3, #31
 8009de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	40021000 	.word	0x40021000
 8009df0:	08024464 	.word	0x08024464

08009df4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	220f      	movs	r2, #15
 8009e02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009e04:	4b12      	ldr	r3, [pc, #72]	@ (8009e50 <HAL_RCC_GetClockConfig+0x5c>)
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	f003 0203 	and.w	r2, r3, #3
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009e10:	4b0f      	ldr	r3, [pc, #60]	@ (8009e50 <HAL_RCC_GetClockConfig+0x5c>)
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009e50 <HAL_RCC_GetClockConfig+0x5c>)
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8009e28:	4b09      	ldr	r3, [pc, #36]	@ (8009e50 <HAL_RCC_GetClockConfig+0x5c>)
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	08db      	lsrs	r3, r3, #3
 8009e2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8009e36:	4b07      	ldr	r3, [pc, #28]	@ (8009e54 <HAL_RCC_GetClockConfig+0x60>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 020f 	and.w	r2, r3, #15
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	601a      	str	r2, [r3, #0]
}
 8009e42:	bf00      	nop
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	40021000 	.word	0x40021000
 8009e54:	40022000 	.word	0x40022000

08009e58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b087      	sub	sp, #28
 8009e5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8009ed8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	f003 0303 	and.w	r3, r3, #3
 8009e66:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009e68:	4b1b      	ldr	r3, [pc, #108]	@ (8009ed8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	091b      	lsrs	r3, r3, #4
 8009e6e:	f003 030f 	and.w	r3, r3, #15
 8009e72:	3301      	adds	r3, #1
 8009e74:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	2b03      	cmp	r3, #3
 8009e7a:	d10c      	bne.n	8009e96 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e7c:	4a17      	ldr	r2, [pc, #92]	@ (8009edc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e84:	4a14      	ldr	r2, [pc, #80]	@ (8009ed8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e86:	68d2      	ldr	r2, [r2, #12]
 8009e88:	0a12      	lsrs	r2, r2, #8
 8009e8a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009e8e:	fb02 f303 	mul.w	r3, r2, r3
 8009e92:	617b      	str	r3, [r7, #20]
    break;
 8009e94:	e00c      	b.n	8009eb0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e96:	4a12      	ldr	r2, [pc, #72]	@ (8009ee0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8009ed8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009ea0:	68d2      	ldr	r2, [r2, #12]
 8009ea2:	0a12      	lsrs	r2, r2, #8
 8009ea4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009ea8:	fb02 f303 	mul.w	r3, r2, r3
 8009eac:	617b      	str	r3, [r7, #20]
    break;
 8009eae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009eb0:	4b09      	ldr	r3, [pc, #36]	@ (8009ed8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009eb2:	68db      	ldr	r3, [r3, #12]
 8009eb4:	0e5b      	lsrs	r3, r3, #25
 8009eb6:	f003 0303 	and.w	r3, r3, #3
 8009eba:	3301      	adds	r3, #1
 8009ebc:	005b      	lsls	r3, r3, #1
 8009ebe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009ec0:	697a      	ldr	r2, [r7, #20]
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ec8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009eca:	687b      	ldr	r3, [r7, #4]
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	371c      	adds	r7, #28
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr
 8009ed8:	40021000 	.word	0x40021000
 8009edc:	007a1200 	.word	0x007a1200
 8009ee0:	00f42400 	.word	0x00f42400

08009ee4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b086      	sub	sp, #24
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009eec:	2300      	movs	r3, #0
 8009eee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	f000 8098 	beq.w	800a032 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f02:	2300      	movs	r3, #0
 8009f04:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f06:	4b43      	ldr	r3, [pc, #268]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d10d      	bne.n	8009f2e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f12:	4b40      	ldr	r3, [pc, #256]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f16:	4a3f      	ldr	r2, [pc, #252]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f1e:	4b3d      	ldr	r3, [pc, #244]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f26:	60bb      	str	r3, [r7, #8]
 8009f28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f2e:	4b3a      	ldr	r3, [pc, #232]	@ (800a018 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a39      	ldr	r2, [pc, #228]	@ (800a018 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f38:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f3a:	f7f9 ff0d 	bl	8003d58 <HAL_GetTick>
 8009f3e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f40:	e009      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f42:	f7f9 ff09 	bl	8003d58 <HAL_GetTick>
 8009f46:	4602      	mov	r2, r0
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	1ad3      	subs	r3, r2, r3
 8009f4c:	2b02      	cmp	r3, #2
 8009f4e:	d902      	bls.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009f50:	2303      	movs	r3, #3
 8009f52:	74fb      	strb	r3, [r7, #19]
        break;
 8009f54:	e005      	b.n	8009f62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f56:	4b30      	ldr	r3, [pc, #192]	@ (800a018 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0ef      	beq.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009f62:	7cfb      	ldrb	r3, [r7, #19]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d159      	bne.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009f68:	4b2a      	ldr	r3, [pc, #168]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f72:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d01e      	beq.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f7e:	697a      	ldr	r2, [r7, #20]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d019      	beq.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009f84:	4b23      	ldr	r3, [pc, #140]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f90:	4b20      	ldr	r3, [pc, #128]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f96:	4a1f      	ldr	r2, [pc, #124]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009fa0:	4b1c      	ldr	r3, [pc, #112]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fa6:	4a1b      	ldr	r2, [pc, #108]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009fb0:	4a18      	ldr	r2, [pc, #96]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	f003 0301 	and.w	r3, r3, #1
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d016      	beq.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fc2:	f7f9 fec9 	bl	8003d58 <HAL_GetTick>
 8009fc6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fc8:	e00b      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fca:	f7f9 fec5 	bl	8003d58 <HAL_GetTick>
 8009fce:	4602      	mov	r2, r0
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	1ad3      	subs	r3, r2, r3
 8009fd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d902      	bls.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	74fb      	strb	r3, [r7, #19]
            break;
 8009fe0:	e006      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fe2:	4b0c      	ldr	r3, [pc, #48]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fe8:	f003 0302 	and.w	r3, r3, #2
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d0ec      	beq.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009ff0:	7cfb      	ldrb	r3, [r7, #19]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d10b      	bne.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ff6:	4b07      	ldr	r3, [pc, #28]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ffc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a004:	4903      	ldr	r1, [pc, #12]	@ (800a014 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a006:	4313      	orrs	r3, r2
 800a008:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a00c:	e008      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a00e:	7cfb      	ldrb	r3, [r7, #19]
 800a010:	74bb      	strb	r3, [r7, #18]
 800a012:	e005      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a014:	40021000 	.word	0x40021000
 800a018:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a01c:	7cfb      	ldrb	r3, [r7, #19]
 800a01e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a020:	7c7b      	ldrb	r3, [r7, #17]
 800a022:	2b01      	cmp	r3, #1
 800a024:	d105      	bne.n	800a032 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a026:	4ba7      	ldr	r3, [pc, #668]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a02a:	4aa6      	ldr	r2, [pc, #664]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a02c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a030:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d00a      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a03e:	4ba1      	ldr	r3, [pc, #644]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a044:	f023 0203 	bic.w	r2, r3, #3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	499d      	ldr	r1, [pc, #628]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a04e:	4313      	orrs	r3, r2
 800a050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f003 0302 	and.w	r3, r3, #2
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d00a      	beq.n	800a076 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a060:	4b98      	ldr	r3, [pc, #608]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a066:	f023 020c 	bic.w	r2, r3, #12
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	4995      	ldr	r1, [pc, #596]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a070:	4313      	orrs	r3, r2
 800a072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 0304 	and.w	r3, r3, #4
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00a      	beq.n	800a098 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a082:	4b90      	ldr	r3, [pc, #576]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a088:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	498c      	ldr	r1, [pc, #560]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a092:	4313      	orrs	r3, r2
 800a094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f003 0308 	and.w	r3, r3, #8
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d00a      	beq.n	800a0ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a0a4:	4b87      	ldr	r3, [pc, #540]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	4984      	ldr	r1, [pc, #528]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f003 0310 	and.w	r3, r3, #16
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d00a      	beq.n	800a0dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a0c6:	4b7f      	ldr	r3, [pc, #508]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	695b      	ldr	r3, [r3, #20]
 800a0d4:	497b      	ldr	r1, [pc, #492]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 0320 	and.w	r3, r3, #32
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d00a      	beq.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a0e8:	4b76      	ldr	r3, [pc, #472]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	4973      	ldr	r1, [pc, #460]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a106:	2b00      	cmp	r3, #0
 800a108:	d00a      	beq.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a10a:	4b6e      	ldr	r3, [pc, #440]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a110:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	69db      	ldr	r3, [r3, #28]
 800a118:	496a      	ldr	r1, [pc, #424]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a11a:	4313      	orrs	r3, r2
 800a11c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00a      	beq.n	800a142 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a12c:	4b65      	ldr	r3, [pc, #404]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a12e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a132:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6a1b      	ldr	r3, [r3, #32]
 800a13a:	4962      	ldr	r1, [pc, #392]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a13c:	4313      	orrs	r3, r2
 800a13e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d00a      	beq.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a14e:	4b5d      	ldr	r3, [pc, #372]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a154:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a15c:	4959      	ldr	r1, [pc, #356]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a15e:	4313      	orrs	r3, r2
 800a160:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00a      	beq.n	800a186 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a170:	4b54      	ldr	r3, [pc, #336]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a176:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a17e:	4951      	ldr	r1, [pc, #324]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a180:	4313      	orrs	r3, r2
 800a182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d015      	beq.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a192:	4b4c      	ldr	r3, [pc, #304]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a198:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a0:	4948      	ldr	r1, [pc, #288]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1b0:	d105      	bne.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1b2:	4b44      	ldr	r3, [pc, #272]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1b4:	68db      	ldr	r3, [r3, #12]
 800a1b6:	4a43      	ldr	r2, [pc, #268]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1bc:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d015      	beq.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a1ca:	4b3e      	ldr	r3, [pc, #248]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1d8:	493a      	ldr	r1, [pc, #232]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1e8:	d105      	bne.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1ea:	4b36      	ldr	r3, [pc, #216]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	4a35      	ldr	r2, [pc, #212]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1f4:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d015      	beq.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a202:	4b30      	ldr	r3, [pc, #192]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a208:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a210:	492c      	ldr	r1, [pc, #176]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a212:	4313      	orrs	r3, r2
 800a214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a21c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a220:	d105      	bne.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a222:	4b28      	ldr	r3, [pc, #160]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	4a27      	ldr	r2, [pc, #156]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a228:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a22c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a236:	2b00      	cmp	r3, #0
 800a238:	d015      	beq.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a23a:	4b22      	ldr	r3, [pc, #136]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a23c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a240:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a248:	491e      	ldr	r1, [pc, #120]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a24a:	4313      	orrs	r3, r2
 800a24c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a254:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a258:	d105      	bne.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a25a:	4b1a      	ldr	r3, [pc, #104]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	4a19      	ldr	r2, [pc, #100]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a260:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a264:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d015      	beq.n	800a29e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a272:	4b14      	ldr	r3, [pc, #80]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a278:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a280:	4910      	ldr	r1, [pc, #64]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a282:	4313      	orrs	r3, r2
 800a284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a28c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a290:	d105      	bne.n	800a29e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a292:	4b0c      	ldr	r3, [pc, #48]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a294:	68db      	ldr	r3, [r3, #12]
 800a296:	4a0b      	ldr	r2, [pc, #44]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a298:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a29c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d018      	beq.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a2aa:	4b06      	ldr	r3, [pc, #24]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2b0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2b8:	4902      	ldr	r1, [pc, #8]	@ (800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	e001      	b.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800a2c4:	40021000 	.word	0x40021000
 800a2c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2ce:	d105      	bne.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a2d0:	4b21      	ldr	r3, [pc, #132]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	4a20      	ldr	r2, [pc, #128]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a2d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2da:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d015      	beq.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a2e8:	4b1b      	ldr	r3, [pc, #108]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a2ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ee:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2f6:	4918      	ldr	r1, [pc, #96]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a306:	d105      	bne.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a308:	4b13      	ldr	r3, [pc, #76]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a30a:	68db      	ldr	r3, [r3, #12]
 800a30c:	4a12      	ldr	r2, [pc, #72]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a30e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a312:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d015      	beq.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a320:	4b0d      	ldr	r3, [pc, #52]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a32e:	490a      	ldr	r1, [pc, #40]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a330:	4313      	orrs	r3, r2
 800a332:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a33a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a33e:	d105      	bne.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a340:	4b05      	ldr	r3, [pc, #20]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a342:	68db      	ldr	r3, [r3, #12]
 800a344:	4a04      	ldr	r2, [pc, #16]	@ (800a358 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a34a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a34c:	7cbb      	ldrb	r3, [r7, #18]
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3718      	adds	r7, #24
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop
 800a358:	40021000 	.word	0x40021000

0800a35c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d101      	bne.n	800a36e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	e049      	b.n	800a402 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b00      	cmp	r3, #0
 800a378:	d106      	bne.n	800a388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f841 	bl	800a40a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2202      	movs	r2, #2
 800a38c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681a      	ldr	r2, [r3, #0]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	3304      	adds	r3, #4
 800a398:	4619      	mov	r1, r3
 800a39a:	4610      	mov	r0, r2
 800a39c:	f000 fca0 	bl	800ace0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2201      	movs	r2, #1
 800a3dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3708      	adds	r7, #8
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a40a:	b480      	push	{r7}
 800a40c:	b083      	sub	sp, #12
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a412:	bf00      	nop
 800a414:	370c      	adds	r7, #12
 800a416:	46bd      	mov	sp, r7
 800a418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41c:	4770      	bx	lr
	...

0800a420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a420:	b480      	push	{r7}
 800a422:	b085      	sub	sp, #20
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b01      	cmp	r3, #1
 800a432:	d001      	beq.n	800a438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a434:	2301      	movs	r3, #1
 800a436:	e04f      	b.n	800a4d8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2202      	movs	r2, #2
 800a43c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	68da      	ldr	r2, [r3, #12]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f042 0201 	orr.w	r2, r2, #1
 800a44e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a23      	ldr	r2, [pc, #140]	@ (800a4e4 <HAL_TIM_Base_Start_IT+0xc4>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d01d      	beq.n	800a496 <HAL_TIM_Base_Start_IT+0x76>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a462:	d018      	beq.n	800a496 <HAL_TIM_Base_Start_IT+0x76>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a1f      	ldr	r2, [pc, #124]	@ (800a4e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d013      	beq.n	800a496 <HAL_TIM_Base_Start_IT+0x76>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a1e      	ldr	r2, [pc, #120]	@ (800a4ec <HAL_TIM_Base_Start_IT+0xcc>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d00e      	beq.n	800a496 <HAL_TIM_Base_Start_IT+0x76>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a1c      	ldr	r2, [pc, #112]	@ (800a4f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d009      	beq.n	800a496 <HAL_TIM_Base_Start_IT+0x76>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a1b      	ldr	r2, [pc, #108]	@ (800a4f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d004      	beq.n	800a496 <HAL_TIM_Base_Start_IT+0x76>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a19      	ldr	r2, [pc, #100]	@ (800a4f8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d115      	bne.n	800a4c2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	689a      	ldr	r2, [r3, #8]
 800a49c:	4b17      	ldr	r3, [pc, #92]	@ (800a4fc <HAL_TIM_Base_Start_IT+0xdc>)
 800a49e:	4013      	ands	r3, r2
 800a4a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2b06      	cmp	r3, #6
 800a4a6:	d015      	beq.n	800a4d4 <HAL_TIM_Base_Start_IT+0xb4>
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4ae:	d011      	beq.n	800a4d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	681a      	ldr	r2, [r3, #0]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f042 0201 	orr.w	r2, r2, #1
 800a4be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4c0:	e008      	b.n	800a4d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	681a      	ldr	r2, [r3, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f042 0201 	orr.w	r2, r2, #1
 800a4d0:	601a      	str	r2, [r3, #0]
 800a4d2:	e000      	b.n	800a4d6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3714      	adds	r7, #20
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr
 800a4e4:	40012c00 	.word	0x40012c00
 800a4e8:	40000400 	.word	0x40000400
 800a4ec:	40000800 	.word	0x40000800
 800a4f0:	40013400 	.word	0x40013400
 800a4f4:	40014000 	.word	0x40014000
 800a4f8:	40015000 	.word	0x40015000
 800a4fc:	00010007 	.word	0x00010007

0800a500 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d101      	bne.n	800a512 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a50e:	2301      	movs	r3, #1
 800a510:	e049      	b.n	800a5a6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d106      	bne.n	800a52c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f7f9 faa6 	bl	8003a78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2202      	movs	r2, #2
 800a530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681a      	ldr	r2, [r3, #0]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	3304      	adds	r3, #4
 800a53c:	4619      	mov	r1, r3
 800a53e:	4610      	mov	r0, r2
 800a540:	f000 fbce 	bl	800ace0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3708      	adds	r7, #8
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
	...

0800a5b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d109      	bne.n	800a5d4 <HAL_TIM_PWM_Start+0x24>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	bf14      	ite	ne
 800a5cc:	2301      	movne	r3, #1
 800a5ce:	2300      	moveq	r3, #0
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	e03c      	b.n	800a64e <HAL_TIM_PWM_Start+0x9e>
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	2b04      	cmp	r3, #4
 800a5d8:	d109      	bne.n	800a5ee <HAL_TIM_PWM_Start+0x3e>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	bf14      	ite	ne
 800a5e6:	2301      	movne	r3, #1
 800a5e8:	2300      	moveq	r3, #0
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	e02f      	b.n	800a64e <HAL_TIM_PWM_Start+0x9e>
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	2b08      	cmp	r3, #8
 800a5f2:	d109      	bne.n	800a608 <HAL_TIM_PWM_Start+0x58>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	bf14      	ite	ne
 800a600:	2301      	movne	r3, #1
 800a602:	2300      	moveq	r3, #0
 800a604:	b2db      	uxtb	r3, r3
 800a606:	e022      	b.n	800a64e <HAL_TIM_PWM_Start+0x9e>
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	2b0c      	cmp	r3, #12
 800a60c:	d109      	bne.n	800a622 <HAL_TIM_PWM_Start+0x72>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a614:	b2db      	uxtb	r3, r3
 800a616:	2b01      	cmp	r3, #1
 800a618:	bf14      	ite	ne
 800a61a:	2301      	movne	r3, #1
 800a61c:	2300      	moveq	r3, #0
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	e015      	b.n	800a64e <HAL_TIM_PWM_Start+0x9e>
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	2b10      	cmp	r3, #16
 800a626:	d109      	bne.n	800a63c <HAL_TIM_PWM_Start+0x8c>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	2b01      	cmp	r3, #1
 800a632:	bf14      	ite	ne
 800a634:	2301      	movne	r3, #1
 800a636:	2300      	moveq	r3, #0
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	e008      	b.n	800a64e <HAL_TIM_PWM_Start+0x9e>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a642:	b2db      	uxtb	r3, r3
 800a644:	2b01      	cmp	r3, #1
 800a646:	bf14      	ite	ne
 800a648:	2301      	movne	r3, #1
 800a64a:	2300      	moveq	r3, #0
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d001      	beq.n	800a656 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a652:	2301      	movs	r3, #1
 800a654:	e0a1      	b.n	800a79a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d104      	bne.n	800a666 <HAL_TIM_PWM_Start+0xb6>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2202      	movs	r2, #2
 800a660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a664:	e023      	b.n	800a6ae <HAL_TIM_PWM_Start+0xfe>
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	2b04      	cmp	r3, #4
 800a66a:	d104      	bne.n	800a676 <HAL_TIM_PWM_Start+0xc6>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2202      	movs	r2, #2
 800a670:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a674:	e01b      	b.n	800a6ae <HAL_TIM_PWM_Start+0xfe>
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	2b08      	cmp	r3, #8
 800a67a:	d104      	bne.n	800a686 <HAL_TIM_PWM_Start+0xd6>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2202      	movs	r2, #2
 800a680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a684:	e013      	b.n	800a6ae <HAL_TIM_PWM_Start+0xfe>
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	2b0c      	cmp	r3, #12
 800a68a:	d104      	bne.n	800a696 <HAL_TIM_PWM_Start+0xe6>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2202      	movs	r2, #2
 800a690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a694:	e00b      	b.n	800a6ae <HAL_TIM_PWM_Start+0xfe>
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	2b10      	cmp	r3, #16
 800a69a:	d104      	bne.n	800a6a6 <HAL_TIM_PWM_Start+0xf6>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2202      	movs	r2, #2
 800a6a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a6a4:	e003      	b.n	800a6ae <HAL_TIM_PWM_Start+0xfe>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2202      	movs	r2, #2
 800a6aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	6839      	ldr	r1, [r7, #0]
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f000 fee6 	bl	800b488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a38      	ldr	r2, [pc, #224]	@ (800a7a4 <HAL_TIM_PWM_Start+0x1f4>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d018      	beq.n	800a6f8 <HAL_TIM_PWM_Start+0x148>
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4a37      	ldr	r2, [pc, #220]	@ (800a7a8 <HAL_TIM_PWM_Start+0x1f8>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d013      	beq.n	800a6f8 <HAL_TIM_PWM_Start+0x148>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a35      	ldr	r2, [pc, #212]	@ (800a7ac <HAL_TIM_PWM_Start+0x1fc>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d00e      	beq.n	800a6f8 <HAL_TIM_PWM_Start+0x148>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	4a34      	ldr	r2, [pc, #208]	@ (800a7b0 <HAL_TIM_PWM_Start+0x200>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d009      	beq.n	800a6f8 <HAL_TIM_PWM_Start+0x148>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a32      	ldr	r2, [pc, #200]	@ (800a7b4 <HAL_TIM_PWM_Start+0x204>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d004      	beq.n	800a6f8 <HAL_TIM_PWM_Start+0x148>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	4a31      	ldr	r2, [pc, #196]	@ (800a7b8 <HAL_TIM_PWM_Start+0x208>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d101      	bne.n	800a6fc <HAL_TIM_PWM_Start+0x14c>
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e000      	b.n	800a6fe <HAL_TIM_PWM_Start+0x14e>
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d007      	beq.n	800a712 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a710:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	4a23      	ldr	r2, [pc, #140]	@ (800a7a4 <HAL_TIM_PWM_Start+0x1f4>)
 800a718:	4293      	cmp	r3, r2
 800a71a:	d01d      	beq.n	800a758 <HAL_TIM_PWM_Start+0x1a8>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a724:	d018      	beq.n	800a758 <HAL_TIM_PWM_Start+0x1a8>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a24      	ldr	r2, [pc, #144]	@ (800a7bc <HAL_TIM_PWM_Start+0x20c>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d013      	beq.n	800a758 <HAL_TIM_PWM_Start+0x1a8>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a22      	ldr	r2, [pc, #136]	@ (800a7c0 <HAL_TIM_PWM_Start+0x210>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d00e      	beq.n	800a758 <HAL_TIM_PWM_Start+0x1a8>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4a1a      	ldr	r2, [pc, #104]	@ (800a7a8 <HAL_TIM_PWM_Start+0x1f8>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d009      	beq.n	800a758 <HAL_TIM_PWM_Start+0x1a8>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4a18      	ldr	r2, [pc, #96]	@ (800a7ac <HAL_TIM_PWM_Start+0x1fc>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d004      	beq.n	800a758 <HAL_TIM_PWM_Start+0x1a8>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a19      	ldr	r2, [pc, #100]	@ (800a7b8 <HAL_TIM_PWM_Start+0x208>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d115      	bne.n	800a784 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689a      	ldr	r2, [r3, #8]
 800a75e:	4b19      	ldr	r3, [pc, #100]	@ (800a7c4 <HAL_TIM_PWM_Start+0x214>)
 800a760:	4013      	ands	r3, r2
 800a762:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2b06      	cmp	r3, #6
 800a768:	d015      	beq.n	800a796 <HAL_TIM_PWM_Start+0x1e6>
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a770:	d011      	beq.n	800a796 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f042 0201 	orr.w	r2, r2, #1
 800a780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a782:	e008      	b.n	800a796 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f042 0201 	orr.w	r2, r2, #1
 800a792:	601a      	str	r2, [r3, #0]
 800a794:	e000      	b.n	800a798 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a796:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	40012c00 	.word	0x40012c00
 800a7a8:	40013400 	.word	0x40013400
 800a7ac:	40014000 	.word	0x40014000
 800a7b0:	40014400 	.word	0x40014400
 800a7b4:	40014800 	.word	0x40014800
 800a7b8:	40015000 	.word	0x40015000
 800a7bc:	40000400 	.word	0x40000400
 800a7c0:	40000800 	.word	0x40000800
 800a7c4:	00010007 	.word	0x00010007

0800a7c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b084      	sub	sp, #16
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	68db      	ldr	r3, [r3, #12]
 800a7d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	f003 0302 	and.w	r3, r3, #2
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d020      	beq.n	800a82c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	f003 0302 	and.w	r3, r3, #2
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d01b      	beq.n	800a82c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f06f 0202 	mvn.w	r2, #2
 800a7fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2201      	movs	r2, #1
 800a802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	699b      	ldr	r3, [r3, #24]
 800a80a:	f003 0303 	and.w	r3, r3, #3
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d003      	beq.n	800a81a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 fa46 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a818:	e005      	b.n	800a826 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 fa38 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 fa49 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2200      	movs	r2, #0
 800a82a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	f003 0304 	and.w	r3, r3, #4
 800a832:	2b00      	cmp	r3, #0
 800a834:	d020      	beq.n	800a878 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f003 0304 	and.w	r3, r3, #4
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d01b      	beq.n	800a878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f06f 0204 	mvn.w	r2, #4
 800a848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2202      	movs	r2, #2
 800a84e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	699b      	ldr	r3, [r3, #24]
 800a856:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d003      	beq.n	800a866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fa20 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a864:	e005      	b.n	800a872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 fa12 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fa23 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2200      	movs	r2, #0
 800a876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	f003 0308 	and.w	r3, r3, #8
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d020      	beq.n	800a8c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f003 0308 	and.w	r3, r3, #8
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d01b      	beq.n	800a8c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f06f 0208 	mvn.w	r2, #8
 800a894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2204      	movs	r2, #4
 800a89a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	69db      	ldr	r3, [r3, #28]
 800a8a2:	f003 0303 	and.w	r3, r3, #3
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d003      	beq.n	800a8b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f000 f9fa 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a8b0:	e005      	b.n	800a8be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 f9ec 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f000 f9fd 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	f003 0310 	and.w	r3, r3, #16
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d020      	beq.n	800a910 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f003 0310 	and.w	r3, r3, #16
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d01b      	beq.n	800a910 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f06f 0210 	mvn.w	r2, #16
 800a8e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2208      	movs	r2, #8
 800a8e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	69db      	ldr	r3, [r3, #28]
 800a8ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d003      	beq.n	800a8fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 f9d4 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a8fc:	e005      	b.n	800a90a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 f9c6 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 f9d7 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	2b00      	cmp	r3, #0
 800a918:	d00c      	beq.n	800a934 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f003 0301 	and.w	r3, r3, #1
 800a920:	2b00      	cmp	r3, #0
 800a922:	d007      	beq.n	800a934 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f06f 0201 	mvn.w	r2, #1
 800a92c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f7f7 fde8 	bl	8002504 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d104      	bne.n	800a948 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00c      	beq.n	800a962 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d007      	beq.n	800a962 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a95a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fee5 	bl	800b72c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d00c      	beq.n	800a986 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a972:	2b00      	cmp	r3, #0
 800a974:	d007      	beq.n	800a986 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a97e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 fedd 	bl	800b740 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d00c      	beq.n	800a9aa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a996:	2b00      	cmp	r3, #0
 800a998:	d007      	beq.n	800a9aa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a9a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f991 	bl	800accc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f003 0320 	and.w	r3, r3, #32
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d00c      	beq.n	800a9ce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f003 0320 	and.w	r3, r3, #32
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d007      	beq.n	800a9ce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f06f 0220 	mvn.w	r2, #32
 800a9c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 fea5 	bl	800b718 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d00c      	beq.n	800a9f2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d007      	beq.n	800a9f2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a9ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f000 feb1 	bl	800b754 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d00c      	beq.n	800aa16 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d007      	beq.n	800aa16 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800aa0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fea9 	bl	800b768 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00c      	beq.n	800aa3a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d007      	beq.n	800aa3a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800aa32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 fea1 	bl	800b77c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00c      	beq.n	800aa5e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d007      	beq.n	800aa5e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800aa56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fe99 	bl	800b790 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa5e:	bf00      	nop
 800aa60:	3710      	adds	r7, #16
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
	...

0800aa68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b086      	sub	sp, #24
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	60b9      	str	r1, [r7, #8]
 800aa72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa74:	2300      	movs	r3, #0
 800aa76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d101      	bne.n	800aa86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aa82:	2302      	movs	r3, #2
 800aa84:	e0ff      	b.n	800ac86 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2201      	movs	r2, #1
 800aa8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2b14      	cmp	r3, #20
 800aa92:	f200 80f0 	bhi.w	800ac76 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800aa96:	a201      	add	r2, pc, #4	@ (adr r2, 800aa9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aa98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa9c:	0800aaf1 	.word	0x0800aaf1
 800aaa0:	0800ac77 	.word	0x0800ac77
 800aaa4:	0800ac77 	.word	0x0800ac77
 800aaa8:	0800ac77 	.word	0x0800ac77
 800aaac:	0800ab31 	.word	0x0800ab31
 800aab0:	0800ac77 	.word	0x0800ac77
 800aab4:	0800ac77 	.word	0x0800ac77
 800aab8:	0800ac77 	.word	0x0800ac77
 800aabc:	0800ab73 	.word	0x0800ab73
 800aac0:	0800ac77 	.word	0x0800ac77
 800aac4:	0800ac77 	.word	0x0800ac77
 800aac8:	0800ac77 	.word	0x0800ac77
 800aacc:	0800abb3 	.word	0x0800abb3
 800aad0:	0800ac77 	.word	0x0800ac77
 800aad4:	0800ac77 	.word	0x0800ac77
 800aad8:	0800ac77 	.word	0x0800ac77
 800aadc:	0800abf5 	.word	0x0800abf5
 800aae0:	0800ac77 	.word	0x0800ac77
 800aae4:	0800ac77 	.word	0x0800ac77
 800aae8:	0800ac77 	.word	0x0800ac77
 800aaec:	0800ac35 	.word	0x0800ac35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	68b9      	ldr	r1, [r7, #8]
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f000 f99c 	bl	800ae34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	699a      	ldr	r2, [r3, #24]
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f042 0208 	orr.w	r2, r2, #8
 800ab0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	699a      	ldr	r2, [r3, #24]
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f022 0204 	bic.w	r2, r2, #4
 800ab1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	6999      	ldr	r1, [r3, #24]
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	691a      	ldr	r2, [r3, #16]
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	430a      	orrs	r2, r1
 800ab2c:	619a      	str	r2, [r3, #24]
      break;
 800ab2e:	e0a5      	b.n	800ac7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	68b9      	ldr	r1, [r7, #8]
 800ab36:	4618      	mov	r0, r3
 800ab38:	f000 fa16 	bl	800af68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	699a      	ldr	r2, [r3, #24]
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	699a      	ldr	r2, [r3, #24]
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	6999      	ldr	r1, [r3, #24]
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	691b      	ldr	r3, [r3, #16]
 800ab66:	021a      	lsls	r2, r3, #8
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	430a      	orrs	r2, r1
 800ab6e:	619a      	str	r2, [r3, #24]
      break;
 800ab70:	e084      	b.n	800ac7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	68b9      	ldr	r1, [r7, #8]
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f000 fa89 	bl	800b090 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	69da      	ldr	r2, [r3, #28]
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f042 0208 	orr.w	r2, r2, #8
 800ab8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	69da      	ldr	r2, [r3, #28]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f022 0204 	bic.w	r2, r2, #4
 800ab9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	69d9      	ldr	r1, [r3, #28]
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	691a      	ldr	r2, [r3, #16]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	430a      	orrs	r2, r1
 800abae:	61da      	str	r2, [r3, #28]
      break;
 800abb0:	e064      	b.n	800ac7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	68b9      	ldr	r1, [r7, #8]
 800abb8:	4618      	mov	r0, r3
 800abba:	f000 fafb 	bl	800b1b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	69da      	ldr	r2, [r3, #28]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800abcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	69da      	ldr	r2, [r3, #28]
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800abdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	69d9      	ldr	r1, [r3, #28]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	691b      	ldr	r3, [r3, #16]
 800abe8:	021a      	lsls	r2, r3, #8
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	430a      	orrs	r2, r1
 800abf0:	61da      	str	r2, [r3, #28]
      break;
 800abf2:	e043      	b.n	800ac7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	68b9      	ldr	r1, [r7, #8]
 800abfa:	4618      	mov	r0, r3
 800abfc:	f000 fb6e 	bl	800b2dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f042 0208 	orr.w	r2, r2, #8
 800ac0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f022 0204 	bic.w	r2, r2, #4
 800ac1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	691a      	ldr	r2, [r3, #16]
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	430a      	orrs	r2, r1
 800ac30:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ac32:	e023      	b.n	800ac7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	68b9      	ldr	r1, [r7, #8]
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f000 fbb8 	bl	800b3b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac5e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	691b      	ldr	r3, [r3, #16]
 800ac6a:	021a      	lsls	r2, r3, #8
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	430a      	orrs	r2, r1
 800ac72:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ac74:	e002      	b.n	800ac7c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ac76:	2301      	movs	r3, #1
 800ac78:	75fb      	strb	r3, [r7, #23]
      break;
 800ac7a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ac84:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3718      	adds	r7, #24
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}
 800ac8e:	bf00      	nop

0800ac90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ac98:	bf00      	nop
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800acac:	bf00      	nop
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800acb8:	b480      	push	{r7}
 800acba:	b083      	sub	sp, #12
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800acc0:	bf00      	nop
 800acc2:	370c      	adds	r7, #12
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr

0800accc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800accc:	b480      	push	{r7}
 800acce:	b083      	sub	sp, #12
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800acd4:	bf00      	nop
 800acd6:	370c      	adds	r7, #12
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b085      	sub	sp, #20
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	4a48      	ldr	r2, [pc, #288]	@ (800ae14 <TIM_Base_SetConfig+0x134>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d013      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acfe:	d00f      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4a45      	ldr	r2, [pc, #276]	@ (800ae18 <TIM_Base_SetConfig+0x138>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d00b      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a44      	ldr	r2, [pc, #272]	@ (800ae1c <TIM_Base_SetConfig+0x13c>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d007      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a43      	ldr	r2, [pc, #268]	@ (800ae20 <TIM_Base_SetConfig+0x140>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d003      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a42      	ldr	r2, [pc, #264]	@ (800ae24 <TIM_Base_SetConfig+0x144>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d108      	bne.n	800ad32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	4a37      	ldr	r2, [pc, #220]	@ (800ae14 <TIM_Base_SetConfig+0x134>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d01f      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad40:	d01b      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	4a34      	ldr	r2, [pc, #208]	@ (800ae18 <TIM_Base_SetConfig+0x138>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d017      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	4a33      	ldr	r2, [pc, #204]	@ (800ae1c <TIM_Base_SetConfig+0x13c>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d013      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	4a32      	ldr	r2, [pc, #200]	@ (800ae20 <TIM_Base_SetConfig+0x140>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d00f      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a32      	ldr	r2, [pc, #200]	@ (800ae28 <TIM_Base_SetConfig+0x148>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d00b      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a31      	ldr	r2, [pc, #196]	@ (800ae2c <TIM_Base_SetConfig+0x14c>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d007      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	4a30      	ldr	r2, [pc, #192]	@ (800ae30 <TIM_Base_SetConfig+0x150>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d003      	beq.n	800ad7a <TIM_Base_SetConfig+0x9a>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a2b      	ldr	r2, [pc, #172]	@ (800ae24 <TIM_Base_SetConfig+0x144>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d108      	bne.n	800ad8c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	695b      	ldr	r3, [r3, #20]
 800ad96:	4313      	orrs	r3, r2
 800ad98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	689a      	ldr	r2, [r3, #8]
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a18      	ldr	r2, [pc, #96]	@ (800ae14 <TIM_Base_SetConfig+0x134>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d013      	beq.n	800ade0 <TIM_Base_SetConfig+0x100>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4a19      	ldr	r2, [pc, #100]	@ (800ae20 <TIM_Base_SetConfig+0x140>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d00f      	beq.n	800ade0 <TIM_Base_SetConfig+0x100>
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	4a19      	ldr	r2, [pc, #100]	@ (800ae28 <TIM_Base_SetConfig+0x148>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d00b      	beq.n	800ade0 <TIM_Base_SetConfig+0x100>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	4a18      	ldr	r2, [pc, #96]	@ (800ae2c <TIM_Base_SetConfig+0x14c>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d007      	beq.n	800ade0 <TIM_Base_SetConfig+0x100>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	4a17      	ldr	r2, [pc, #92]	@ (800ae30 <TIM_Base_SetConfig+0x150>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d003      	beq.n	800ade0 <TIM_Base_SetConfig+0x100>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a12      	ldr	r2, [pc, #72]	@ (800ae24 <TIM_Base_SetConfig+0x144>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d103      	bne.n	800ade8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	691a      	ldr	r2, [r3, #16]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2201      	movs	r2, #1
 800adec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	f003 0301 	and.w	r3, r3, #1
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	d105      	bne.n	800ae06 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	691b      	ldr	r3, [r3, #16]
 800adfe:	f023 0201 	bic.w	r2, r3, #1
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	611a      	str	r2, [r3, #16]
  }
}
 800ae06:	bf00      	nop
 800ae08:	3714      	adds	r7, #20
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	40012c00 	.word	0x40012c00
 800ae18:	40000400 	.word	0x40000400
 800ae1c:	40000800 	.word	0x40000800
 800ae20:	40013400 	.word	0x40013400
 800ae24:	40015000 	.word	0x40015000
 800ae28:	40014000 	.word	0x40014000
 800ae2c:	40014400 	.word	0x40014400
 800ae30:	40014800 	.word	0x40014800

0800ae34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b087      	sub	sp, #28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6a1b      	ldr	r3, [r3, #32]
 800ae42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6a1b      	ldr	r3, [r3, #32]
 800ae48:	f023 0201 	bic.w	r2, r3, #1
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	699b      	ldr	r3, [r3, #24]
 800ae5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	f023 0303 	bic.w	r3, r3, #3
 800ae6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	68fa      	ldr	r2, [r7, #12]
 800ae76:	4313      	orrs	r3, r2
 800ae78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	f023 0302 	bic.w	r3, r3, #2
 800ae80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	697a      	ldr	r2, [r7, #20]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	4a30      	ldr	r2, [pc, #192]	@ (800af50 <TIM_OC1_SetConfig+0x11c>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d013      	beq.n	800aebc <TIM_OC1_SetConfig+0x88>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	4a2f      	ldr	r2, [pc, #188]	@ (800af54 <TIM_OC1_SetConfig+0x120>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d00f      	beq.n	800aebc <TIM_OC1_SetConfig+0x88>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	4a2e      	ldr	r2, [pc, #184]	@ (800af58 <TIM_OC1_SetConfig+0x124>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d00b      	beq.n	800aebc <TIM_OC1_SetConfig+0x88>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	4a2d      	ldr	r2, [pc, #180]	@ (800af5c <TIM_OC1_SetConfig+0x128>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d007      	beq.n	800aebc <TIM_OC1_SetConfig+0x88>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	4a2c      	ldr	r2, [pc, #176]	@ (800af60 <TIM_OC1_SetConfig+0x12c>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d003      	beq.n	800aebc <TIM_OC1_SetConfig+0x88>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a2b      	ldr	r2, [pc, #172]	@ (800af64 <TIM_OC1_SetConfig+0x130>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d10c      	bne.n	800aed6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	f023 0308 	bic.w	r3, r3, #8
 800aec2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	68db      	ldr	r3, [r3, #12]
 800aec8:	697a      	ldr	r2, [r7, #20]
 800aeca:	4313      	orrs	r3, r2
 800aecc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	f023 0304 	bic.w	r3, r3, #4
 800aed4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	4a1d      	ldr	r2, [pc, #116]	@ (800af50 <TIM_OC1_SetConfig+0x11c>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d013      	beq.n	800af06 <TIM_OC1_SetConfig+0xd2>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4a1c      	ldr	r2, [pc, #112]	@ (800af54 <TIM_OC1_SetConfig+0x120>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d00f      	beq.n	800af06 <TIM_OC1_SetConfig+0xd2>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	4a1b      	ldr	r2, [pc, #108]	@ (800af58 <TIM_OC1_SetConfig+0x124>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d00b      	beq.n	800af06 <TIM_OC1_SetConfig+0xd2>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a1a      	ldr	r2, [pc, #104]	@ (800af5c <TIM_OC1_SetConfig+0x128>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d007      	beq.n	800af06 <TIM_OC1_SetConfig+0xd2>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a19      	ldr	r2, [pc, #100]	@ (800af60 <TIM_OC1_SetConfig+0x12c>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d003      	beq.n	800af06 <TIM_OC1_SetConfig+0xd2>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a18      	ldr	r2, [pc, #96]	@ (800af64 <TIM_OC1_SetConfig+0x130>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d111      	bne.n	800af2a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	695b      	ldr	r3, [r3, #20]
 800af1a:	693a      	ldr	r2, [r7, #16]
 800af1c:	4313      	orrs	r3, r2
 800af1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	699b      	ldr	r3, [r3, #24]
 800af24:	693a      	ldr	r2, [r7, #16]
 800af26:	4313      	orrs	r3, r2
 800af28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	693a      	ldr	r2, [r7, #16]
 800af2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	68fa      	ldr	r2, [r7, #12]
 800af34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	685a      	ldr	r2, [r3, #4]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	697a      	ldr	r2, [r7, #20]
 800af42:	621a      	str	r2, [r3, #32]
}
 800af44:	bf00      	nop
 800af46:	371c      	adds	r7, #28
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr
 800af50:	40012c00 	.word	0x40012c00
 800af54:	40013400 	.word	0x40013400
 800af58:	40014000 	.word	0x40014000
 800af5c:	40014400 	.word	0x40014400
 800af60:	40014800 	.word	0x40014800
 800af64:	40015000 	.word	0x40015000

0800af68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af68:	b480      	push	{r7}
 800af6a:	b087      	sub	sp, #28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6a1b      	ldr	r3, [r3, #32]
 800af76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6a1b      	ldr	r3, [r3, #32]
 800af7c:	f023 0210 	bic.w	r2, r3, #16
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	699b      	ldr	r3, [r3, #24]
 800af8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	021b      	lsls	r3, r3, #8
 800afaa:	68fa      	ldr	r2, [r7, #12]
 800afac:	4313      	orrs	r3, r2
 800afae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	f023 0320 	bic.w	r3, r3, #32
 800afb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	011b      	lsls	r3, r3, #4
 800afbe:	697a      	ldr	r2, [r7, #20]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4a2c      	ldr	r2, [pc, #176]	@ (800b078 <TIM_OC2_SetConfig+0x110>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d007      	beq.n	800afdc <TIM_OC2_SetConfig+0x74>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a2b      	ldr	r2, [pc, #172]	@ (800b07c <TIM_OC2_SetConfig+0x114>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d003      	beq.n	800afdc <TIM_OC2_SetConfig+0x74>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	4a2a      	ldr	r2, [pc, #168]	@ (800b080 <TIM_OC2_SetConfig+0x118>)
 800afd8:	4293      	cmp	r3, r2
 800afda:	d10d      	bne.n	800aff8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800afe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	011b      	lsls	r3, r3, #4
 800afea:	697a      	ldr	r2, [r7, #20]
 800afec:	4313      	orrs	r3, r2
 800afee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aff6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	4a1f      	ldr	r2, [pc, #124]	@ (800b078 <TIM_OC2_SetConfig+0x110>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d013      	beq.n	800b028 <TIM_OC2_SetConfig+0xc0>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	4a1e      	ldr	r2, [pc, #120]	@ (800b07c <TIM_OC2_SetConfig+0x114>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d00f      	beq.n	800b028 <TIM_OC2_SetConfig+0xc0>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a1e      	ldr	r2, [pc, #120]	@ (800b084 <TIM_OC2_SetConfig+0x11c>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d00b      	beq.n	800b028 <TIM_OC2_SetConfig+0xc0>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4a1d      	ldr	r2, [pc, #116]	@ (800b088 <TIM_OC2_SetConfig+0x120>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d007      	beq.n	800b028 <TIM_OC2_SetConfig+0xc0>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a1c      	ldr	r2, [pc, #112]	@ (800b08c <TIM_OC2_SetConfig+0x124>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d003      	beq.n	800b028 <TIM_OC2_SetConfig+0xc0>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a17      	ldr	r2, [pc, #92]	@ (800b080 <TIM_OC2_SetConfig+0x118>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d113      	bne.n	800b050 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b02e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b036:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	695b      	ldr	r3, [r3, #20]
 800b03c:	009b      	lsls	r3, r3, #2
 800b03e:	693a      	ldr	r2, [r7, #16]
 800b040:	4313      	orrs	r3, r2
 800b042:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	699b      	ldr	r3, [r3, #24]
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	693a      	ldr	r2, [r7, #16]
 800b04c:	4313      	orrs	r3, r2
 800b04e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	693a      	ldr	r2, [r7, #16]
 800b054:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	68fa      	ldr	r2, [r7, #12]
 800b05a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	685a      	ldr	r2, [r3, #4]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	697a      	ldr	r2, [r7, #20]
 800b068:	621a      	str	r2, [r3, #32]
}
 800b06a:	bf00      	nop
 800b06c:	371c      	adds	r7, #28
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr
 800b076:	bf00      	nop
 800b078:	40012c00 	.word	0x40012c00
 800b07c:	40013400 	.word	0x40013400
 800b080:	40015000 	.word	0x40015000
 800b084:	40014000 	.word	0x40014000
 800b088:	40014400 	.word	0x40014400
 800b08c:	40014800 	.word	0x40014800

0800b090 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b090:	b480      	push	{r7}
 800b092:	b087      	sub	sp, #28
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6a1b      	ldr	r3, [r3, #32]
 800b09e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6a1b      	ldr	r3, [r3, #32]
 800b0a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	69db      	ldr	r3, [r3, #28]
 800b0b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f023 0303 	bic.w	r3, r3, #3
 800b0ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68fa      	ldr	r2, [r7, #12]
 800b0d2:	4313      	orrs	r3, r2
 800b0d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b0dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	689b      	ldr	r3, [r3, #8]
 800b0e2:	021b      	lsls	r3, r3, #8
 800b0e4:	697a      	ldr	r2, [r7, #20]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a2b      	ldr	r2, [pc, #172]	@ (800b19c <TIM_OC3_SetConfig+0x10c>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d007      	beq.n	800b102 <TIM_OC3_SetConfig+0x72>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a2a      	ldr	r2, [pc, #168]	@ (800b1a0 <TIM_OC3_SetConfig+0x110>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d003      	beq.n	800b102 <TIM_OC3_SetConfig+0x72>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a29      	ldr	r2, [pc, #164]	@ (800b1a4 <TIM_OC3_SetConfig+0x114>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d10d      	bne.n	800b11e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b108:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	68db      	ldr	r3, [r3, #12]
 800b10e:	021b      	lsls	r3, r3, #8
 800b110:	697a      	ldr	r2, [r7, #20]
 800b112:	4313      	orrs	r3, r2
 800b114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b11c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	4a1e      	ldr	r2, [pc, #120]	@ (800b19c <TIM_OC3_SetConfig+0x10c>)
 800b122:	4293      	cmp	r3, r2
 800b124:	d013      	beq.n	800b14e <TIM_OC3_SetConfig+0xbe>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	4a1d      	ldr	r2, [pc, #116]	@ (800b1a0 <TIM_OC3_SetConfig+0x110>)
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d00f      	beq.n	800b14e <TIM_OC3_SetConfig+0xbe>
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	4a1d      	ldr	r2, [pc, #116]	@ (800b1a8 <TIM_OC3_SetConfig+0x118>)
 800b132:	4293      	cmp	r3, r2
 800b134:	d00b      	beq.n	800b14e <TIM_OC3_SetConfig+0xbe>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	4a1c      	ldr	r2, [pc, #112]	@ (800b1ac <TIM_OC3_SetConfig+0x11c>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d007      	beq.n	800b14e <TIM_OC3_SetConfig+0xbe>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	4a1b      	ldr	r2, [pc, #108]	@ (800b1b0 <TIM_OC3_SetConfig+0x120>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d003      	beq.n	800b14e <TIM_OC3_SetConfig+0xbe>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	4a16      	ldr	r2, [pc, #88]	@ (800b1a4 <TIM_OC3_SetConfig+0x114>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d113      	bne.n	800b176 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b15c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	695b      	ldr	r3, [r3, #20]
 800b162:	011b      	lsls	r3, r3, #4
 800b164:	693a      	ldr	r2, [r7, #16]
 800b166:	4313      	orrs	r3, r2
 800b168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	699b      	ldr	r3, [r3, #24]
 800b16e:	011b      	lsls	r3, r3, #4
 800b170:	693a      	ldr	r2, [r7, #16]
 800b172:	4313      	orrs	r3, r2
 800b174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	68fa      	ldr	r2, [r7, #12]
 800b180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	685a      	ldr	r2, [r3, #4]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	697a      	ldr	r2, [r7, #20]
 800b18e:	621a      	str	r2, [r3, #32]
}
 800b190:	bf00      	nop
 800b192:	371c      	adds	r7, #28
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	40012c00 	.word	0x40012c00
 800b1a0:	40013400 	.word	0x40013400
 800b1a4:	40015000 	.word	0x40015000
 800b1a8:	40014000 	.word	0x40014000
 800b1ac:	40014400 	.word	0x40014400
 800b1b0:	40014800 	.word	0x40014800

0800b1b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b087      	sub	sp, #28
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
 800b1bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6a1b      	ldr	r3, [r3, #32]
 800b1c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6a1b      	ldr	r3, [r3, #32]
 800b1c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	685b      	ldr	r3, [r3, #4]
 800b1d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	69db      	ldr	r3, [r3, #28]
 800b1da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b1e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b1ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	021b      	lsls	r3, r3, #8
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b202:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	031b      	lsls	r3, r3, #12
 800b20a:	697a      	ldr	r2, [r7, #20]
 800b20c:	4313      	orrs	r3, r2
 800b20e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	4a2c      	ldr	r2, [pc, #176]	@ (800b2c4 <TIM_OC4_SetConfig+0x110>)
 800b214:	4293      	cmp	r3, r2
 800b216:	d007      	beq.n	800b228 <TIM_OC4_SetConfig+0x74>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	4a2b      	ldr	r2, [pc, #172]	@ (800b2c8 <TIM_OC4_SetConfig+0x114>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d003      	beq.n	800b228 <TIM_OC4_SetConfig+0x74>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	4a2a      	ldr	r2, [pc, #168]	@ (800b2cc <TIM_OC4_SetConfig+0x118>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d10d      	bne.n	800b244 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b22e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	68db      	ldr	r3, [r3, #12]
 800b234:	031b      	lsls	r3, r3, #12
 800b236:	697a      	ldr	r2, [r7, #20]
 800b238:	4313      	orrs	r3, r2
 800b23a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b242:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	4a1f      	ldr	r2, [pc, #124]	@ (800b2c4 <TIM_OC4_SetConfig+0x110>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d013      	beq.n	800b274 <TIM_OC4_SetConfig+0xc0>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a1e      	ldr	r2, [pc, #120]	@ (800b2c8 <TIM_OC4_SetConfig+0x114>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d00f      	beq.n	800b274 <TIM_OC4_SetConfig+0xc0>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	4a1e      	ldr	r2, [pc, #120]	@ (800b2d0 <TIM_OC4_SetConfig+0x11c>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d00b      	beq.n	800b274 <TIM_OC4_SetConfig+0xc0>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a1d      	ldr	r2, [pc, #116]	@ (800b2d4 <TIM_OC4_SetConfig+0x120>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d007      	beq.n	800b274 <TIM_OC4_SetConfig+0xc0>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	4a1c      	ldr	r2, [pc, #112]	@ (800b2d8 <TIM_OC4_SetConfig+0x124>)
 800b268:	4293      	cmp	r3, r2
 800b26a:	d003      	beq.n	800b274 <TIM_OC4_SetConfig+0xc0>
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a17      	ldr	r2, [pc, #92]	@ (800b2cc <TIM_OC4_SetConfig+0x118>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d113      	bne.n	800b29c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b27a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b282:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	695b      	ldr	r3, [r3, #20]
 800b288:	019b      	lsls	r3, r3, #6
 800b28a:	693a      	ldr	r2, [r7, #16]
 800b28c:	4313      	orrs	r3, r2
 800b28e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	699b      	ldr	r3, [r3, #24]
 800b294:	019b      	lsls	r3, r3, #6
 800b296:	693a      	ldr	r2, [r7, #16]
 800b298:	4313      	orrs	r3, r2
 800b29a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	693a      	ldr	r2, [r7, #16]
 800b2a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	685a      	ldr	r2, [r3, #4]
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	697a      	ldr	r2, [r7, #20]
 800b2b4:	621a      	str	r2, [r3, #32]
}
 800b2b6:	bf00      	nop
 800b2b8:	371c      	adds	r7, #28
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c0:	4770      	bx	lr
 800b2c2:	bf00      	nop
 800b2c4:	40012c00 	.word	0x40012c00
 800b2c8:	40013400 	.word	0x40013400
 800b2cc:	40015000 	.word	0x40015000
 800b2d0:	40014000 	.word	0x40014000
 800b2d4:	40014400 	.word	0x40014400
 800b2d8:	40014800 	.word	0x40014800

0800b2dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b087      	sub	sp, #28
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6a1b      	ldr	r3, [r3, #32]
 800b2ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6a1b      	ldr	r3, [r3, #32]
 800b2f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b30a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b30e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	68fa      	ldr	r2, [r7, #12]
 800b316:	4313      	orrs	r3, r2
 800b318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b320:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	041b      	lsls	r3, r3, #16
 800b328:	693a      	ldr	r2, [r7, #16]
 800b32a:	4313      	orrs	r3, r2
 800b32c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	4a19      	ldr	r2, [pc, #100]	@ (800b398 <TIM_OC5_SetConfig+0xbc>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d013      	beq.n	800b35e <TIM_OC5_SetConfig+0x82>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	4a18      	ldr	r2, [pc, #96]	@ (800b39c <TIM_OC5_SetConfig+0xc0>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d00f      	beq.n	800b35e <TIM_OC5_SetConfig+0x82>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4a17      	ldr	r2, [pc, #92]	@ (800b3a0 <TIM_OC5_SetConfig+0xc4>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d00b      	beq.n	800b35e <TIM_OC5_SetConfig+0x82>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	4a16      	ldr	r2, [pc, #88]	@ (800b3a4 <TIM_OC5_SetConfig+0xc8>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d007      	beq.n	800b35e <TIM_OC5_SetConfig+0x82>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	4a15      	ldr	r2, [pc, #84]	@ (800b3a8 <TIM_OC5_SetConfig+0xcc>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d003      	beq.n	800b35e <TIM_OC5_SetConfig+0x82>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	4a14      	ldr	r2, [pc, #80]	@ (800b3ac <TIM_OC5_SetConfig+0xd0>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d109      	bne.n	800b372 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b364:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	695b      	ldr	r3, [r3, #20]
 800b36a:	021b      	lsls	r3, r3, #8
 800b36c:	697a      	ldr	r2, [r7, #20]
 800b36e:	4313      	orrs	r3, r2
 800b370:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	697a      	ldr	r2, [r7, #20]
 800b376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	685a      	ldr	r2, [r3, #4]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	693a      	ldr	r2, [r7, #16]
 800b38a:	621a      	str	r2, [r3, #32]
}
 800b38c:	bf00      	nop
 800b38e:	371c      	adds	r7, #28
 800b390:	46bd      	mov	sp, r7
 800b392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b396:	4770      	bx	lr
 800b398:	40012c00 	.word	0x40012c00
 800b39c:	40013400 	.word	0x40013400
 800b3a0:	40014000 	.word	0x40014000
 800b3a4:	40014400 	.word	0x40014400
 800b3a8:	40014800 	.word	0x40014800
 800b3ac:	40015000 	.word	0x40015000

0800b3b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b087      	sub	sp, #28
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6a1b      	ldr	r3, [r3, #32]
 800b3be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6a1b      	ldr	r3, [r3, #32]
 800b3c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	021b      	lsls	r3, r3, #8
 800b3ea:	68fa      	ldr	r2, [r7, #12]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b3f0:	693b      	ldr	r3, [r7, #16]
 800b3f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b3f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	689b      	ldr	r3, [r3, #8]
 800b3fc:	051b      	lsls	r3, r3, #20
 800b3fe:	693a      	ldr	r2, [r7, #16]
 800b400:	4313      	orrs	r3, r2
 800b402:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	4a1a      	ldr	r2, [pc, #104]	@ (800b470 <TIM_OC6_SetConfig+0xc0>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d013      	beq.n	800b434 <TIM_OC6_SetConfig+0x84>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	4a19      	ldr	r2, [pc, #100]	@ (800b474 <TIM_OC6_SetConfig+0xc4>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d00f      	beq.n	800b434 <TIM_OC6_SetConfig+0x84>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	4a18      	ldr	r2, [pc, #96]	@ (800b478 <TIM_OC6_SetConfig+0xc8>)
 800b418:	4293      	cmp	r3, r2
 800b41a:	d00b      	beq.n	800b434 <TIM_OC6_SetConfig+0x84>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	4a17      	ldr	r2, [pc, #92]	@ (800b47c <TIM_OC6_SetConfig+0xcc>)
 800b420:	4293      	cmp	r3, r2
 800b422:	d007      	beq.n	800b434 <TIM_OC6_SetConfig+0x84>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	4a16      	ldr	r2, [pc, #88]	@ (800b480 <TIM_OC6_SetConfig+0xd0>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d003      	beq.n	800b434 <TIM_OC6_SetConfig+0x84>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	4a15      	ldr	r2, [pc, #84]	@ (800b484 <TIM_OC6_SetConfig+0xd4>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d109      	bne.n	800b448 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b43a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	695b      	ldr	r3, [r3, #20]
 800b440:	029b      	lsls	r3, r3, #10
 800b442:	697a      	ldr	r2, [r7, #20]
 800b444:	4313      	orrs	r3, r2
 800b446:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	697a      	ldr	r2, [r7, #20]
 800b44c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	685a      	ldr	r2, [r3, #4]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	693a      	ldr	r2, [r7, #16]
 800b460:	621a      	str	r2, [r3, #32]
}
 800b462:	bf00      	nop
 800b464:	371c      	adds	r7, #28
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr
 800b46e:	bf00      	nop
 800b470:	40012c00 	.word	0x40012c00
 800b474:	40013400 	.word	0x40013400
 800b478:	40014000 	.word	0x40014000
 800b47c:	40014400 	.word	0x40014400
 800b480:	40014800 	.word	0x40014800
 800b484:	40015000 	.word	0x40015000

0800b488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b488:	b480      	push	{r7}
 800b48a:	b087      	sub	sp, #28
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	60b9      	str	r1, [r7, #8]
 800b492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	f003 031f 	and.w	r3, r3, #31
 800b49a:	2201      	movs	r2, #1
 800b49c:	fa02 f303 	lsl.w	r3, r2, r3
 800b4a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6a1a      	ldr	r2, [r3, #32]
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	43db      	mvns	r3, r3
 800b4aa:	401a      	ands	r2, r3
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	6a1a      	ldr	r2, [r3, #32]
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	f003 031f 	and.w	r3, r3, #31
 800b4ba:	6879      	ldr	r1, [r7, #4]
 800b4bc:	fa01 f303 	lsl.w	r3, r1, r3
 800b4c0:	431a      	orrs	r2, r3
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	621a      	str	r2, [r3, #32]
}
 800b4c6:	bf00      	nop
 800b4c8:	371c      	adds	r7, #28
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr
	...

0800b4d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b085      	sub	sp, #20
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4e4:	2b01      	cmp	r3, #1
 800b4e6:	d101      	bne.n	800b4ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b4e8:	2302      	movs	r3, #2
 800b4ea:	e06f      	b.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2202      	movs	r2, #2
 800b4f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a31      	ldr	r2, [pc, #196]	@ (800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d009      	beq.n	800b52a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a30      	ldr	r2, [pc, #192]	@ (800b5dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b51c:	4293      	cmp	r3, r2
 800b51e:	d004      	beq.n	800b52a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4a2e      	ldr	r2, [pc, #184]	@ (800b5e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b526:	4293      	cmp	r3, r2
 800b528:	d108      	bne.n	800b53c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b530:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	68fa      	ldr	r2, [r7, #12]
 800b538:	4313      	orrs	r3, r2
 800b53a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b546:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	4313      	orrs	r3, r2
 800b550:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a1e      	ldr	r2, [pc, #120]	@ (800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d01d      	beq.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b56c:	d018      	beq.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a1c      	ldr	r2, [pc, #112]	@ (800b5e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d013      	beq.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a1a      	ldr	r2, [pc, #104]	@ (800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d00e      	beq.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4a15      	ldr	r2, [pc, #84]	@ (800b5dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d009      	beq.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a16      	ldr	r2, [pc, #88]	@ (800b5ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d004      	beq.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4a11      	ldr	r2, [pc, #68]	@ (800b5e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d10c      	bne.n	800b5ba <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	689b      	ldr	r3, [r3, #8]
 800b5ac:	68ba      	ldr	r2, [r7, #8]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	68ba      	ldr	r2, [r7, #8]
 800b5b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2201      	movs	r2, #1
 800b5be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b5ca:	2300      	movs	r3, #0
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3714      	adds	r7, #20
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr
 800b5d8:	40012c00 	.word	0x40012c00
 800b5dc:	40013400 	.word	0x40013400
 800b5e0:	40015000 	.word	0x40015000
 800b5e4:	40000400 	.word	0x40000400
 800b5e8:	40000800 	.word	0x40000800
 800b5ec:	40014000 	.word	0x40014000

0800b5f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b085      	sub	sp, #20
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b604:	2b01      	cmp	r3, #1
 800b606:	d101      	bne.n	800b60c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b608:	2302      	movs	r3, #2
 800b60a:	e078      	b.n	800b6fe <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2201      	movs	r2, #1
 800b610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	68db      	ldr	r3, [r3, #12]
 800b61e:	4313      	orrs	r3, r2
 800b620:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	4313      	orrs	r3, r2
 800b62e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	685b      	ldr	r3, [r3, #4]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4313      	orrs	r3, r2
 800b64a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	691b      	ldr	r3, [r3, #16]
 800b656:	4313      	orrs	r3, r2
 800b658:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	695b      	ldr	r3, [r3, #20]
 800b664:	4313      	orrs	r3, r2
 800b666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b672:	4313      	orrs	r3, r2
 800b674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	699b      	ldr	r3, [r3, #24]
 800b680:	041b      	lsls	r3, r3, #16
 800b682:	4313      	orrs	r3, r2
 800b684:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	69db      	ldr	r3, [r3, #28]
 800b690:	4313      	orrs	r3, r2
 800b692:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	4a1c      	ldr	r2, [pc, #112]	@ (800b70c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d009      	beq.n	800b6b2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	4a1b      	ldr	r2, [pc, #108]	@ (800b710 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d004      	beq.n	800b6b2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a19      	ldr	r2, [pc, #100]	@ (800b714 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d11c      	bne.n	800b6ec <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6bc:	051b      	lsls	r3, r3, #20
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	6a1b      	ldr	r3, [r3, #32]
 800b6cc:	4313      	orrs	r3, r2
 800b6ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	68fa      	ldr	r2, [r7, #12]
 800b6f2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b6fc:	2300      	movs	r3, #0
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3714      	adds	r7, #20
 800b702:	46bd      	mov	sp, r7
 800b704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b708:	4770      	bx	lr
 800b70a:	bf00      	nop
 800b70c:	40012c00 	.word	0x40012c00
 800b710:	40013400 	.word	0x40013400
 800b714:	40015000 	.word	0x40015000

0800b718 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b718:	b480      	push	{r7}
 800b71a:	b083      	sub	sp, #12
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b720:	bf00      	nop
 800b722:	370c      	adds	r7, #12
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr

0800b72c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b083      	sub	sp, #12
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b734:	bf00      	nop
 800b736:	370c      	adds	r7, #12
 800b738:	46bd      	mov	sp, r7
 800b73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73e:	4770      	bx	lr

0800b740 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b740:	b480      	push	{r7}
 800b742:	b083      	sub	sp, #12
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b748:	bf00      	nop
 800b74a:	370c      	adds	r7, #12
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b754:	b480      	push	{r7}
 800b756:	b083      	sub	sp, #12
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b75c:	bf00      	nop
 800b75e:	370c      	adds	r7, #12
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr

0800b768 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b768:	b480      	push	{r7}
 800b76a:	b083      	sub	sp, #12
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b770:	bf00      	nop
 800b772:	370c      	adds	r7, #12
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr

0800b77c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b784:	bf00      	nop
 800b786:	370c      	adds	r7, #12
 800b788:	46bd      	mov	sp, r7
 800b78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78e:	4770      	bx	lr

0800b790 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b790:	b480      	push	{r7}
 800b792:	b083      	sub	sp, #12
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b798:	bf00      	nop
 800b79a:	370c      	adds	r7, #12
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr

0800b7a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b085      	sub	sp, #20
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b7b4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b7b8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	b29a      	uxth	r2, r3
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b7c4:	2300      	movs	r3, #0
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3714      	adds	r7, #20
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d0:	4770      	bx	lr

0800b7d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b7d2:	b480      	push	{r7}
 800b7d4:	b085      	sub	sp, #20
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b7da:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b7de:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b7e6:	b29a      	uxth	r2, r3
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	b29b      	uxth	r3, r3
 800b7ec:	43db      	mvns	r3, r3
 800b7ee:	b29b      	uxth	r3, r3
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	b29a      	uxth	r2, r3
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b7fa:	2300      	movs	r3, #0
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3714      	adds	r7, #20
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr

0800b808 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b808:	b480      	push	{r7}
 800b80a:	b085      	sub	sp, #20
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	60f8      	str	r0, [r7, #12]
 800b810:	1d3b      	adds	r3, r7, #4
 800b812:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	2201      	movs	r2, #1
 800b81a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2200      	movs	r2, #0
 800b822:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2200      	movs	r2, #0
 800b82a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2200      	movs	r2, #0
 800b832:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3714      	adds	r7, #20
 800b83c:	46bd      	mov	sp, r7
 800b83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b842:	4770      	bx	lr

0800b844 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b844:	b480      	push	{r7}
 800b846:	b0a7      	sub	sp, #156	@ 0x9c
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800b84e:	2300      	movs	r3, #0
 800b850:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	009b      	lsls	r3, r3, #2
 800b85c:	4413      	add	r3, r2
 800b85e:	881b      	ldrh	r3, [r3, #0]
 800b860:	b29b      	uxth	r3, r3
 800b862:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800b866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b86a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	78db      	ldrb	r3, [r3, #3]
 800b872:	2b03      	cmp	r3, #3
 800b874:	d81f      	bhi.n	800b8b6 <USB_ActivateEndpoint+0x72>
 800b876:	a201      	add	r2, pc, #4	@ (adr r2, 800b87c <USB_ActivateEndpoint+0x38>)
 800b878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b87c:	0800b88d 	.word	0x0800b88d
 800b880:	0800b8a9 	.word	0x0800b8a9
 800b884:	0800b8bf 	.word	0x0800b8bf
 800b888:	0800b89b 	.word	0x0800b89b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800b88c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b890:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b894:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800b898:	e012      	b.n	800b8c0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800b89a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b89e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800b8a2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800b8a6:	e00b      	b.n	800b8c0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800b8a8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b8b0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800b8b4:	e004      	b.n	800b8c0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800b8bc:	e000      	b.n	800b8c0 <USB_ActivateEndpoint+0x7c>
      break;
 800b8be:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800b8c0:	687a      	ldr	r2, [r7, #4]
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	781b      	ldrb	r3, [r3, #0]
 800b8c6:	009b      	lsls	r3, r3, #2
 800b8c8:	441a      	add	r2, r3
 800b8ca:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8de:	b29b      	uxth	r3, r3
 800b8e0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	4413      	add	r3, r2
 800b8ec:	881b      	ldrh	r3, [r3, #0]
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	b21b      	sxth	r3, r3
 800b8f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8fa:	b21a      	sxth	r2, r3
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	b21b      	sxth	r3, r3
 800b902:	4313      	orrs	r3, r2
 800b904:	b21b      	sxth	r3, r3
 800b906:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800b90a:	687a      	ldr	r2, [r7, #4]
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	781b      	ldrb	r3, [r3, #0]
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	441a      	add	r2, r3
 800b914:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800b918:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b91c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b920:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b928:	b29b      	uxth	r3, r3
 800b92a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	7b1b      	ldrb	r3, [r3, #12]
 800b930:	2b00      	cmp	r3, #0
 800b932:	f040 8180 	bne.w	800bc36 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	785b      	ldrb	r3, [r3, #1]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	f000 8084 	beq.w	800ba48 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	61bb      	str	r3, [r7, #24]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	461a      	mov	r2, r3
 800b94e:	69bb      	ldr	r3, [r7, #24]
 800b950:	4413      	add	r3, r2
 800b952:	61bb      	str	r3, [r7, #24]
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	00da      	lsls	r2, r3, #3
 800b95a:	69bb      	ldr	r3, [r7, #24]
 800b95c:	4413      	add	r3, r2
 800b95e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b962:	617b      	str	r3, [r7, #20]
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	88db      	ldrh	r3, [r3, #6]
 800b968:	085b      	lsrs	r3, r3, #1
 800b96a:	b29b      	uxth	r3, r3
 800b96c:	005b      	lsls	r3, r3, #1
 800b96e:	b29a      	uxth	r2, r3
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b974:	687a      	ldr	r2, [r7, #4]
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	4413      	add	r3, r2
 800b97e:	881b      	ldrh	r3, [r3, #0]
 800b980:	827b      	strh	r3, [r7, #18]
 800b982:	8a7b      	ldrh	r3, [r7, #18]
 800b984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d01b      	beq.n	800b9c4 <USB_ActivateEndpoint+0x180>
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	781b      	ldrb	r3, [r3, #0]
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	4413      	add	r3, r2
 800b996:	881b      	ldrh	r3, [r3, #0]
 800b998:	b29b      	uxth	r3, r3
 800b99a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b99e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9a2:	823b      	strh	r3, [r7, #16]
 800b9a4:	687a      	ldr	r2, [r7, #4]
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	781b      	ldrb	r3, [r3, #0]
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	441a      	add	r2, r3
 800b9ae:	8a3b      	ldrh	r3, [r7, #16]
 800b9b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b9bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b9c0:	b29b      	uxth	r3, r3
 800b9c2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	78db      	ldrb	r3, [r3, #3]
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	d020      	beq.n	800ba0e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b9cc:	687a      	ldr	r2, [r7, #4]
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	009b      	lsls	r3, r3, #2
 800b9d4:	4413      	add	r3, r2
 800b9d6:	881b      	ldrh	r3, [r3, #0]
 800b9d8:	b29b      	uxth	r3, r3
 800b9da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9e2:	81bb      	strh	r3, [r7, #12]
 800b9e4:	89bb      	ldrh	r3, [r7, #12]
 800b9e6:	f083 0320 	eor.w	r3, r3, #32
 800b9ea:	81bb      	strh	r3, [r7, #12]
 800b9ec:	687a      	ldr	r2, [r7, #4]
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	009b      	lsls	r3, r3, #2
 800b9f4:	441a      	add	r2, r3
 800b9f6:	89bb      	ldrh	r3, [r7, #12]
 800b9f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	8013      	strh	r3, [r2, #0]
 800ba0c:	e3f9      	b.n	800c202 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ba0e:	687a      	ldr	r2, [r7, #4]
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	4413      	add	r3, r2
 800ba18:	881b      	ldrh	r3, [r3, #0]
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba24:	81fb      	strh	r3, [r7, #14]
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	009b      	lsls	r3, r3, #2
 800ba2e:	441a      	add	r2, r3
 800ba30:	89fb      	ldrh	r3, [r7, #14]
 800ba32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba42:	b29b      	uxth	r3, r3
 800ba44:	8013      	strh	r3, [r2, #0]
 800ba46:	e3dc      	b.n	800c202 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	461a      	mov	r2, r3
 800ba56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba58:	4413      	add	r3, r2
 800ba5a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	00da      	lsls	r2, r3, #3
 800ba62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba64:	4413      	add	r3, r2
 800ba66:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ba6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	88db      	ldrh	r3, [r3, #6]
 800ba70:	085b      	lsrs	r3, r3, #1
 800ba72:	b29b      	uxth	r3, r3
 800ba74:	005b      	lsls	r3, r3, #1
 800ba76:	b29a      	uxth	r2, r3
 800ba78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba7a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba86:	b29b      	uxth	r3, r3
 800ba88:	461a      	mov	r2, r3
 800ba8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba8c:	4413      	add	r3, r2
 800ba8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	781b      	ldrb	r3, [r3, #0]
 800ba94:	00da      	lsls	r2, r3, #3
 800ba96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba98:	4413      	add	r3, r2
 800ba9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800baa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa2:	881b      	ldrh	r3, [r3, #0]
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800baaa:	b29a      	uxth	r2, r3
 800baac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baae:	801a      	strh	r2, [r3, #0]
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	691b      	ldr	r3, [r3, #16]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d10a      	bne.n	800bace <USB_ActivateEndpoint+0x28a>
 800bab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baba:	881b      	ldrh	r3, [r3, #0]
 800babc:	b29b      	uxth	r3, r3
 800babe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bac6:	b29a      	uxth	r2, r3
 800bac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baca:	801a      	strh	r2, [r3, #0]
 800bacc:	e041      	b.n	800bb52 <USB_ActivateEndpoint+0x30e>
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	691b      	ldr	r3, [r3, #16]
 800bad2:	2b3e      	cmp	r3, #62	@ 0x3e
 800bad4:	d81c      	bhi.n	800bb10 <USB_ActivateEndpoint+0x2cc>
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	691b      	ldr	r3, [r3, #16]
 800bada:	085b      	lsrs	r3, r3, #1
 800badc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	691b      	ldr	r3, [r3, #16]
 800bae4:	f003 0301 	and.w	r3, r3, #1
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d004      	beq.n	800baf6 <USB_ActivateEndpoint+0x2b2>
 800baec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800baf0:	3301      	adds	r3, #1
 800baf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800baf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf8:	881b      	ldrh	r3, [r3, #0]
 800bafa:	b29a      	uxth	r2, r3
 800bafc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb00:	b29b      	uxth	r3, r3
 800bb02:	029b      	lsls	r3, r3, #10
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	4313      	orrs	r3, r2
 800bb08:	b29a      	uxth	r2, r3
 800bb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb0c:	801a      	strh	r2, [r3, #0]
 800bb0e:	e020      	b.n	800bb52 <USB_ActivateEndpoint+0x30e>
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	691b      	ldr	r3, [r3, #16]
 800bb14:	095b      	lsrs	r3, r3, #5
 800bb16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	691b      	ldr	r3, [r3, #16]
 800bb1e:	f003 031f 	and.w	r3, r3, #31
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d104      	bne.n	800bb30 <USB_ActivateEndpoint+0x2ec>
 800bb26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb32:	881b      	ldrh	r3, [r3, #0]
 800bb34:	b29a      	uxth	r2, r3
 800bb36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	029b      	lsls	r3, r3, #10
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	4313      	orrs	r3, r2
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb4c:	b29a      	uxth	r2, r3
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb50:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	4413      	add	r3, r2
 800bb5c:	881b      	ldrh	r3, [r3, #0]
 800bb5e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800bb60:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d01b      	beq.n	800bba2 <USB_ActivateEndpoint+0x35e>
 800bb6a:	687a      	ldr	r2, [r7, #4]
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	4413      	add	r3, r2
 800bb74:	881b      	ldrh	r3, [r3, #0]
 800bb76:	b29b      	uxth	r3, r3
 800bb78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb80:	843b      	strh	r3, [r7, #32]
 800bb82:	687a      	ldr	r2, [r7, #4]
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	009b      	lsls	r3, r3, #2
 800bb8a:	441a      	add	r2, r3
 800bb8c:	8c3b      	ldrh	r3, [r7, #32]
 800bb8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bb9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb9e:	b29b      	uxth	r3, r3
 800bba0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d124      	bne.n	800bbf4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	4413      	add	r3, r2
 800bbb4:	881b      	ldrh	r3, [r3, #0]
 800bbb6:	b29b      	uxth	r3, r3
 800bbb8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bbbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbc0:	83bb      	strh	r3, [r7, #28]
 800bbc2:	8bbb      	ldrh	r3, [r7, #28]
 800bbc4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bbc8:	83bb      	strh	r3, [r7, #28]
 800bbca:	8bbb      	ldrh	r3, [r7, #28]
 800bbcc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bbd0:	83bb      	strh	r3, [r7, #28]
 800bbd2:	687a      	ldr	r2, [r7, #4]
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	009b      	lsls	r3, r3, #2
 800bbda:	441a      	add	r2, r3
 800bbdc:	8bbb      	ldrh	r3, [r7, #28]
 800bbde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bbe2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bbe6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bbea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbee:	b29b      	uxth	r3, r3
 800bbf0:	8013      	strh	r3, [r2, #0]
 800bbf2:	e306      	b.n	800c202 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	781b      	ldrb	r3, [r3, #0]
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	4413      	add	r3, r2
 800bbfe:	881b      	ldrh	r3, [r3, #0]
 800bc00:	b29b      	uxth	r3, r3
 800bc02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bc06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc0a:	83fb      	strh	r3, [r7, #30]
 800bc0c:	8bfb      	ldrh	r3, [r7, #30]
 800bc0e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bc12:	83fb      	strh	r3, [r7, #30]
 800bc14:	687a      	ldr	r2, [r7, #4]
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	009b      	lsls	r3, r3, #2
 800bc1c:	441a      	add	r2, r3
 800bc1e:	8bfb      	ldrh	r3, [r7, #30]
 800bc20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	8013      	strh	r3, [r2, #0]
 800bc34:	e2e5      	b.n	800c202 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	78db      	ldrb	r3, [r3, #3]
 800bc3a:	2b02      	cmp	r3, #2
 800bc3c:	d11e      	bne.n	800bc7c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bc3e:	687a      	ldr	r2, [r7, #4]
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	009b      	lsls	r3, r3, #2
 800bc46:	4413      	add	r3, r2
 800bc48:	881b      	ldrh	r3, [r3, #0]
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc54:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	441a      	add	r2, r3
 800bc62:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800bc66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc6e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bc72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	8013      	strh	r3, [r2, #0]
 800bc7a:	e01d      	b.n	800bcb8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4413      	add	r3, r2
 800bc86:	881b      	ldrh	r3, [r3, #0]
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bc8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc92:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800bc96:	687a      	ldr	r2, [r7, #4]
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	441a      	add	r2, r3
 800bca0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800bca4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bca8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bcb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bcc8:	4413      	add	r3, r2
 800bcca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	00da      	lsls	r2, r3, #3
 800bcd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bcd4:	4413      	add	r3, r2
 800bcd6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bcda:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	891b      	ldrh	r3, [r3, #8]
 800bce0:	085b      	lsrs	r3, r3, #1
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	005b      	lsls	r3, r3, #1
 800bce6:	b29a      	uxth	r2, r3
 800bce8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcea:	801a      	strh	r2, [r3, #0]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	677b      	str	r3, [r7, #116]	@ 0x74
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcf6:	b29b      	uxth	r3, r3
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bcfc:	4413      	add	r3, r2
 800bcfe:	677b      	str	r3, [r7, #116]	@ 0x74
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	781b      	ldrb	r3, [r3, #0]
 800bd04:	00da      	lsls	r2, r3, #3
 800bd06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd08:	4413      	add	r3, r2
 800bd0a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800bd0e:	673b      	str	r3, [r7, #112]	@ 0x70
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	895b      	ldrh	r3, [r3, #10]
 800bd14:	085b      	lsrs	r3, r3, #1
 800bd16:	b29b      	uxth	r3, r3
 800bd18:	005b      	lsls	r3, r3, #1
 800bd1a:	b29a      	uxth	r2, r3
 800bd1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bd1e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	785b      	ldrb	r3, [r3, #1]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	f040 81af 	bne.w	800c088 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	009b      	lsls	r3, r3, #2
 800bd32:	4413      	add	r3, r2
 800bd34:	881b      	ldrh	r3, [r3, #0]
 800bd36:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800bd3a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800bd3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d01d      	beq.n	800bd82 <USB_ActivateEndpoint+0x53e>
 800bd46:	687a      	ldr	r2, [r7, #4]
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	4413      	add	r3, r2
 800bd50:	881b      	ldrh	r3, [r3, #0]
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd5c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800bd60:	687a      	ldr	r2, [r7, #4]
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	781b      	ldrb	r3, [r3, #0]
 800bd66:	009b      	lsls	r3, r3, #2
 800bd68:	441a      	add	r2, r3
 800bd6a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800bd6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bd7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	781b      	ldrb	r3, [r3, #0]
 800bd88:	009b      	lsls	r3, r3, #2
 800bd8a:	4413      	add	r3, r2
 800bd8c:	881b      	ldrh	r3, [r3, #0]
 800bd8e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800bd92:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800bd96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d01d      	beq.n	800bdda <USB_ActivateEndpoint+0x596>
 800bd9e:	687a      	ldr	r2, [r7, #4]
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	781b      	ldrb	r3, [r3, #0]
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	4413      	add	r3, r2
 800bda8:	881b      	ldrh	r3, [r3, #0]
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdb4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800bdb8:	687a      	ldr	r2, [r7, #4]
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	441a      	add	r2, r3
 800bdc2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800bdc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bdd2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	785b      	ldrb	r3, [r3, #1]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d16b      	bne.n	800beba <USB_ActivateEndpoint+0x676>
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bdec:	b29b      	uxth	r3, r3
 800bdee:	461a      	mov	r2, r3
 800bdf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdf2:	4413      	add	r3, r2
 800bdf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	00da      	lsls	r2, r3, #3
 800bdfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdfe:	4413      	add	r3, r2
 800be00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800be04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be08:	881b      	ldrh	r3, [r3, #0]
 800be0a:	b29b      	uxth	r3, r3
 800be0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be10:	b29a      	uxth	r2, r3
 800be12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be14:	801a      	strh	r2, [r3, #0]
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	691b      	ldr	r3, [r3, #16]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d10a      	bne.n	800be34 <USB_ActivateEndpoint+0x5f0>
 800be1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be20:	881b      	ldrh	r3, [r3, #0]
 800be22:	b29b      	uxth	r3, r3
 800be24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be2c:	b29a      	uxth	r2, r3
 800be2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be30:	801a      	strh	r2, [r3, #0]
 800be32:	e05d      	b.n	800bef0 <USB_ActivateEndpoint+0x6ac>
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	691b      	ldr	r3, [r3, #16]
 800be38:	2b3e      	cmp	r3, #62	@ 0x3e
 800be3a:	d81c      	bhi.n	800be76 <USB_ActivateEndpoint+0x632>
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	691b      	ldr	r3, [r3, #16]
 800be40:	085b      	lsrs	r3, r3, #1
 800be42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	691b      	ldr	r3, [r3, #16]
 800be4a:	f003 0301 	and.w	r3, r3, #1
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d004      	beq.n	800be5c <USB_ActivateEndpoint+0x618>
 800be52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800be56:	3301      	adds	r3, #1
 800be58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800be5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be5e:	881b      	ldrh	r3, [r3, #0]
 800be60:	b29a      	uxth	r2, r3
 800be62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800be66:	b29b      	uxth	r3, r3
 800be68:	029b      	lsls	r3, r3, #10
 800be6a:	b29b      	uxth	r3, r3
 800be6c:	4313      	orrs	r3, r2
 800be6e:	b29a      	uxth	r2, r3
 800be70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be72:	801a      	strh	r2, [r3, #0]
 800be74:	e03c      	b.n	800bef0 <USB_ActivateEndpoint+0x6ac>
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	691b      	ldr	r3, [r3, #16]
 800be7a:	095b      	lsrs	r3, r3, #5
 800be7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	691b      	ldr	r3, [r3, #16]
 800be84:	f003 031f 	and.w	r3, r3, #31
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d104      	bne.n	800be96 <USB_ActivateEndpoint+0x652>
 800be8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800be90:	3b01      	subs	r3, #1
 800be92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800be96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be98:	881b      	ldrh	r3, [r3, #0]
 800be9a:	b29a      	uxth	r2, r3
 800be9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bea0:	b29b      	uxth	r3, r3
 800bea2:	029b      	lsls	r3, r3, #10
 800bea4:	b29b      	uxth	r3, r3
 800bea6:	4313      	orrs	r3, r2
 800bea8:	b29b      	uxth	r3, r3
 800beaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800beae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800beb2:	b29a      	uxth	r2, r3
 800beb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800beb6:	801a      	strh	r2, [r3, #0]
 800beb8:	e01a      	b.n	800bef0 <USB_ActivateEndpoint+0x6ac>
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	785b      	ldrb	r3, [r3, #1]
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	d116      	bne.n	800bef0 <USB_ActivateEndpoint+0x6ac>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	657b      	str	r3, [r7, #84]	@ 0x54
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800becc:	b29b      	uxth	r3, r3
 800bece:	461a      	mov	r2, r3
 800bed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bed2:	4413      	add	r3, r2
 800bed4:	657b      	str	r3, [r7, #84]	@ 0x54
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	781b      	ldrb	r3, [r3, #0]
 800beda:	00da      	lsls	r2, r3, #3
 800bedc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bede:	4413      	add	r3, r2
 800bee0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bee4:	653b      	str	r3, [r7, #80]	@ 0x50
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	691b      	ldr	r3, [r3, #16]
 800beea:	b29a      	uxth	r2, r3
 800beec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beee:	801a      	strh	r2, [r3, #0]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	647b      	str	r3, [r7, #68]	@ 0x44
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	785b      	ldrb	r3, [r3, #1]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d16b      	bne.n	800bfd4 <USB_ActivateEndpoint+0x790>
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	461a      	mov	r2, r3
 800bf0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf0c:	4413      	add	r3, r2
 800bf0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	781b      	ldrb	r3, [r3, #0]
 800bf14:	00da      	lsls	r2, r3, #3
 800bf16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf18:	4413      	add	r3, r2
 800bf1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bf1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bf20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf22:	881b      	ldrh	r3, [r3, #0]
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf2a:	b29a      	uxth	r2, r3
 800bf2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf2e:	801a      	strh	r2, [r3, #0]
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	691b      	ldr	r3, [r3, #16]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d10a      	bne.n	800bf4e <USB_ActivateEndpoint+0x70a>
 800bf38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf3a:	881b      	ldrh	r3, [r3, #0]
 800bf3c:	b29b      	uxth	r3, r3
 800bf3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf46:	b29a      	uxth	r2, r3
 800bf48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf4a:	801a      	strh	r2, [r3, #0]
 800bf4c:	e05b      	b.n	800c006 <USB_ActivateEndpoint+0x7c2>
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	691b      	ldr	r3, [r3, #16]
 800bf52:	2b3e      	cmp	r3, #62	@ 0x3e
 800bf54:	d81c      	bhi.n	800bf90 <USB_ActivateEndpoint+0x74c>
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	691b      	ldr	r3, [r3, #16]
 800bf5a:	085b      	lsrs	r3, r3, #1
 800bf5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	691b      	ldr	r3, [r3, #16]
 800bf64:	f003 0301 	and.w	r3, r3, #1
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d004      	beq.n	800bf76 <USB_ActivateEndpoint+0x732>
 800bf6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bf70:	3301      	adds	r3, #1
 800bf72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bf76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf78:	881b      	ldrh	r3, [r3, #0]
 800bf7a:	b29a      	uxth	r2, r3
 800bf7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bf80:	b29b      	uxth	r3, r3
 800bf82:	029b      	lsls	r3, r3, #10
 800bf84:	b29b      	uxth	r3, r3
 800bf86:	4313      	orrs	r3, r2
 800bf88:	b29a      	uxth	r2, r3
 800bf8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf8c:	801a      	strh	r2, [r3, #0]
 800bf8e:	e03a      	b.n	800c006 <USB_ActivateEndpoint+0x7c2>
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	691b      	ldr	r3, [r3, #16]
 800bf94:	095b      	lsrs	r3, r3, #5
 800bf96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	691b      	ldr	r3, [r3, #16]
 800bf9e:	f003 031f 	and.w	r3, r3, #31
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d104      	bne.n	800bfb0 <USB_ActivateEndpoint+0x76c>
 800bfa6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bfb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfb2:	881b      	ldrh	r3, [r3, #0]
 800bfb4:	b29a      	uxth	r2, r3
 800bfb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfba:	b29b      	uxth	r3, r3
 800bfbc:	029b      	lsls	r3, r3, #10
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	b29b      	uxth	r3, r3
 800bfc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfcc:	b29a      	uxth	r2, r3
 800bfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd0:	801a      	strh	r2, [r3, #0]
 800bfd2:	e018      	b.n	800c006 <USB_ActivateEndpoint+0x7c2>
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	785b      	ldrb	r3, [r3, #1]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d114      	bne.n	800c006 <USB_ActivateEndpoint+0x7c2>
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bfe2:	b29b      	uxth	r3, r3
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bfe8:	4413      	add	r3, r2
 800bfea:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	00da      	lsls	r2, r3, #3
 800bff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bff4:	4413      	add	r3, r2
 800bff6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bffa:	643b      	str	r3, [r7, #64]	@ 0x40
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	b29a      	uxth	r2, r3
 800c002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c004:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	4413      	add	r3, r2
 800c010:	881b      	ldrh	r3, [r3, #0]
 800c012:	b29b      	uxth	r3, r3
 800c014:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c01c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c01e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c020:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c024:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c026:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c028:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c02c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c02e:	687a      	ldr	r2, [r7, #4]
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	781b      	ldrb	r3, [r3, #0]
 800c034:	009b      	lsls	r3, r3, #2
 800c036:	441a      	add	r2, r3
 800c038:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c03a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c03e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c042:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c04a:	b29b      	uxth	r3, r3
 800c04c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	4413      	add	r3, r2
 800c058:	881b      	ldrh	r3, [r3, #0]
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c060:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c064:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c066:	687a      	ldr	r2, [r7, #4]
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	781b      	ldrb	r3, [r3, #0]
 800c06c:	009b      	lsls	r3, r3, #2
 800c06e:	441a      	add	r2, r3
 800c070:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c072:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c076:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c07a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c07e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c082:	b29b      	uxth	r3, r3
 800c084:	8013      	strh	r3, [r2, #0]
 800c086:	e0bc      	b.n	800c202 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c088:	687a      	ldr	r2, [r7, #4]
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	4413      	add	r3, r2
 800c092:	881b      	ldrh	r3, [r3, #0]
 800c094:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800c098:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c09c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d01d      	beq.n	800c0e0 <USB_ActivateEndpoint+0x89c>
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	781b      	ldrb	r3, [r3, #0]
 800c0aa:	009b      	lsls	r3, r3, #2
 800c0ac:	4413      	add	r3, r2
 800c0ae:	881b      	ldrh	r3, [r3, #0]
 800c0b0:	b29b      	uxth	r3, r3
 800c0b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0ba:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	441a      	add	r2, r3
 800c0c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c0cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c0d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	009b      	lsls	r3, r3, #2
 800c0e8:	4413      	add	r3, r2
 800c0ea:	881b      	ldrh	r3, [r3, #0]
 800c0ec:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800c0f0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c0f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d01d      	beq.n	800c138 <USB_ActivateEndpoint+0x8f4>
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	781b      	ldrb	r3, [r3, #0]
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	4413      	add	r3, r2
 800c106:	881b      	ldrh	r3, [r3, #0]
 800c108:	b29b      	uxth	r3, r3
 800c10a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c10e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c112:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800c116:	687a      	ldr	r2, [r7, #4]
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	781b      	ldrb	r3, [r3, #0]
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	441a      	add	r2, r3
 800c120:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800c124:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c128:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c12c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c130:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c134:	b29b      	uxth	r3, r3
 800c136:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	78db      	ldrb	r3, [r3, #3]
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d024      	beq.n	800c18a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c140:	687a      	ldr	r2, [r7, #4]
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	4413      	add	r3, r2
 800c14a:	881b      	ldrh	r3, [r3, #0]
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c152:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c156:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c15a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c15e:	f083 0320 	eor.w	r3, r3, #32
 800c162:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	441a      	add	r2, r3
 800c170:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c174:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c178:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c17c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c184:	b29b      	uxth	r3, r3
 800c186:	8013      	strh	r3, [r2, #0]
 800c188:	e01d      	b.n	800c1c6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	4413      	add	r3, r2
 800c194:	881b      	ldrh	r3, [r3, #0]
 800c196:	b29b      	uxth	r3, r3
 800c198:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c19c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1a0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c1a4:	687a      	ldr	r2, [r7, #4]
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	781b      	ldrb	r3, [r3, #0]
 800c1aa:	009b      	lsls	r3, r3, #2
 800c1ac:	441a      	add	r2, r3
 800c1ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c1b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1c2:	b29b      	uxth	r3, r3
 800c1c4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c1c6:	687a      	ldr	r2, [r7, #4]
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	781b      	ldrb	r3, [r3, #0]
 800c1cc:	009b      	lsls	r3, r3, #2
 800c1ce:	4413      	add	r3, r2
 800c1d0:	881b      	ldrh	r3, [r3, #0]
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c1d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1dc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c1e0:	687a      	ldr	r2, [r7, #4]
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	781b      	ldrb	r3, [r3, #0]
 800c1e6:	009b      	lsls	r3, r3, #2
 800c1e8:	441a      	add	r2, r3
 800c1ea:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c1ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1fe:	b29b      	uxth	r3, r3
 800c200:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c202:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800c206:	4618      	mov	r0, r3
 800c208:	379c      	adds	r7, #156	@ 0x9c
 800c20a:	46bd      	mov	sp, r7
 800c20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c210:	4770      	bx	lr
 800c212:	bf00      	nop

0800c214 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c214:	b480      	push	{r7}
 800c216:	b08d      	sub	sp, #52	@ 0x34
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	7b1b      	ldrb	r3, [r3, #12]
 800c222:	2b00      	cmp	r3, #0
 800c224:	f040 808e 	bne.w	800c344 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	785b      	ldrb	r3, [r3, #1]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d044      	beq.n	800c2ba <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	4413      	add	r3, r2
 800c23a:	881b      	ldrh	r3, [r3, #0]
 800c23c:	81bb      	strh	r3, [r7, #12]
 800c23e:	89bb      	ldrh	r3, [r7, #12]
 800c240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c244:	2b00      	cmp	r3, #0
 800c246:	d01b      	beq.n	800c280 <USB_DeactivateEndpoint+0x6c>
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	009b      	lsls	r3, r3, #2
 800c250:	4413      	add	r3, r2
 800c252:	881b      	ldrh	r3, [r3, #0]
 800c254:	b29b      	uxth	r3, r3
 800c256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c25a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c25e:	817b      	strh	r3, [r7, #10]
 800c260:	687a      	ldr	r2, [r7, #4]
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	009b      	lsls	r3, r3, #2
 800c268:	441a      	add	r2, r3
 800c26a:	897b      	ldrh	r3, [r7, #10]
 800c26c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c270:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c274:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c278:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c27c:	b29b      	uxth	r3, r3
 800c27e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c280:	687a      	ldr	r2, [r7, #4]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	009b      	lsls	r3, r3, #2
 800c288:	4413      	add	r3, r2
 800c28a:	881b      	ldrh	r3, [r3, #0]
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c296:	813b      	strh	r3, [r7, #8]
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	009b      	lsls	r3, r3, #2
 800c2a0:	441a      	add	r2, r3
 800c2a2:	893b      	ldrh	r3, [r7, #8]
 800c2a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2b4:	b29b      	uxth	r3, r3
 800c2b6:	8013      	strh	r3, [r2, #0]
 800c2b8:	e192      	b.n	800c5e0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c2ba:	687a      	ldr	r2, [r7, #4]
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	009b      	lsls	r3, r3, #2
 800c2c2:	4413      	add	r3, r2
 800c2c4:	881b      	ldrh	r3, [r3, #0]
 800c2c6:	827b      	strh	r3, [r7, #18]
 800c2c8:	8a7b      	ldrh	r3, [r7, #18]
 800c2ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d01b      	beq.n	800c30a <USB_DeactivateEndpoint+0xf6>
 800c2d2:	687a      	ldr	r2, [r7, #4]
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4413      	add	r3, r2
 800c2dc:	881b      	ldrh	r3, [r3, #0]
 800c2de:	b29b      	uxth	r3, r3
 800c2e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2e8:	823b      	strh	r3, [r7, #16]
 800c2ea:	687a      	ldr	r2, [r7, #4]
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	009b      	lsls	r3, r3, #2
 800c2f2:	441a      	add	r2, r3
 800c2f4:	8a3b      	ldrh	r3, [r7, #16]
 800c2f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c306:	b29b      	uxth	r3, r3
 800c308:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	781b      	ldrb	r3, [r3, #0]
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	4413      	add	r3, r2
 800c314:	881b      	ldrh	r3, [r3, #0]
 800c316:	b29b      	uxth	r3, r3
 800c318:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c31c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c320:	81fb      	strh	r3, [r7, #14]
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	009b      	lsls	r3, r3, #2
 800c32a:	441a      	add	r2, r3
 800c32c:	89fb      	ldrh	r3, [r7, #14]
 800c32e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c332:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c33a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c33e:	b29b      	uxth	r3, r3
 800c340:	8013      	strh	r3, [r2, #0]
 800c342:	e14d      	b.n	800c5e0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	785b      	ldrb	r3, [r3, #1]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	f040 80a5 	bne.w	800c498 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c34e:	687a      	ldr	r2, [r7, #4]
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	009b      	lsls	r3, r3, #2
 800c356:	4413      	add	r3, r2
 800c358:	881b      	ldrh	r3, [r3, #0]
 800c35a:	843b      	strh	r3, [r7, #32]
 800c35c:	8c3b      	ldrh	r3, [r7, #32]
 800c35e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c362:	2b00      	cmp	r3, #0
 800c364:	d01b      	beq.n	800c39e <USB_DeactivateEndpoint+0x18a>
 800c366:	687a      	ldr	r2, [r7, #4]
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	781b      	ldrb	r3, [r3, #0]
 800c36c:	009b      	lsls	r3, r3, #2
 800c36e:	4413      	add	r3, r2
 800c370:	881b      	ldrh	r3, [r3, #0]
 800c372:	b29b      	uxth	r3, r3
 800c374:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c37c:	83fb      	strh	r3, [r7, #30]
 800c37e:	687a      	ldr	r2, [r7, #4]
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	009b      	lsls	r3, r3, #2
 800c386:	441a      	add	r2, r3
 800c388:	8bfb      	ldrh	r3, [r7, #30]
 800c38a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c38e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c392:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c39e:	687a      	ldr	r2, [r7, #4]
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	4413      	add	r3, r2
 800c3a8:	881b      	ldrh	r3, [r3, #0]
 800c3aa:	83bb      	strh	r3, [r7, #28]
 800c3ac:	8bbb      	ldrh	r3, [r7, #28]
 800c3ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d01b      	beq.n	800c3ee <USB_DeactivateEndpoint+0x1da>
 800c3b6:	687a      	ldr	r2, [r7, #4]
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	009b      	lsls	r3, r3, #2
 800c3be:	4413      	add	r3, r2
 800c3c0:	881b      	ldrh	r3, [r3, #0]
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3cc:	837b      	strh	r3, [r7, #26]
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	009b      	lsls	r3, r3, #2
 800c3d6:	441a      	add	r2, r3
 800c3d8:	8b7b      	ldrh	r3, [r7, #26]
 800c3da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c3ea:	b29b      	uxth	r3, r3
 800c3ec:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800c3ee:	687a      	ldr	r2, [r7, #4]
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	781b      	ldrb	r3, [r3, #0]
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	4413      	add	r3, r2
 800c3f8:	881b      	ldrh	r3, [r3, #0]
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c400:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c404:	833b      	strh	r3, [r7, #24]
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	441a      	add	r2, r3
 800c410:	8b3b      	ldrh	r3, [r7, #24]
 800c412:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c416:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c41a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c41e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c422:	b29b      	uxth	r3, r3
 800c424:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c426:	687a      	ldr	r2, [r7, #4]
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	781b      	ldrb	r3, [r3, #0]
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	4413      	add	r3, r2
 800c430:	881b      	ldrh	r3, [r3, #0]
 800c432:	b29b      	uxth	r3, r3
 800c434:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c438:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c43c:	82fb      	strh	r3, [r7, #22]
 800c43e:	687a      	ldr	r2, [r7, #4]
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	009b      	lsls	r3, r3, #2
 800c446:	441a      	add	r2, r3
 800c448:	8afb      	ldrh	r3, [r7, #22]
 800c44a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c44e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	009b      	lsls	r3, r3, #2
 800c466:	4413      	add	r3, r2
 800c468:	881b      	ldrh	r3, [r3, #0]
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c474:	82bb      	strh	r3, [r7, #20]
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	441a      	add	r2, r3
 800c480:	8abb      	ldrh	r3, [r7, #20]
 800c482:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c486:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c48a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c48e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c492:	b29b      	uxth	r3, r3
 800c494:	8013      	strh	r3, [r2, #0]
 800c496:	e0a3      	b.n	800c5e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c498:	687a      	ldr	r2, [r7, #4]
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	781b      	ldrb	r3, [r3, #0]
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	4413      	add	r3, r2
 800c4a2:	881b      	ldrh	r3, [r3, #0]
 800c4a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c4a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c4a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d01b      	beq.n	800c4e8 <USB_DeactivateEndpoint+0x2d4>
 800c4b0:	687a      	ldr	r2, [r7, #4]
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	009b      	lsls	r3, r3, #2
 800c4b8:	4413      	add	r3, r2
 800c4ba:	881b      	ldrh	r3, [r3, #0]
 800c4bc:	b29b      	uxth	r3, r3
 800c4be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4c6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	009b      	lsls	r3, r3, #2
 800c4d0:	441a      	add	r2, r3
 800c4d2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c4d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c4e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c4e8:	687a      	ldr	r2, [r7, #4]
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	781b      	ldrb	r3, [r3, #0]
 800c4ee:	009b      	lsls	r3, r3, #2
 800c4f0:	4413      	add	r3, r2
 800c4f2:	881b      	ldrh	r3, [r3, #0]
 800c4f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800c4f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c4f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d01b      	beq.n	800c538 <USB_DeactivateEndpoint+0x324>
 800c500:	687a      	ldr	r2, [r7, #4]
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	4413      	add	r3, r2
 800c50a:	881b      	ldrh	r3, [r3, #0]
 800c50c:	b29b      	uxth	r3, r3
 800c50e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c516:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	009b      	lsls	r3, r3, #2
 800c520:	441a      	add	r2, r3
 800c522:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c524:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c528:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c52c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c530:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c534:	b29b      	uxth	r3, r3
 800c536:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	009b      	lsls	r3, r3, #2
 800c540:	4413      	add	r3, r2
 800c542:	881b      	ldrh	r3, [r3, #0]
 800c544:	b29b      	uxth	r3, r3
 800c546:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c54a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c54e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c550:	687a      	ldr	r2, [r7, #4]
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	441a      	add	r2, r3
 800c55a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c55c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c560:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c564:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c568:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c570:	687a      	ldr	r2, [r7, #4]
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	4413      	add	r3, r2
 800c57a:	881b      	ldrh	r3, [r3, #0]
 800c57c:	b29b      	uxth	r3, r3
 800c57e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c586:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c588:	687a      	ldr	r2, [r7, #4]
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	009b      	lsls	r3, r3, #2
 800c590:	441a      	add	r2, r3
 800c592:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c594:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c598:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c59c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5a4:	b29b      	uxth	r3, r3
 800c5a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c5a8:	687a      	ldr	r2, [r7, #4]
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	781b      	ldrb	r3, [r3, #0]
 800c5ae:	009b      	lsls	r3, r3, #2
 800c5b0:	4413      	add	r3, r2
 800c5b2:	881b      	ldrh	r3, [r3, #0]
 800c5b4:	b29b      	uxth	r3, r3
 800c5b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c5ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5be:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c5c0:	687a      	ldr	r2, [r7, #4]
 800c5c2:	683b      	ldr	r3, [r7, #0]
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	009b      	lsls	r3, r3, #2
 800c5c8:	441a      	add	r2, r3
 800c5ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c5cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5dc:	b29b      	uxth	r3, r3
 800c5de:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c5e0:	2300      	movs	r3, #0
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3734      	adds	r7, #52	@ 0x34
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ec:	4770      	bx	lr

0800c5ee <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b0ac      	sub	sp, #176	@ 0xb0
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
 800c5f6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	785b      	ldrb	r3, [r3, #1]
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	f040 84ca 	bne.w	800cf96 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	699a      	ldr	r2, [r3, #24]
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	691b      	ldr	r3, [r3, #16]
 800c60a:	429a      	cmp	r2, r3
 800c60c:	d904      	bls.n	800c618 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	691b      	ldr	r3, [r3, #16]
 800c612:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c616:	e003      	b.n	800c620 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	699b      	ldr	r3, [r3, #24]
 800c61c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	7b1b      	ldrb	r3, [r3, #12]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d122      	bne.n	800c66e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	6959      	ldr	r1, [r3, #20]
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	88da      	ldrh	r2, [r3, #6]
 800c630:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c634:	b29b      	uxth	r3, r3
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 febd 	bl	800d3b6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	613b      	str	r3, [r7, #16]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c646:	b29b      	uxth	r3, r3
 800c648:	461a      	mov	r2, r3
 800c64a:	693b      	ldr	r3, [r7, #16]
 800c64c:	4413      	add	r3, r2
 800c64e:	613b      	str	r3, [r7, #16]
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	00da      	lsls	r2, r3, #3
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	4413      	add	r3, r2
 800c65a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c65e:	60fb      	str	r3, [r7, #12]
 800c660:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c664:	b29a      	uxth	r2, r3
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	801a      	strh	r2, [r3, #0]
 800c66a:	f000 bc6f 	b.w	800cf4c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	78db      	ldrb	r3, [r3, #3]
 800c672:	2b02      	cmp	r3, #2
 800c674:	f040 831e 	bne.w	800ccb4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	6a1a      	ldr	r2, [r3, #32]
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	429a      	cmp	r2, r3
 800c682:	f240 82cf 	bls.w	800cc24 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c686:	687a      	ldr	r2, [r7, #4]
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	781b      	ldrb	r3, [r3, #0]
 800c68c:	009b      	lsls	r3, r3, #2
 800c68e:	4413      	add	r3, r2
 800c690:	881b      	ldrh	r3, [r3, #0]
 800c692:	b29b      	uxth	r3, r3
 800c694:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c69c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800c6a0:	687a      	ldr	r2, [r7, #4]
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	781b      	ldrb	r3, [r3, #0]
 800c6a6:	009b      	lsls	r3, r3, #2
 800c6a8:	441a      	add	r2, r3
 800c6aa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c6ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6b6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c6ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	6a1a      	ldr	r2, [r3, #32]
 800c6c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c6ca:	1ad2      	subs	r2, r2, r3
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	4413      	add	r3, r2
 800c6da:	881b      	ldrh	r3, [r3, #0]
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	f000 814f 	beq.w	800c986 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	785b      	ldrb	r3, [r3, #1]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d16b      	bne.n	800c7cc <USB_EPStartXfer+0x1de>
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	461a      	mov	r2, r3
 800c702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c704:	4413      	add	r3, r2
 800c706:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	00da      	lsls	r2, r3, #3
 800c70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c710:	4413      	add	r3, r2
 800c712:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c716:	627b      	str	r3, [r7, #36]	@ 0x24
 800c718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71a:	881b      	ldrh	r3, [r3, #0]
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c722:	b29a      	uxth	r2, r3
 800c724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c726:	801a      	strh	r2, [r3, #0]
 800c728:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10a      	bne.n	800c746 <USB_EPStartXfer+0x158>
 800c730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c732:	881b      	ldrh	r3, [r3, #0]
 800c734:	b29b      	uxth	r3, r3
 800c736:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c73a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c73e:	b29a      	uxth	r2, r3
 800c740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c742:	801a      	strh	r2, [r3, #0]
 800c744:	e05b      	b.n	800c7fe <USB_EPStartXfer+0x210>
 800c746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c74a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c74c:	d81c      	bhi.n	800c788 <USB_EPStartXfer+0x19a>
 800c74e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c752:	085b      	lsrs	r3, r3, #1
 800c754:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c758:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c75c:	f003 0301 	and.w	r3, r3, #1
 800c760:	2b00      	cmp	r3, #0
 800c762:	d004      	beq.n	800c76e <USB_EPStartXfer+0x180>
 800c764:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c768:	3301      	adds	r3, #1
 800c76a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c770:	881b      	ldrh	r3, [r3, #0]
 800c772:	b29a      	uxth	r2, r3
 800c774:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c778:	b29b      	uxth	r3, r3
 800c77a:	029b      	lsls	r3, r3, #10
 800c77c:	b29b      	uxth	r3, r3
 800c77e:	4313      	orrs	r3, r2
 800c780:	b29a      	uxth	r2, r3
 800c782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c784:	801a      	strh	r2, [r3, #0]
 800c786:	e03a      	b.n	800c7fe <USB_EPStartXfer+0x210>
 800c788:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c78c:	095b      	lsrs	r3, r3, #5
 800c78e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c796:	f003 031f 	and.w	r3, r3, #31
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d104      	bne.n	800c7a8 <USB_EPStartXfer+0x1ba>
 800c79e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c7a2:	3b01      	subs	r3, #1
 800c7a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	b29a      	uxth	r2, r3
 800c7ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c7b2:	b29b      	uxth	r3, r3
 800c7b4:	029b      	lsls	r3, r3, #10
 800c7b6:	b29b      	uxth	r3, r3
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	b29b      	uxth	r3, r3
 800c7bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7c4:	b29a      	uxth	r2, r3
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	801a      	strh	r2, [r3, #0]
 800c7ca:	e018      	b.n	800c7fe <USB_EPStartXfer+0x210>
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	785b      	ldrb	r3, [r3, #1]
 800c7d0:	2b01      	cmp	r3, #1
 800c7d2:	d114      	bne.n	800c7fe <USB_EPStartXfer+0x210>
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7da:	b29b      	uxth	r3, r3
 800c7dc:	461a      	mov	r2, r3
 800c7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e0:	4413      	add	r3, r2
 800c7e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	781b      	ldrb	r3, [r3, #0]
 800c7e8:	00da      	lsls	r2, r3, #3
 800c7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ec:	4413      	add	r3, r2
 800c7ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c7f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7f8:	b29a      	uxth	r2, r3
 800c7fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7fc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	895b      	ldrh	r3, [r3, #10]
 800c802:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	6959      	ldr	r1, [r3, #20]
 800c80a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c80e:	b29b      	uxth	r3, r3
 800c810:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f000 fdce 	bl	800d3b6 <USB_WritePMA>
            ep->xfer_buff += len;
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	695a      	ldr	r2, [r3, #20]
 800c81e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c822:	441a      	add	r2, r3
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	6a1a      	ldr	r2, [r3, #32]
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	691b      	ldr	r3, [r3, #16]
 800c830:	429a      	cmp	r2, r3
 800c832:	d907      	bls.n	800c844 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	6a1a      	ldr	r2, [r3, #32]
 800c838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c83c:	1ad2      	subs	r2, r2, r3
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	621a      	str	r2, [r3, #32]
 800c842:	e006      	b.n	800c852 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	6a1b      	ldr	r3, [r3, #32]
 800c848:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	2200      	movs	r2, #0
 800c850:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	785b      	ldrb	r3, [r3, #1]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d16b      	bne.n	800c932 <USB_EPStartXfer+0x344>
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	61bb      	str	r3, [r7, #24]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c864:	b29b      	uxth	r3, r3
 800c866:	461a      	mov	r2, r3
 800c868:	69bb      	ldr	r3, [r7, #24]
 800c86a:	4413      	add	r3, r2
 800c86c:	61bb      	str	r3, [r7, #24]
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	781b      	ldrb	r3, [r3, #0]
 800c872:	00da      	lsls	r2, r3, #3
 800c874:	69bb      	ldr	r3, [r7, #24]
 800c876:	4413      	add	r3, r2
 800c878:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c87c:	617b      	str	r3, [r7, #20]
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	881b      	ldrh	r3, [r3, #0]
 800c882:	b29b      	uxth	r3, r3
 800c884:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c888:	b29a      	uxth	r2, r3
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	801a      	strh	r2, [r3, #0]
 800c88e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c892:	2b00      	cmp	r3, #0
 800c894:	d10a      	bne.n	800c8ac <USB_EPStartXfer+0x2be>
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	881b      	ldrh	r3, [r3, #0]
 800c89a:	b29b      	uxth	r3, r3
 800c89c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8a4:	b29a      	uxth	r2, r3
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	801a      	strh	r2, [r3, #0]
 800c8aa:	e05d      	b.n	800c968 <USB_EPStartXfer+0x37a>
 800c8ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8b0:	2b3e      	cmp	r3, #62	@ 0x3e
 800c8b2:	d81c      	bhi.n	800c8ee <USB_EPStartXfer+0x300>
 800c8b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8b8:	085b      	lsrs	r3, r3, #1
 800c8ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c8be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8c2:	f003 0301 	and.w	r3, r3, #1
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d004      	beq.n	800c8d4 <USB_EPStartXfer+0x2e6>
 800c8ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c8ce:	3301      	adds	r3, #1
 800c8d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c8d4:	697b      	ldr	r3, [r7, #20]
 800c8d6:	881b      	ldrh	r3, [r3, #0]
 800c8d8:	b29a      	uxth	r2, r3
 800c8da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	029b      	lsls	r3, r3, #10
 800c8e2:	b29b      	uxth	r3, r3
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	b29a      	uxth	r2, r3
 800c8e8:	697b      	ldr	r3, [r7, #20]
 800c8ea:	801a      	strh	r2, [r3, #0]
 800c8ec:	e03c      	b.n	800c968 <USB_EPStartXfer+0x37a>
 800c8ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8f2:	095b      	lsrs	r3, r3, #5
 800c8f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c8f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8fc:	f003 031f 	and.w	r3, r3, #31
 800c900:	2b00      	cmp	r3, #0
 800c902:	d104      	bne.n	800c90e <USB_EPStartXfer+0x320>
 800c904:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c908:	3b01      	subs	r3, #1
 800c90a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	881b      	ldrh	r3, [r3, #0]
 800c912:	b29a      	uxth	r2, r3
 800c914:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c918:	b29b      	uxth	r3, r3
 800c91a:	029b      	lsls	r3, r3, #10
 800c91c:	b29b      	uxth	r3, r3
 800c91e:	4313      	orrs	r3, r2
 800c920:	b29b      	uxth	r3, r3
 800c922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c92a:	b29a      	uxth	r2, r3
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	801a      	strh	r2, [r3, #0]
 800c930:	e01a      	b.n	800c968 <USB_EPStartXfer+0x37a>
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	785b      	ldrb	r3, [r3, #1]
 800c936:	2b01      	cmp	r3, #1
 800c938:	d116      	bne.n	800c968 <USB_EPStartXfer+0x37a>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	623b      	str	r3, [r7, #32]
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c944:	b29b      	uxth	r3, r3
 800c946:	461a      	mov	r2, r3
 800c948:	6a3b      	ldr	r3, [r7, #32]
 800c94a:	4413      	add	r3, r2
 800c94c:	623b      	str	r3, [r7, #32]
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	00da      	lsls	r2, r3, #3
 800c954:	6a3b      	ldr	r3, [r7, #32]
 800c956:	4413      	add	r3, r2
 800c958:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c95c:	61fb      	str	r3, [r7, #28]
 800c95e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c962:	b29a      	uxth	r2, r3
 800c964:	69fb      	ldr	r3, [r7, #28]
 800c966:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	891b      	ldrh	r3, [r3, #8]
 800c96c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	6959      	ldr	r1, [r3, #20]
 800c974:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c978:	b29b      	uxth	r3, r3
 800c97a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c97e:	6878      	ldr	r0, [r7, #4]
 800c980:	f000 fd19 	bl	800d3b6 <USB_WritePMA>
 800c984:	e2e2      	b.n	800cf4c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	785b      	ldrb	r3, [r3, #1]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d16b      	bne.n	800ca66 <USB_EPStartXfer+0x478>
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c998:	b29b      	uxth	r3, r3
 800c99a:	461a      	mov	r2, r3
 800c99c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c99e:	4413      	add	r3, r2
 800c9a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	00da      	lsls	r2, r3, #3
 800c9a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9aa:	4413      	add	r3, r2
 800c9ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c9b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9b4:	881b      	ldrh	r3, [r3, #0]
 800c9b6:	b29b      	uxth	r3, r3
 800c9b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c9bc:	b29a      	uxth	r2, r3
 800c9be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9c0:	801a      	strh	r2, [r3, #0]
 800c9c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d10a      	bne.n	800c9e0 <USB_EPStartXfer+0x3f2>
 800c9ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9cc:	881b      	ldrh	r3, [r3, #0]
 800c9ce:	b29b      	uxth	r3, r3
 800c9d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c9d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c9d8:	b29a      	uxth	r2, r3
 800c9da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9dc:	801a      	strh	r2, [r3, #0]
 800c9de:	e05d      	b.n	800ca9c <USB_EPStartXfer+0x4ae>
 800c9e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9e4:	2b3e      	cmp	r3, #62	@ 0x3e
 800c9e6:	d81c      	bhi.n	800ca22 <USB_EPStartXfer+0x434>
 800c9e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9ec:	085b      	lsrs	r3, r3, #1
 800c9ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c9f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9f6:	f003 0301 	and.w	r3, r3, #1
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d004      	beq.n	800ca08 <USB_EPStartXfer+0x41a>
 800c9fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca02:	3301      	adds	r3, #1
 800ca04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca0a:	881b      	ldrh	r3, [r3, #0]
 800ca0c:	b29a      	uxth	r2, r3
 800ca0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	029b      	lsls	r3, r3, #10
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	b29a      	uxth	r2, r3
 800ca1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca1e:	801a      	strh	r2, [r3, #0]
 800ca20:	e03c      	b.n	800ca9c <USB_EPStartXfer+0x4ae>
 800ca22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca26:	095b      	lsrs	r3, r3, #5
 800ca28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca30:	f003 031f 	and.w	r3, r3, #31
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d104      	bne.n	800ca42 <USB_EPStartXfer+0x454>
 800ca38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca3c:	3b01      	subs	r3, #1
 800ca3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca44:	881b      	ldrh	r3, [r3, #0]
 800ca46:	b29a      	uxth	r2, r3
 800ca48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	029b      	lsls	r3, r3, #10
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	4313      	orrs	r3, r2
 800ca54:	b29b      	uxth	r3, r3
 800ca56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca5e:	b29a      	uxth	r2, r3
 800ca60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca62:	801a      	strh	r2, [r3, #0]
 800ca64:	e01a      	b.n	800ca9c <USB_EPStartXfer+0x4ae>
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	785b      	ldrb	r3, [r3, #1]
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d116      	bne.n	800ca9c <USB_EPStartXfer+0x4ae>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	653b      	str	r3, [r7, #80]	@ 0x50
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca78:	b29b      	uxth	r3, r3
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca7e:	4413      	add	r3, r2
 800ca80:	653b      	str	r3, [r7, #80]	@ 0x50
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	00da      	lsls	r2, r3, #3
 800ca88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca8a:	4413      	add	r3, r2
 800ca8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ca90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca96:	b29a      	uxth	r2, r3
 800ca98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca9a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	891b      	ldrh	r3, [r3, #8]
 800caa0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	6959      	ldr	r1, [r3, #20]
 800caa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800caac:	b29b      	uxth	r3, r3
 800caae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f000 fc7f 	bl	800d3b6 <USB_WritePMA>
            ep->xfer_buff += len;
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	695a      	ldr	r2, [r3, #20]
 800cabc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cac0:	441a      	add	r2, r3
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	6a1a      	ldr	r2, [r3, #32]
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	691b      	ldr	r3, [r3, #16]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d907      	bls.n	800cae2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	6a1a      	ldr	r2, [r3, #32]
 800cad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cada:	1ad2      	subs	r2, r2, r3
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	621a      	str	r2, [r3, #32]
 800cae0:	e006      	b.n	800caf0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	6a1b      	ldr	r3, [r3, #32]
 800cae6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	2200      	movs	r2, #0
 800caee:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	643b      	str	r3, [r7, #64]	@ 0x40
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	785b      	ldrb	r3, [r3, #1]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d16b      	bne.n	800cbd4 <USB_EPStartXfer+0x5e6>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	461a      	mov	r2, r3
 800cb0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb0c:	4413      	add	r3, r2
 800cb0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	00da      	lsls	r2, r3, #3
 800cb16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb18:	4413      	add	r3, r2
 800cb1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb1e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb22:	881b      	ldrh	r3, [r3, #0]
 800cb24:	b29b      	uxth	r3, r3
 800cb26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb2a:	b29a      	uxth	r2, r3
 800cb2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb2e:	801a      	strh	r2, [r3, #0]
 800cb30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d10a      	bne.n	800cb4e <USB_EPStartXfer+0x560>
 800cb38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb3a:	881b      	ldrh	r3, [r3, #0]
 800cb3c:	b29b      	uxth	r3, r3
 800cb3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb46:	b29a      	uxth	r2, r3
 800cb48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb4a:	801a      	strh	r2, [r3, #0]
 800cb4c:	e05b      	b.n	800cc06 <USB_EPStartXfer+0x618>
 800cb4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb52:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb54:	d81c      	bhi.n	800cb90 <USB_EPStartXfer+0x5a2>
 800cb56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb5a:	085b      	lsrs	r3, r3, #1
 800cb5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cb60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb64:	f003 0301 	and.w	r3, r3, #1
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d004      	beq.n	800cb76 <USB_EPStartXfer+0x588>
 800cb6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cb70:	3301      	adds	r3, #1
 800cb72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cb76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb78:	881b      	ldrh	r3, [r3, #0]
 800cb7a:	b29a      	uxth	r2, r3
 800cb7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	029b      	lsls	r3, r3, #10
 800cb84:	b29b      	uxth	r3, r3
 800cb86:	4313      	orrs	r3, r2
 800cb88:	b29a      	uxth	r2, r3
 800cb8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb8c:	801a      	strh	r2, [r3, #0]
 800cb8e:	e03a      	b.n	800cc06 <USB_EPStartXfer+0x618>
 800cb90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb94:	095b      	lsrs	r3, r3, #5
 800cb96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cb9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb9e:	f003 031f 	and.w	r3, r3, #31
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d104      	bne.n	800cbb0 <USB_EPStartXfer+0x5c2>
 800cba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbaa:	3b01      	subs	r3, #1
 800cbac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cbb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbb2:	881b      	ldrh	r3, [r3, #0]
 800cbb4:	b29a      	uxth	r2, r3
 800cbb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbba:	b29b      	uxth	r3, r3
 800cbbc:	029b      	lsls	r3, r3, #10
 800cbbe:	b29b      	uxth	r3, r3
 800cbc0:	4313      	orrs	r3, r2
 800cbc2:	b29b      	uxth	r3, r3
 800cbc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbcc:	b29a      	uxth	r2, r3
 800cbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbd0:	801a      	strh	r2, [r3, #0]
 800cbd2:	e018      	b.n	800cc06 <USB_EPStartXfer+0x618>
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	785b      	ldrb	r3, [r3, #1]
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	d114      	bne.n	800cc06 <USB_EPStartXfer+0x618>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbe8:	4413      	add	r3, r2
 800cbea:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	00da      	lsls	r2, r3, #3
 800cbf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbf4:	4413      	add	r3, r2
 800cbf6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cbfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cbfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc00:	b29a      	uxth	r2, r3
 800cc02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc04:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	895b      	ldrh	r3, [r3, #10]
 800cc0a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	6959      	ldr	r1, [r3, #20]
 800cc12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc16:	b29b      	uxth	r3, r3
 800cc18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f000 fbca 	bl	800d3b6 <USB_WritePMA>
 800cc22:	e193      	b.n	800cf4c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	6a1b      	ldr	r3, [r3, #32]
 800cc28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	4413      	add	r3, r2
 800cc36:	881b      	ldrh	r3, [r3, #0]
 800cc38:	b29b      	uxth	r3, r3
 800cc3a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cc3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc42:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800cc46:	687a      	ldr	r2, [r7, #4]
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	009b      	lsls	r3, r3, #2
 800cc4e:	441a      	add	r2, r3
 800cc50:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800cc54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc64:	b29b      	uxth	r3, r3
 800cc66:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc72:	b29b      	uxth	r3, r3
 800cc74:	461a      	mov	r2, r3
 800cc76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc78:	4413      	add	r3, r2
 800cc7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	00da      	lsls	r2, r3, #3
 800cc82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc84:	4413      	add	r3, r2
 800cc86:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cc8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc90:	b29a      	uxth	r2, r3
 800cc92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc94:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	891b      	ldrh	r3, [r3, #8]
 800cc9a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	6959      	ldr	r1, [r3, #20]
 800cca2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cca6:	b29b      	uxth	r3, r3
 800cca8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f000 fb82 	bl	800d3b6 <USB_WritePMA>
 800ccb2:	e14b      	b.n	800cf4c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	6a1a      	ldr	r2, [r3, #32]
 800ccb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccbc:	1ad2      	subs	r2, r2, r3
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ccc2:	687a      	ldr	r2, [r7, #4]
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	4413      	add	r3, r2
 800cccc:	881b      	ldrh	r3, [r3, #0]
 800ccce:	b29b      	uxth	r3, r3
 800ccd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	f000 809a 	beq.w	800ce0e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	673b      	str	r3, [r7, #112]	@ 0x70
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	785b      	ldrb	r3, [r3, #1]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d16b      	bne.n	800cdbe <USB_EPStartXfer+0x7d0>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccf0:	b29b      	uxth	r3, r3
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ccf6:	4413      	add	r3, r2
 800ccf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	00da      	lsls	r2, r3, #3
 800cd00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd02:	4413      	add	r3, r2
 800cd04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cd08:	667b      	str	r3, [r7, #100]	@ 0x64
 800cd0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd0c:	881b      	ldrh	r3, [r3, #0]
 800cd0e:	b29b      	uxth	r3, r3
 800cd10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd14:	b29a      	uxth	r2, r3
 800cd16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd18:	801a      	strh	r2, [r3, #0]
 800cd1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d10a      	bne.n	800cd38 <USB_EPStartXfer+0x74a>
 800cd22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd24:	881b      	ldrh	r3, [r3, #0]
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd30:	b29a      	uxth	r2, r3
 800cd32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd34:	801a      	strh	r2, [r3, #0]
 800cd36:	e05b      	b.n	800cdf0 <USB_EPStartXfer+0x802>
 800cd38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd3c:	2b3e      	cmp	r3, #62	@ 0x3e
 800cd3e:	d81c      	bhi.n	800cd7a <USB_EPStartXfer+0x78c>
 800cd40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd44:	085b      	lsrs	r3, r3, #1
 800cd46:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd4e:	f003 0301 	and.w	r3, r3, #1
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d004      	beq.n	800cd60 <USB_EPStartXfer+0x772>
 800cd56:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd62:	881b      	ldrh	r3, [r3, #0]
 800cd64:	b29a      	uxth	r2, r3
 800cd66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	029b      	lsls	r3, r3, #10
 800cd6e:	b29b      	uxth	r3, r3
 800cd70:	4313      	orrs	r3, r2
 800cd72:	b29a      	uxth	r2, r3
 800cd74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd76:	801a      	strh	r2, [r3, #0]
 800cd78:	e03a      	b.n	800cdf0 <USB_EPStartXfer+0x802>
 800cd7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd7e:	095b      	lsrs	r3, r3, #5
 800cd80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd88:	f003 031f 	and.w	r3, r3, #31
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d104      	bne.n	800cd9a <USB_EPStartXfer+0x7ac>
 800cd90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd94:	3b01      	subs	r3, #1
 800cd96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd9c:	881b      	ldrh	r3, [r3, #0]
 800cd9e:	b29a      	uxth	r2, r3
 800cda0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	029b      	lsls	r3, r3, #10
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	b29b      	uxth	r3, r3
 800cdae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdb6:	b29a      	uxth	r2, r3
 800cdb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdba:	801a      	strh	r2, [r3, #0]
 800cdbc:	e018      	b.n	800cdf0 <USB_EPStartXfer+0x802>
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	785b      	ldrb	r3, [r3, #1]
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d114      	bne.n	800cdf0 <USB_EPStartXfer+0x802>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdcc:	b29b      	uxth	r3, r3
 800cdce:	461a      	mov	r2, r3
 800cdd0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cdd2:	4413      	add	r3, r2
 800cdd4:	673b      	str	r3, [r7, #112]	@ 0x70
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	781b      	ldrb	r3, [r3, #0]
 800cdda:	00da      	lsls	r2, r3, #3
 800cddc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cdde:	4413      	add	r3, r2
 800cde0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cde4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cde6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdea:	b29a      	uxth	r2, r3
 800cdec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdee:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	895b      	ldrh	r3, [r3, #10]
 800cdf4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	6959      	ldr	r1, [r3, #20]
 800cdfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce00:	b29b      	uxth	r3, r3
 800ce02:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ce06:	6878      	ldr	r0, [r7, #4]
 800ce08:	f000 fad5 	bl	800d3b6 <USB_WritePMA>
 800ce0c:	e09e      	b.n	800cf4c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	785b      	ldrb	r3, [r3, #1]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d16b      	bne.n	800ceee <USB_EPStartXfer+0x900>
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	461a      	mov	r2, r3
 800ce24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce26:	4413      	add	r3, r2
 800ce28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce2a:	683b      	ldr	r3, [r7, #0]
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	00da      	lsls	r2, r3, #3
 800ce30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce32:	4413      	add	r3, r2
 800ce34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce38:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ce3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce3c:	881b      	ldrh	r3, [r3, #0]
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce44:	b29a      	uxth	r2, r3
 800ce46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce48:	801a      	strh	r2, [r3, #0]
 800ce4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d10a      	bne.n	800ce68 <USB_EPStartXfer+0x87a>
 800ce52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce54:	881b      	ldrh	r3, [r3, #0]
 800ce56:	b29b      	uxth	r3, r3
 800ce58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce64:	801a      	strh	r2, [r3, #0]
 800ce66:	e063      	b.n	800cf30 <USB_EPStartXfer+0x942>
 800ce68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce6c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce6e:	d81c      	bhi.n	800ceaa <USB_EPStartXfer+0x8bc>
 800ce70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce74:	085b      	lsrs	r3, r3, #1
 800ce76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce7e:	f003 0301 	and.w	r3, r3, #1
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d004      	beq.n	800ce90 <USB_EPStartXfer+0x8a2>
 800ce86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce92:	881b      	ldrh	r3, [r3, #0]
 800ce94:	b29a      	uxth	r2, r3
 800ce96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ce9a:	b29b      	uxth	r3, r3
 800ce9c:	029b      	lsls	r3, r3, #10
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	4313      	orrs	r3, r2
 800cea2:	b29a      	uxth	r2, r3
 800cea4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cea6:	801a      	strh	r2, [r3, #0]
 800cea8:	e042      	b.n	800cf30 <USB_EPStartXfer+0x942>
 800ceaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceae:	095b      	lsrs	r3, r3, #5
 800ceb0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ceb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceb8:	f003 031f 	and.w	r3, r3, #31
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d104      	bne.n	800ceca <USB_EPStartXfer+0x8dc>
 800cec0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cec4:	3b01      	subs	r3, #1
 800cec6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ceca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cecc:	881b      	ldrh	r3, [r3, #0]
 800cece:	b29a      	uxth	r2, r3
 800ced0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ced4:	b29b      	uxth	r3, r3
 800ced6:	029b      	lsls	r3, r3, #10
 800ced8:	b29b      	uxth	r3, r3
 800ceda:	4313      	orrs	r3, r2
 800cedc:	b29b      	uxth	r3, r3
 800cede:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cee2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cee6:	b29a      	uxth	r2, r3
 800cee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ceea:	801a      	strh	r2, [r3, #0]
 800ceec:	e020      	b.n	800cf30 <USB_EPStartXfer+0x942>
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	785b      	ldrb	r3, [r3, #1]
 800cef2:	2b01      	cmp	r3, #1
 800cef4:	d11c      	bne.n	800cf30 <USB_EPStartXfer+0x942>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf02:	b29b      	uxth	r3, r3
 800cf04:	461a      	mov	r2, r3
 800cf06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf0a:	4413      	add	r3, r2
 800cf0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	00da      	lsls	r2, r3, #3
 800cf16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf1a:	4413      	add	r3, r2
 800cf1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf28:	b29a      	uxth	r2, r3
 800cf2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf2e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	891b      	ldrh	r3, [r3, #8]
 800cf34:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	6959      	ldr	r1, [r3, #20]
 800cf3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf40:	b29b      	uxth	r3, r3
 800cf42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f000 fa35 	bl	800d3b6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800cf4c:	687a      	ldr	r2, [r7, #4]
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	781b      	ldrb	r3, [r3, #0]
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	4413      	add	r3, r2
 800cf56:	881b      	ldrh	r3, [r3, #0]
 800cf58:	b29b      	uxth	r3, r3
 800cf5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf62:	817b      	strh	r3, [r7, #10]
 800cf64:	897b      	ldrh	r3, [r7, #10]
 800cf66:	f083 0310 	eor.w	r3, r3, #16
 800cf6a:	817b      	strh	r3, [r7, #10]
 800cf6c:	897b      	ldrh	r3, [r7, #10]
 800cf6e:	f083 0320 	eor.w	r3, r3, #32
 800cf72:	817b      	strh	r3, [r7, #10]
 800cf74:	687a      	ldr	r2, [r7, #4]
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	781b      	ldrb	r3, [r3, #0]
 800cf7a:	009b      	lsls	r3, r3, #2
 800cf7c:	441a      	add	r2, r3
 800cf7e:	897b      	ldrh	r3, [r7, #10]
 800cf80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf90:	b29b      	uxth	r3, r3
 800cf92:	8013      	strh	r3, [r2, #0]
 800cf94:	e0d5      	b.n	800d142 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	7b1b      	ldrb	r3, [r3, #12]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d156      	bne.n	800d04c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	699b      	ldr	r3, [r3, #24]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d122      	bne.n	800cfec <USB_EPStartXfer+0x9fe>
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	78db      	ldrb	r3, [r3, #3]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d11e      	bne.n	800cfec <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800cfae:	687a      	ldr	r2, [r7, #4]
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	781b      	ldrb	r3, [r3, #0]
 800cfb4:	009b      	lsls	r3, r3, #2
 800cfb6:	4413      	add	r3, r2
 800cfb8:	881b      	ldrh	r3, [r3, #0]
 800cfba:	b29b      	uxth	r3, r3
 800cfbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfc4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800cfc8:	687a      	ldr	r2, [r7, #4]
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	009b      	lsls	r3, r3, #2
 800cfd0:	441a      	add	r2, r3
 800cfd2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800cfd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfde:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cfe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	8013      	strh	r3, [r2, #0]
 800cfea:	e01d      	b.n	800d028 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800cfec:	687a      	ldr	r2, [r7, #4]
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	009b      	lsls	r3, r3, #2
 800cff4:	4413      	add	r3, r2
 800cff6:	881b      	ldrh	r3, [r3, #0]
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d002:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800d006:	687a      	ldr	r2, [r7, #4]
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	009b      	lsls	r3, r3, #2
 800d00e:	441a      	add	r2, r3
 800d010:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800d014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d01c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d024:	b29b      	uxth	r3, r3
 800d026:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	699a      	ldr	r2, [r3, #24]
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	691b      	ldr	r3, [r3, #16]
 800d030:	429a      	cmp	r2, r3
 800d032:	d907      	bls.n	800d044 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800d034:	683b      	ldr	r3, [r7, #0]
 800d036:	699a      	ldr	r2, [r3, #24]
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	691b      	ldr	r3, [r3, #16]
 800d03c:	1ad2      	subs	r2, r2, r3
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	619a      	str	r2, [r3, #24]
 800d042:	e054      	b.n	800d0ee <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	2200      	movs	r2, #0
 800d048:	619a      	str	r2, [r3, #24]
 800d04a:	e050      	b.n	800d0ee <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	78db      	ldrb	r3, [r3, #3]
 800d050:	2b02      	cmp	r3, #2
 800d052:	d142      	bne.n	800d0da <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	69db      	ldr	r3, [r3, #28]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d048      	beq.n	800d0ee <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d05c:	687a      	ldr	r2, [r7, #4]
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	781b      	ldrb	r3, [r3, #0]
 800d062:	009b      	lsls	r3, r3, #2
 800d064:	4413      	add	r3, r2
 800d066:	881b      	ldrh	r3, [r3, #0]
 800d068:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d06c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d074:	2b00      	cmp	r3, #0
 800d076:	d005      	beq.n	800d084 <USB_EPStartXfer+0xa96>
 800d078:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d07c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d080:	2b00      	cmp	r3, #0
 800d082:	d10b      	bne.n	800d09c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d084:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d088:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d12e      	bne.n	800d0ee <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d090:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d128      	bne.n	800d0ee <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d09c:	687a      	ldr	r2, [r7, #4]
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	009b      	lsls	r3, r3, #2
 800d0a4:	4413      	add	r3, r2
 800d0a6:	881b      	ldrh	r3, [r3, #0]
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0b2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800d0b6:	687a      	ldr	r2, [r7, #4]
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	781b      	ldrb	r3, [r3, #0]
 800d0bc:	009b      	lsls	r3, r3, #2
 800d0be:	441a      	add	r2, r3
 800d0c0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800d0c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d0d4:	b29b      	uxth	r3, r3
 800d0d6:	8013      	strh	r3, [r2, #0]
 800d0d8:	e009      	b.n	800d0ee <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	78db      	ldrb	r3, [r3, #3]
 800d0de:	2b01      	cmp	r3, #1
 800d0e0:	d103      	bne.n	800d0ea <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	619a      	str	r2, [r3, #24]
 800d0e8:	e001      	b.n	800d0ee <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	e02a      	b.n	800d144 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	781b      	ldrb	r3, [r3, #0]
 800d0f4:	009b      	lsls	r3, r3, #2
 800d0f6:	4413      	add	r3, r2
 800d0f8:	881b      	ldrh	r3, [r3, #0]
 800d0fa:	b29b      	uxth	r3, r3
 800d0fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d100:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d104:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d108:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d10c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d110:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d114:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d118:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d11c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d120:	687a      	ldr	r2, [r7, #4]
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	781b      	ldrb	r3, [r3, #0]
 800d126:	009b      	lsls	r3, r3, #2
 800d128:	441a      	add	r2, r3
 800d12a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d12e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d132:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d136:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d13a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d13e:	b29b      	uxth	r3, r3
 800d140:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d142:	2300      	movs	r3, #0
}
 800d144:	4618      	mov	r0, r3
 800d146:	37b0      	adds	r7, #176	@ 0xb0
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}

0800d14c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d14c:	b480      	push	{r7}
 800d14e:	b085      	sub	sp, #20
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
 800d154:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	785b      	ldrb	r3, [r3, #1]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d020      	beq.n	800d1a0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	781b      	ldrb	r3, [r3, #0]
 800d164:	009b      	lsls	r3, r3, #2
 800d166:	4413      	add	r3, r2
 800d168:	881b      	ldrh	r3, [r3, #0]
 800d16a:	b29b      	uxth	r3, r3
 800d16c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d170:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d174:	81bb      	strh	r3, [r7, #12]
 800d176:	89bb      	ldrh	r3, [r7, #12]
 800d178:	f083 0310 	eor.w	r3, r3, #16
 800d17c:	81bb      	strh	r3, [r7, #12]
 800d17e:	687a      	ldr	r2, [r7, #4]
 800d180:	683b      	ldr	r3, [r7, #0]
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	009b      	lsls	r3, r3, #2
 800d186:	441a      	add	r2, r3
 800d188:	89bb      	ldrh	r3, [r7, #12]
 800d18a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d18e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d19a:	b29b      	uxth	r3, r3
 800d19c:	8013      	strh	r3, [r2, #0]
 800d19e:	e01f      	b.n	800d1e0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	4413      	add	r3, r2
 800d1aa:	881b      	ldrh	r3, [r3, #0]
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1b6:	81fb      	strh	r3, [r7, #14]
 800d1b8:	89fb      	ldrh	r3, [r7, #14]
 800d1ba:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d1be:	81fb      	strh	r3, [r7, #14]
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	781b      	ldrb	r3, [r3, #0]
 800d1c6:	009b      	lsls	r3, r3, #2
 800d1c8:	441a      	add	r2, r3
 800d1ca:	89fb      	ldrh	r3, [r7, #14]
 800d1cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1dc:	b29b      	uxth	r3, r3
 800d1de:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d1e0:	2300      	movs	r3, #0
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr

0800d1ee <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d1ee:	b480      	push	{r7}
 800d1f0:	b087      	sub	sp, #28
 800d1f2:	af00      	add	r7, sp, #0
 800d1f4:	6078      	str	r0, [r7, #4]
 800d1f6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	785b      	ldrb	r3, [r3, #1]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d04c      	beq.n	800d29a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d200:	687a      	ldr	r2, [r7, #4]
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	781b      	ldrb	r3, [r3, #0]
 800d206:	009b      	lsls	r3, r3, #2
 800d208:	4413      	add	r3, r2
 800d20a:	881b      	ldrh	r3, [r3, #0]
 800d20c:	823b      	strh	r3, [r7, #16]
 800d20e:	8a3b      	ldrh	r3, [r7, #16]
 800d210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d214:	2b00      	cmp	r3, #0
 800d216:	d01b      	beq.n	800d250 <USB_EPClearStall+0x62>
 800d218:	687a      	ldr	r2, [r7, #4]
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	4413      	add	r3, r2
 800d222:	881b      	ldrh	r3, [r3, #0]
 800d224:	b29b      	uxth	r3, r3
 800d226:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d22a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d22e:	81fb      	strh	r3, [r7, #14]
 800d230:	687a      	ldr	r2, [r7, #4]
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	781b      	ldrb	r3, [r3, #0]
 800d236:	009b      	lsls	r3, r3, #2
 800d238:	441a      	add	r2, r3
 800d23a:	89fb      	ldrh	r3, [r7, #14]
 800d23c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d240:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d244:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d248:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d24c:	b29b      	uxth	r3, r3
 800d24e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	78db      	ldrb	r3, [r3, #3]
 800d254:	2b01      	cmp	r3, #1
 800d256:	d06c      	beq.n	800d332 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d258:	687a      	ldr	r2, [r7, #4]
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	4413      	add	r3, r2
 800d262:	881b      	ldrh	r3, [r3, #0]
 800d264:	b29b      	uxth	r3, r3
 800d266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d26a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d26e:	81bb      	strh	r3, [r7, #12]
 800d270:	89bb      	ldrh	r3, [r7, #12]
 800d272:	f083 0320 	eor.w	r3, r3, #32
 800d276:	81bb      	strh	r3, [r7, #12]
 800d278:	687a      	ldr	r2, [r7, #4]
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	441a      	add	r2, r3
 800d282:	89bb      	ldrh	r3, [r7, #12]
 800d284:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d288:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d28c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d294:	b29b      	uxth	r3, r3
 800d296:	8013      	strh	r3, [r2, #0]
 800d298:	e04b      	b.n	800d332 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d29a:	687a      	ldr	r2, [r7, #4]
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	009b      	lsls	r3, r3, #2
 800d2a2:	4413      	add	r3, r2
 800d2a4:	881b      	ldrh	r3, [r3, #0]
 800d2a6:	82fb      	strh	r3, [r7, #22]
 800d2a8:	8afb      	ldrh	r3, [r7, #22]
 800d2aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d01b      	beq.n	800d2ea <USB_EPClearStall+0xfc>
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	781b      	ldrb	r3, [r3, #0]
 800d2b8:	009b      	lsls	r3, r3, #2
 800d2ba:	4413      	add	r3, r2
 800d2bc:	881b      	ldrh	r3, [r3, #0]
 800d2be:	b29b      	uxth	r3, r3
 800d2c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2c8:	82bb      	strh	r3, [r7, #20]
 800d2ca:	687a      	ldr	r2, [r7, #4]
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	781b      	ldrb	r3, [r3, #0]
 800d2d0:	009b      	lsls	r3, r3, #2
 800d2d2:	441a      	add	r2, r3
 800d2d4:	8abb      	ldrh	r3, [r7, #20]
 800d2d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d2e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2e6:	b29b      	uxth	r3, r3
 800d2e8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d2ea:	687a      	ldr	r2, [r7, #4]
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	781b      	ldrb	r3, [r3, #0]
 800d2f0:	009b      	lsls	r3, r3, #2
 800d2f2:	4413      	add	r3, r2
 800d2f4:	881b      	ldrh	r3, [r3, #0]
 800d2f6:	b29b      	uxth	r3, r3
 800d2f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d2fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d300:	827b      	strh	r3, [r7, #18]
 800d302:	8a7b      	ldrh	r3, [r7, #18]
 800d304:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d308:	827b      	strh	r3, [r7, #18]
 800d30a:	8a7b      	ldrh	r3, [r7, #18]
 800d30c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d310:	827b      	strh	r3, [r7, #18]
 800d312:	687a      	ldr	r2, [r7, #4]
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	781b      	ldrb	r3, [r3, #0]
 800d318:	009b      	lsls	r3, r3, #2
 800d31a:	441a      	add	r2, r3
 800d31c:	8a7b      	ldrh	r3, [r7, #18]
 800d31e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d322:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d32a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d32e:	b29b      	uxth	r3, r3
 800d330:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d332:	2300      	movs	r3, #0
}
 800d334:	4618      	mov	r0, r3
 800d336:	371c      	adds	r7, #28
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	460b      	mov	r3, r1
 800d34a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800d34c:	78fb      	ldrb	r3, [r7, #3]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d103      	bne.n	800d35a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2280      	movs	r2, #128	@ 0x80
 800d356:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800d35a:	2300      	movs	r3, #0
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	370c      	adds	r7, #12
 800d360:	46bd      	mov	sp, r7
 800d362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d366:	4770      	bx	lr

0800d368 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800d368:	b480      	push	{r7}
 800d36a:	b083      	sub	sp, #12
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d376:	b29b      	uxth	r3, r3
 800d378:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d37c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d380:	b29a      	uxth	r2, r3
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800d388:	2300      	movs	r3, #0
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	370c      	adds	r7, #12
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr

0800d396 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800d396:	b480      	push	{r7}
 800d398:	b085      	sub	sp, #20
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d3a4:	b29b      	uxth	r3, r3
 800d3a6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
}
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	3714      	adds	r7, #20
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b4:	4770      	bx	lr

0800d3b6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d3b6:	b480      	push	{r7}
 800d3b8:	b08b      	sub	sp, #44	@ 0x2c
 800d3ba:	af00      	add	r7, sp, #0
 800d3bc:	60f8      	str	r0, [r7, #12]
 800d3be:	60b9      	str	r1, [r7, #8]
 800d3c0:	4611      	mov	r1, r2
 800d3c2:	461a      	mov	r2, r3
 800d3c4:	460b      	mov	r3, r1
 800d3c6:	80fb      	strh	r3, [r7, #6]
 800d3c8:	4613      	mov	r3, r2
 800d3ca:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800d3cc:	88bb      	ldrh	r3, [r7, #4]
 800d3ce:	3301      	adds	r3, #1
 800d3d0:	085b      	lsrs	r3, r3, #1
 800d3d2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d3d8:	68bb      	ldr	r3, [r7, #8]
 800d3da:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d3dc:	88fa      	ldrh	r2, [r7, #6]
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	4413      	add	r3, r2
 800d3e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d3e6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d3e8:	69bb      	ldr	r3, [r7, #24]
 800d3ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3ec:	e01b      	b.n	800d426 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800d3ee:	69fb      	ldr	r3, [r7, #28]
 800d3f0:	781b      	ldrb	r3, [r3, #0]
 800d3f2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800d3f4:	69fb      	ldr	r3, [r7, #28]
 800d3f6:	3301      	adds	r3, #1
 800d3f8:	781b      	ldrb	r3, [r3, #0]
 800d3fa:	021b      	lsls	r3, r3, #8
 800d3fc:	b21a      	sxth	r2, r3
 800d3fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d402:	4313      	orrs	r3, r2
 800d404:	b21b      	sxth	r3, r3
 800d406:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800d408:	6a3b      	ldr	r3, [r7, #32]
 800d40a:	8a7a      	ldrh	r2, [r7, #18]
 800d40c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800d40e:	6a3b      	ldr	r3, [r7, #32]
 800d410:	3302      	adds	r3, #2
 800d412:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800d414:	69fb      	ldr	r3, [r7, #28]
 800d416:	3301      	adds	r3, #1
 800d418:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800d41a:	69fb      	ldr	r3, [r7, #28]
 800d41c:	3301      	adds	r3, #1
 800d41e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d422:	3b01      	subs	r3, #1
 800d424:	627b      	str	r3, [r7, #36]	@ 0x24
 800d426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d1e0      	bne.n	800d3ee <USB_WritePMA+0x38>
  }
}
 800d42c:	bf00      	nop
 800d42e:	bf00      	nop
 800d430:	372c      	adds	r7, #44	@ 0x2c
 800d432:	46bd      	mov	sp, r7
 800d434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d438:	4770      	bx	lr

0800d43a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d43a:	b480      	push	{r7}
 800d43c:	b08b      	sub	sp, #44	@ 0x2c
 800d43e:	af00      	add	r7, sp, #0
 800d440:	60f8      	str	r0, [r7, #12]
 800d442:	60b9      	str	r1, [r7, #8]
 800d444:	4611      	mov	r1, r2
 800d446:	461a      	mov	r2, r3
 800d448:	460b      	mov	r3, r1
 800d44a:	80fb      	strh	r3, [r7, #6]
 800d44c:	4613      	mov	r3, r2
 800d44e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800d450:	88bb      	ldrh	r3, [r7, #4]
 800d452:	085b      	lsrs	r3, r3, #1
 800d454:	b29b      	uxth	r3, r3
 800d456:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d460:	88fa      	ldrh	r2, [r7, #6]
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	4413      	add	r3, r2
 800d466:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d46a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d46c:	69bb      	ldr	r3, [r7, #24]
 800d46e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d470:	e018      	b.n	800d4a4 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800d472:	6a3b      	ldr	r3, [r7, #32]
 800d474:	881b      	ldrh	r3, [r3, #0]
 800d476:	b29b      	uxth	r3, r3
 800d478:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800d47a:	6a3b      	ldr	r3, [r7, #32]
 800d47c:	3302      	adds	r3, #2
 800d47e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	b2da      	uxtb	r2, r3
 800d484:	69fb      	ldr	r3, [r7, #28]
 800d486:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d488:	69fb      	ldr	r3, [r7, #28]
 800d48a:	3301      	adds	r3, #1
 800d48c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	0a1b      	lsrs	r3, r3, #8
 800d492:	b2da      	uxtb	r2, r3
 800d494:	69fb      	ldr	r3, [r7, #28]
 800d496:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d498:	69fb      	ldr	r3, [r7, #28]
 800d49a:	3301      	adds	r3, #1
 800d49c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4a0:	3b01      	subs	r3, #1
 800d4a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d1e3      	bne.n	800d472 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800d4aa:	88bb      	ldrh	r3, [r7, #4]
 800d4ac:	f003 0301 	and.w	r3, r3, #1
 800d4b0:	b29b      	uxth	r3, r3
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d007      	beq.n	800d4c6 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800d4b6:	6a3b      	ldr	r3, [r7, #32]
 800d4b8:	881b      	ldrh	r3, [r3, #0]
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d4be:	693b      	ldr	r3, [r7, #16]
 800d4c0:	b2da      	uxtb	r2, r3
 800d4c2:	69fb      	ldr	r3, [r7, #28]
 800d4c4:	701a      	strb	r2, [r3, #0]
  }
}
 800d4c6:	bf00      	nop
 800d4c8:	372c      	adds	r7, #44	@ 0x2c
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d0:	4770      	bx	lr
	...

0800d4d4 <mapDlcToBytes>:
#include "ecocar_can.h"
#include <stdint.h>

fdcanBytes_t mapDlcToBytes(uint32_t fdcanDlc) {
 800d4d4:	b480      	push	{r7}
 800d4d6:	b085      	sub	sp, #20
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
  fdcanBytes_t bytes;
  if (fdcanDlc <= 8) {
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	2b08      	cmp	r3, #8
 800d4e0:	d802      	bhi.n	800d4e8 <mapDlcToBytes+0x14>
    return fdcanDlc;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	b2db      	uxtb	r3, r3
 800d4e6:	e02b      	b.n	800d540 <mapDlcToBytes+0x6c>
  } else {
    switch (fdcanDlc) {
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	3b09      	subs	r3, #9
 800d4ec:	2b06      	cmp	r3, #6
 800d4ee:	d826      	bhi.n	800d53e <mapDlcToBytes+0x6a>
 800d4f0:	a201      	add	r2, pc, #4	@ (adr r2, 800d4f8 <mapDlcToBytes+0x24>)
 800d4f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f6:	bf00      	nop
 800d4f8:	0800d515 	.word	0x0800d515
 800d4fc:	0800d51b 	.word	0x0800d51b
 800d500:	0800d521 	.word	0x0800d521
 800d504:	0800d527 	.word	0x0800d527
 800d508:	0800d52d 	.word	0x0800d52d
 800d50c:	0800d533 	.word	0x0800d533
 800d510:	0800d539 	.word	0x0800d539
    case 9:
      bytes = FDCAN_BYTES_12;
 800d514:	230c      	movs	r3, #12
 800d516:	73fb      	strb	r3, [r7, #15]
      break;
 800d518:	e011      	b.n	800d53e <mapDlcToBytes+0x6a>
    case 10:
      bytes = FDCAN_BYTES_16;
 800d51a:	2310      	movs	r3, #16
 800d51c:	73fb      	strb	r3, [r7, #15]
      break;
 800d51e:	e00e      	b.n	800d53e <mapDlcToBytes+0x6a>
    case 11:
      bytes = FDCAN_BYTES_20;
 800d520:	2314      	movs	r3, #20
 800d522:	73fb      	strb	r3, [r7, #15]
      break;
 800d524:	e00b      	b.n	800d53e <mapDlcToBytes+0x6a>
    case 12:
      bytes = FDCAN_BYTES_24;
 800d526:	2318      	movs	r3, #24
 800d528:	73fb      	strb	r3, [r7, #15]
      break;
 800d52a:	e008      	b.n	800d53e <mapDlcToBytes+0x6a>
    case 13:
      bytes = FDCAN_BYTES_32;
 800d52c:	2320      	movs	r3, #32
 800d52e:	73fb      	strb	r3, [r7, #15]
      break;
 800d530:	e005      	b.n	800d53e <mapDlcToBytes+0x6a>
    case 14:
      bytes = FDCAN_BYTES_48;
 800d532:	2330      	movs	r3, #48	@ 0x30
 800d534:	73fb      	strb	r3, [r7, #15]
      break;
 800d536:	e002      	b.n	800d53e <mapDlcToBytes+0x6a>
    case 15:
      bytes = FDCAN_BYTES_64;
 800d538:	2340      	movs	r3, #64	@ 0x40
 800d53a:	73fb      	strb	r3, [r7, #15]
      break;
 800d53c:	bf00      	nop
    }
  }
  return bytes;
 800d53e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d540:	4618      	mov	r0, r3
 800d542:	3714      	adds	r7, #20
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr

0800d54c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b084      	sub	sp, #16
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	460b      	mov	r3, r1
 800d556:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d558:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d55c:	f005 f954 	bl	8012808 <USBD_static_malloc>
 800d560:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d105      	bne.n	800d574 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	2200      	movs	r2, #0
 800d56c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800d570:	2302      	movs	r3, #2
 800d572:	e066      	b.n	800d642 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	68fa      	ldr	r2, [r7, #12]
 800d578:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	7c1b      	ldrb	r3, [r3, #16]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d119      	bne.n	800d5b8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d584:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d588:	2202      	movs	r2, #2
 800d58a:	2181      	movs	r1, #129	@ 0x81
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f004 ffe2 	bl	8012556 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	2201      	movs	r2, #1
 800d596:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d598:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d59c:	2202      	movs	r2, #2
 800d59e:	2101      	movs	r1, #1
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f004 ffd8 	bl	8012556 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2210      	movs	r2, #16
 800d5b2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800d5b6:	e016      	b.n	800d5e6 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d5b8:	2340      	movs	r3, #64	@ 0x40
 800d5ba:	2202      	movs	r2, #2
 800d5bc:	2181      	movs	r1, #129	@ 0x81
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f004 ffc9 	bl	8012556 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d5ca:	2340      	movs	r3, #64	@ 0x40
 800d5cc:	2202      	movs	r2, #2
 800d5ce:	2101      	movs	r1, #1
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f004 ffc0 	bl	8012556 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2210      	movs	r2, #16
 800d5e2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d5e6:	2308      	movs	r3, #8
 800d5e8:	2203      	movs	r2, #3
 800d5ea:	2182      	movs	r1, #130	@ 0x82
 800d5ec:	6878      	ldr	r0, [r7, #4]
 800d5ee:	f004 ffb2 	bl	8012556 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2201      	movs	r2, #1
 800d5f6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	2200      	movs	r2, #0
 800d608:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2200      	movs	r2, #0
 800d610:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	7c1b      	ldrb	r3, [r3, #16]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d109      	bne.n	800d630 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d622:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d626:	2101      	movs	r1, #1
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f005 f883 	bl	8012734 <USBD_LL_PrepareReceive>
 800d62e:	e007      	b.n	800d640 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d636:	2340      	movs	r3, #64	@ 0x40
 800d638:	2101      	movs	r1, #1
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f005 f87a 	bl	8012734 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d640:	2300      	movs	r3, #0
}
 800d642:	4618      	mov	r0, r3
 800d644:	3710      	adds	r7, #16
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}

0800d64a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b082      	sub	sp, #8
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
 800d652:	460b      	mov	r3, r1
 800d654:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d656:	2181      	movs	r1, #129	@ 0x81
 800d658:	6878      	ldr	r0, [r7, #4]
 800d65a:	f004 ffa2 	bl	80125a2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2200      	movs	r2, #0
 800d662:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d664:	2101      	movs	r1, #1
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f004 ff9b 	bl	80125a2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2200      	movs	r2, #0
 800d670:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d674:	2182      	movs	r1, #130	@ 0x82
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f004 ff93 	bl	80125a2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2200      	movs	r2, #0
 800d680:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2200      	movs	r2, #0
 800d688:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d692:	2b00      	cmp	r3, #0
 800d694:	d00e      	beq.n	800d6b4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d69c:	685b      	ldr	r3, [r3, #4]
 800d69e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f005 f8bc 	bl	8012824 <USBD_static_free>
    pdev->pClassData = NULL;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d6b4:	2300      	movs	r3, #0
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	3708      	adds	r7, #8
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}
	...

0800d6c0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b086      	sub	sp, #24
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d6d0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d101      	bne.n	800d6e8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800d6e4:	2303      	movs	r3, #3
 800d6e6:	e0af      	b.n	800d848 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6e8:	683b      	ldr	r3, [r7, #0]
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d03f      	beq.n	800d774 <USBD_CDC_Setup+0xb4>
 800d6f4:	2b20      	cmp	r3, #32
 800d6f6:	f040 809f 	bne.w	800d838 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	88db      	ldrh	r3, [r3, #6]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d02e      	beq.n	800d760 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	781b      	ldrb	r3, [r3, #0]
 800d706:	b25b      	sxtb	r3, r3
 800d708:	2b00      	cmp	r3, #0
 800d70a:	da16      	bge.n	800d73a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d712:	689b      	ldr	r3, [r3, #8]
 800d714:	683a      	ldr	r2, [r7, #0]
 800d716:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d718:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d71a:	683a      	ldr	r2, [r7, #0]
 800d71c:	88d2      	ldrh	r2, [r2, #6]
 800d71e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	88db      	ldrh	r3, [r3, #6]
 800d724:	2b07      	cmp	r3, #7
 800d726:	bf28      	it	cs
 800d728:	2307      	movcs	r3, #7
 800d72a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	89fa      	ldrh	r2, [r7, #14]
 800d730:	4619      	mov	r1, r3
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f001 facd 	bl	800ecd2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d738:	e085      	b.n	800d846 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	785a      	ldrb	r2, [r3, #1]
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	88db      	ldrh	r3, [r3, #6]
 800d748:	b2da      	uxtb	r2, r3
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d750:	6939      	ldr	r1, [r7, #16]
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	88db      	ldrh	r3, [r3, #6]
 800d756:	461a      	mov	r2, r3
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f001 fae6 	bl	800ed2a <USBD_CtlPrepareRx>
      break;
 800d75e:	e072      	b.n	800d846 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d766:	689b      	ldr	r3, [r3, #8]
 800d768:	683a      	ldr	r2, [r7, #0]
 800d76a:	7850      	ldrb	r0, [r2, #1]
 800d76c:	2200      	movs	r2, #0
 800d76e:	6839      	ldr	r1, [r7, #0]
 800d770:	4798      	blx	r3
      break;
 800d772:	e068      	b.n	800d846 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	785b      	ldrb	r3, [r3, #1]
 800d778:	2b0b      	cmp	r3, #11
 800d77a:	d852      	bhi.n	800d822 <USBD_CDC_Setup+0x162>
 800d77c:	a201      	add	r2, pc, #4	@ (adr r2, 800d784 <USBD_CDC_Setup+0xc4>)
 800d77e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d782:	bf00      	nop
 800d784:	0800d7b5 	.word	0x0800d7b5
 800d788:	0800d831 	.word	0x0800d831
 800d78c:	0800d823 	.word	0x0800d823
 800d790:	0800d823 	.word	0x0800d823
 800d794:	0800d823 	.word	0x0800d823
 800d798:	0800d823 	.word	0x0800d823
 800d79c:	0800d823 	.word	0x0800d823
 800d7a0:	0800d823 	.word	0x0800d823
 800d7a4:	0800d823 	.word	0x0800d823
 800d7a8:	0800d823 	.word	0x0800d823
 800d7ac:	0800d7df 	.word	0x0800d7df
 800d7b0:	0800d809 	.word	0x0800d809
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7ba:	b2db      	uxtb	r3, r3
 800d7bc:	2b03      	cmp	r3, #3
 800d7be:	d107      	bne.n	800d7d0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d7c0:	f107 030a 	add.w	r3, r7, #10
 800d7c4:	2202      	movs	r2, #2
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f001 fa82 	bl	800ecd2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7ce:	e032      	b.n	800d836 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d7d0:	6839      	ldr	r1, [r7, #0]
 800d7d2:	6878      	ldr	r0, [r7, #4]
 800d7d4:	f001 fa0c 	bl	800ebf0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7d8:	2303      	movs	r3, #3
 800d7da:	75fb      	strb	r3, [r7, #23]
          break;
 800d7dc:	e02b      	b.n	800d836 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7e4:	b2db      	uxtb	r3, r3
 800d7e6:	2b03      	cmp	r3, #3
 800d7e8:	d107      	bne.n	800d7fa <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d7ea:	f107 030d 	add.w	r3, r7, #13
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	4619      	mov	r1, r3
 800d7f2:	6878      	ldr	r0, [r7, #4]
 800d7f4:	f001 fa6d 	bl	800ecd2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7f8:	e01d      	b.n	800d836 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d7fa:	6839      	ldr	r1, [r7, #0]
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	f001 f9f7 	bl	800ebf0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d802:	2303      	movs	r3, #3
 800d804:	75fb      	strb	r3, [r7, #23]
          break;
 800d806:	e016      	b.n	800d836 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	2b03      	cmp	r3, #3
 800d812:	d00f      	beq.n	800d834 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d814:	6839      	ldr	r1, [r7, #0]
 800d816:	6878      	ldr	r0, [r7, #4]
 800d818:	f001 f9ea 	bl	800ebf0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d81c:	2303      	movs	r3, #3
 800d81e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d820:	e008      	b.n	800d834 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d822:	6839      	ldr	r1, [r7, #0]
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f001 f9e3 	bl	800ebf0 <USBD_CtlError>
          ret = USBD_FAIL;
 800d82a:	2303      	movs	r3, #3
 800d82c:	75fb      	strb	r3, [r7, #23]
          break;
 800d82e:	e002      	b.n	800d836 <USBD_CDC_Setup+0x176>
          break;
 800d830:	bf00      	nop
 800d832:	e008      	b.n	800d846 <USBD_CDC_Setup+0x186>
          break;
 800d834:	bf00      	nop
      }
      break;
 800d836:	e006      	b.n	800d846 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d838:	6839      	ldr	r1, [r7, #0]
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f001 f9d8 	bl	800ebf0 <USBD_CtlError>
      ret = USBD_FAIL;
 800d840:	2303      	movs	r3, #3
 800d842:	75fb      	strb	r3, [r7, #23]
      break;
 800d844:	bf00      	nop
  }

  return (uint8_t)ret;
 800d846:	7dfb      	ldrb	r3, [r7, #23]
}
 800d848:	4618      	mov	r0, r3
 800d84a:	3718      	adds	r7, #24
 800d84c:	46bd      	mov	sp, r7
 800d84e:	bd80      	pop	{r7, pc}

0800d850 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	b084      	sub	sp, #16
 800d854:	af00      	add	r7, sp, #0
 800d856:	6078      	str	r0, [r7, #4]
 800d858:	460b      	mov	r3, r1
 800d85a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d862:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d101      	bne.n	800d872 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d86e:	2303      	movs	r3, #3
 800d870:	e04f      	b.n	800d912 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d878:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d87a:	78fa      	ldrb	r2, [r7, #3]
 800d87c:	6879      	ldr	r1, [r7, #4]
 800d87e:	4613      	mov	r3, r2
 800d880:	009b      	lsls	r3, r3, #2
 800d882:	4413      	add	r3, r2
 800d884:	009b      	lsls	r3, r3, #2
 800d886:	440b      	add	r3, r1
 800d888:	3318      	adds	r3, #24
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d029      	beq.n	800d8e4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d890:	78fa      	ldrb	r2, [r7, #3]
 800d892:	6879      	ldr	r1, [r7, #4]
 800d894:	4613      	mov	r3, r2
 800d896:	009b      	lsls	r3, r3, #2
 800d898:	4413      	add	r3, r2
 800d89a:	009b      	lsls	r3, r3, #2
 800d89c:	440b      	add	r3, r1
 800d89e:	3318      	adds	r3, #24
 800d8a0:	681a      	ldr	r2, [r3, #0]
 800d8a2:	78f9      	ldrb	r1, [r7, #3]
 800d8a4:	68f8      	ldr	r0, [r7, #12]
 800d8a6:	460b      	mov	r3, r1
 800d8a8:	009b      	lsls	r3, r3, #2
 800d8aa:	440b      	add	r3, r1
 800d8ac:	00db      	lsls	r3, r3, #3
 800d8ae:	4403      	add	r3, r0
 800d8b0:	3320      	adds	r3, #32
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	fbb2 f1f3 	udiv	r1, r2, r3
 800d8b8:	fb01 f303 	mul.w	r3, r1, r3
 800d8bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d110      	bne.n	800d8e4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d8c2:	78fa      	ldrb	r2, [r7, #3]
 800d8c4:	6879      	ldr	r1, [r7, #4]
 800d8c6:	4613      	mov	r3, r2
 800d8c8:	009b      	lsls	r3, r3, #2
 800d8ca:	4413      	add	r3, r2
 800d8cc:	009b      	lsls	r3, r3, #2
 800d8ce:	440b      	add	r3, r1
 800d8d0:	3318      	adds	r3, #24
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d8d6:	78f9      	ldrb	r1, [r7, #3]
 800d8d8:	2300      	movs	r3, #0
 800d8da:	2200      	movs	r2, #0
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f004 ff08 	bl	80126f2 <USBD_LL_Transmit>
 800d8e2:	e015      	b.n	800d910 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d8f2:	691b      	ldr	r3, [r3, #16]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d00b      	beq.n	800d910 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d8fe:	691b      	ldr	r3, [r3, #16]
 800d900:	68ba      	ldr	r2, [r7, #8]
 800d902:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d906:	68ba      	ldr	r2, [r7, #8]
 800d908:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d90c:	78fa      	ldrb	r2, [r7, #3]
 800d90e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d910:	2300      	movs	r3, #0
}
 800d912:	4618      	mov	r0, r3
 800d914:	3710      	adds	r7, #16
 800d916:	46bd      	mov	sp, r7
 800d918:	bd80      	pop	{r7, pc}

0800d91a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d91a:	b580      	push	{r7, lr}
 800d91c:	b084      	sub	sp, #16
 800d91e:	af00      	add	r7, sp, #0
 800d920:	6078      	str	r0, [r7, #4]
 800d922:	460b      	mov	r3, r1
 800d924:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d92c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d934:	2b00      	cmp	r3, #0
 800d936:	d101      	bne.n	800d93c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d938:	2303      	movs	r3, #3
 800d93a:	e015      	b.n	800d968 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d93c:	78fb      	ldrb	r3, [r7, #3]
 800d93e:	4619      	mov	r1, r3
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	f004 ff18 	bl	8012776 <USBD_LL_GetRxDataSize>
 800d946:	4602      	mov	r2, r0
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d954:	68db      	ldr	r3, [r3, #12]
 800d956:	68fa      	ldr	r2, [r7, #12]
 800d958:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d95c:	68fa      	ldr	r2, [r7, #12]
 800d95e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d962:	4611      	mov	r1, r2
 800d964:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d966:	2300      	movs	r3, #0
}
 800d968:	4618      	mov	r0, r3
 800d96a:	3710      	adds	r7, #16
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}

0800d970 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b084      	sub	sp, #16
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d97e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d101      	bne.n	800d98a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d986:	2303      	movs	r3, #3
 800d988:	e01a      	b.n	800d9c0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d990:	2b00      	cmp	r3, #0
 800d992:	d014      	beq.n	800d9be <USBD_CDC_EP0_RxReady+0x4e>
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d99a:	2bff      	cmp	r3, #255	@ 0xff
 800d99c:	d00f      	beq.n	800d9be <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d9a4:	689b      	ldr	r3, [r3, #8]
 800d9a6:	68fa      	ldr	r2, [r7, #12]
 800d9a8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800d9ac:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d9ae:	68fa      	ldr	r2, [r7, #12]
 800d9b0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d9b4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	22ff      	movs	r2, #255	@ 0xff
 800d9ba:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d9be:	2300      	movs	r3, #0
}
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	3710      	adds	r7, #16
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	bd80      	pop	{r7, pc}

0800d9c8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d9c8:	b480      	push	{r7}
 800d9ca:	b083      	sub	sp, #12
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2243      	movs	r2, #67	@ 0x43
 800d9d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d9d6:	4b03      	ldr	r3, [pc, #12]	@ (800d9e4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	370c      	adds	r7, #12
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e2:	4770      	bx	lr
 800d9e4:	20000098 	.word	0x20000098

0800d9e8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b083      	sub	sp, #12
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2243      	movs	r2, #67	@ 0x43
 800d9f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d9f6:	4b03      	ldr	r3, [pc, #12]	@ (800da04 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	370c      	adds	r7, #12
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr
 800da04:	20000054 	.word	0x20000054

0800da08 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2243      	movs	r2, #67	@ 0x43
 800da14:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800da16:	4b03      	ldr	r3, [pc, #12]	@ (800da24 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800da18:	4618      	mov	r0, r3
 800da1a:	370c      	adds	r7, #12
 800da1c:	46bd      	mov	sp, r7
 800da1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da22:	4770      	bx	lr
 800da24:	200000dc 	.word	0x200000dc

0800da28 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800da28:	b480      	push	{r7}
 800da2a:	b083      	sub	sp, #12
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	220a      	movs	r2, #10
 800da34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800da36:	4b03      	ldr	r3, [pc, #12]	@ (800da44 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800da38:	4618      	mov	r0, r3
 800da3a:	370c      	adds	r7, #12
 800da3c:	46bd      	mov	sp, r7
 800da3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da42:	4770      	bx	lr
 800da44:	20000010 	.word	0x20000010

0800da48 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800da48:	b480      	push	{r7}
 800da4a:	b083      	sub	sp, #12
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
 800da50:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d101      	bne.n	800da5c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800da58:	2303      	movs	r3, #3
 800da5a:	e004      	b.n	800da66 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	683a      	ldr	r2, [r7, #0]
 800da60:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800da64:	2300      	movs	r3, #0
}
 800da66:	4618      	mov	r0, r3
 800da68:	370c      	adds	r7, #12
 800da6a:	46bd      	mov	sp, r7
 800da6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da70:	4770      	bx	lr

0800da72 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800da72:	b480      	push	{r7}
 800da74:	b087      	sub	sp, #28
 800da76:	af00      	add	r7, sp, #0
 800da78:	60f8      	str	r0, [r7, #12]
 800da7a:	60b9      	str	r1, [r7, #8]
 800da7c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800da84:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800da86:	697b      	ldr	r3, [r7, #20]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d101      	bne.n	800da90 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800da8c:	2303      	movs	r3, #3
 800da8e:	e008      	b.n	800daa2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800da90:	697b      	ldr	r3, [r7, #20]
 800da92:	68ba      	ldr	r2, [r7, #8]
 800da94:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	687a      	ldr	r2, [r7, #4]
 800da9c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800daa0:	2300      	movs	r3, #0
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	371c      	adds	r7, #28
 800daa6:	46bd      	mov	sp, r7
 800daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daac:	4770      	bx	lr

0800daae <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800daae:	b480      	push	{r7}
 800dab0:	b085      	sub	sp, #20
 800dab2:	af00      	add	r7, sp, #0
 800dab4:	6078      	str	r0, [r7, #4]
 800dab6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dabe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d101      	bne.n	800daca <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800dac6:	2303      	movs	r3, #3
 800dac8:	e004      	b.n	800dad4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	683a      	ldr	r2, [r7, #0]
 800dace:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800dad2:	2300      	movs	r3, #0
}
 800dad4:	4618      	mov	r0, r3
 800dad6:	3714      	adds	r7, #20
 800dad8:	46bd      	mov	sp, r7
 800dada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dade:	4770      	bx	lr

0800dae0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b084      	sub	sp, #16
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800daee:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800daf0:	2301      	movs	r3, #1
 800daf2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d101      	bne.n	800db02 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800dafe:	2303      	movs	r3, #3
 800db00:	e01a      	b.n	800db38 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d114      	bne.n	800db36 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	2201      	movs	r2, #1
 800db10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800db2a:	2181      	movs	r1, #129	@ 0x81
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f004 fde0 	bl	80126f2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800db32:	2300      	movs	r3, #0
 800db34:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800db36:	7bfb      	ldrb	r3, [r7, #15]
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3710      	adds	r7, #16
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}

0800db40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800db40:	b580      	push	{r7, lr}
 800db42:	b084      	sub	sp, #16
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800db4e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800db56:	2b00      	cmp	r3, #0
 800db58:	d101      	bne.n	800db5e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800db5a:	2303      	movs	r3, #3
 800db5c:	e016      	b.n	800db8c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	7c1b      	ldrb	r3, [r3, #16]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d109      	bne.n	800db7a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800db6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800db70:	2101      	movs	r1, #1
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f004 fdde 	bl	8012734 <USBD_LL_PrepareReceive>
 800db78:	e007      	b.n	800db8a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800db80:	2340      	movs	r3, #64	@ 0x40
 800db82:	2101      	movs	r1, #1
 800db84:	6878      	ldr	r0, [r7, #4]
 800db86:	f004 fdd5 	bl	8012734 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800db8a:	2300      	movs	r3, #0
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3710      	adds	r7, #16
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}

0800db94 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b086      	sub	sp, #24
 800db98:	af00      	add	r7, sp, #0
 800db9a:	60f8      	str	r0, [r7, #12]
 800db9c:	60b9      	str	r1, [r7, #8]
 800db9e:	4613      	mov	r3, r2
 800dba0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d101      	bne.n	800dbac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800dba8:	2303      	movs	r3, #3
 800dbaa:	e01f      	b.n	800dbec <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	2200      	movs	r2, #0
 800dbb0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d003      	beq.n	800dbd2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	68ba      	ldr	r2, [r7, #8]
 800dbce:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	79fa      	ldrb	r2, [r7, #7]
 800dbde:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800dbe0:	68f8      	ldr	r0, [r7, #12]
 800dbe2:	f004 fc3d 	bl	8012460 <USBD_LL_Init>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800dbea:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3718      	adds	r7, #24
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b084      	sub	sp, #16
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d101      	bne.n	800dc0c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800dc08:	2303      	movs	r3, #3
 800dc0a:	e016      	b.n	800dc3a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	683a      	ldr	r2, [r7, #0]
 800dc10:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d00b      	beq.n	800dc38 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc28:	f107 020e 	add.w	r2, r7, #14
 800dc2c:	4610      	mov	r0, r2
 800dc2e:	4798      	blx	r3
 800dc30:	4602      	mov	r2, r0
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800dc38:	2300      	movs	r3, #0
}
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	3710      	adds	r7, #16
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bd80      	pop	{r7, pc}

0800dc42 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800dc42:	b580      	push	{r7, lr}
 800dc44:	b082      	sub	sp, #8
 800dc46:	af00      	add	r7, sp, #0
 800dc48:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f004 fc68 	bl	8012520 <USBD_LL_Start>
 800dc50:	4603      	mov	r3, r0
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3708      	adds	r7, #8
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	b083      	sub	sp, #12
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dc62:	2300      	movs	r3, #0
}
 800dc64:	4618      	mov	r0, r3
 800dc66:	370c      	adds	r7, #12
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6e:	4770      	bx	lr

0800dc70 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b084      	sub	sp, #16
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	460b      	mov	r3, r1
 800dc7a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800dc7c:	2303      	movs	r3, #3
 800dc7e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d009      	beq.n	800dc9e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	78fa      	ldrb	r2, [r7, #3]
 800dc94:	4611      	mov	r1, r2
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	4798      	blx	r3
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800dc9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	3710      	adds	r7, #16
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}

0800dca8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b082      	sub	sp, #8
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
 800dcb0:	460b      	mov	r3, r1
 800dcb2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d007      	beq.n	800dcce <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcc4:	685b      	ldr	r3, [r3, #4]
 800dcc6:	78fa      	ldrb	r2, [r7, #3]
 800dcc8:	4611      	mov	r1, r2
 800dcca:	6878      	ldr	r0, [r7, #4]
 800dccc:	4798      	blx	r3
  }

  return USBD_OK;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3708      	adds	r7, #8
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dce8:	6839      	ldr	r1, [r7, #0]
 800dcea:	4618      	mov	r0, r3
 800dcec:	f000 ff46 	bl	800eb7c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800dcfe:	461a      	mov	r2, r3
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dd0c:	f003 031f 	and.w	r3, r3, #31
 800dd10:	2b02      	cmp	r3, #2
 800dd12:	d01a      	beq.n	800dd4a <USBD_LL_SetupStage+0x72>
 800dd14:	2b02      	cmp	r3, #2
 800dd16:	d822      	bhi.n	800dd5e <USBD_LL_SetupStage+0x86>
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d002      	beq.n	800dd22 <USBD_LL_SetupStage+0x4a>
 800dd1c:	2b01      	cmp	r3, #1
 800dd1e:	d00a      	beq.n	800dd36 <USBD_LL_SetupStage+0x5e>
 800dd20:	e01d      	b.n	800dd5e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dd28:	4619      	mov	r1, r3
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 f9ee 	bl	800e10c <USBD_StdDevReq>
 800dd30:	4603      	mov	r3, r0
 800dd32:	73fb      	strb	r3, [r7, #15]
      break;
 800dd34:	e020      	b.n	800dd78 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 fa52 	bl	800e1e8 <USBD_StdItfReq>
 800dd44:	4603      	mov	r3, r0
 800dd46:	73fb      	strb	r3, [r7, #15]
      break;
 800dd48:	e016      	b.n	800dd78 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dd50:	4619      	mov	r1, r3
 800dd52:	6878      	ldr	r0, [r7, #4]
 800dd54:	f000 fa91 	bl	800e27a <USBD_StdEPReq>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	73fb      	strb	r3, [r7, #15]
      break;
 800dd5c:	e00c      	b.n	800dd78 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dd64:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	4619      	mov	r1, r3
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f004 fc37 	bl	80125e0 <USBD_LL_StallEP>
 800dd72:	4603      	mov	r3, r0
 800dd74:	73fb      	strb	r3, [r7, #15]
      break;
 800dd76:	bf00      	nop
  }

  return ret;
 800dd78:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3710      	adds	r7, #16
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}

0800dd82 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dd82:	b580      	push	{r7, lr}
 800dd84:	b086      	sub	sp, #24
 800dd86:	af00      	add	r7, sp, #0
 800dd88:	60f8      	str	r0, [r7, #12]
 800dd8a:	460b      	mov	r3, r1
 800dd8c:	607a      	str	r2, [r7, #4]
 800dd8e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800dd90:	7afb      	ldrb	r3, [r7, #11]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d138      	bne.n	800de08 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800dd9c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dda4:	2b03      	cmp	r3, #3
 800dda6:	d14a      	bne.n	800de3e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800dda8:	693b      	ldr	r3, [r7, #16]
 800ddaa:	689a      	ldr	r2, [r3, #8]
 800ddac:	693b      	ldr	r3, [r7, #16]
 800ddae:	68db      	ldr	r3, [r3, #12]
 800ddb0:	429a      	cmp	r2, r3
 800ddb2:	d913      	bls.n	800dddc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	689a      	ldr	r2, [r3, #8]
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	68db      	ldr	r3, [r3, #12]
 800ddbc:	1ad2      	subs	r2, r2, r3
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	68da      	ldr	r2, [r3, #12]
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	689b      	ldr	r3, [r3, #8]
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	bf28      	it	cs
 800ddce:	4613      	movcs	r3, r2
 800ddd0:	461a      	mov	r2, r3
 800ddd2:	6879      	ldr	r1, [r7, #4]
 800ddd4:	68f8      	ldr	r0, [r7, #12]
 800ddd6:	f000 ffc5 	bl	800ed64 <USBD_CtlContinueRx>
 800ddda:	e030      	b.n	800de3e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dde2:	b2db      	uxtb	r3, r3
 800dde4:	2b03      	cmp	r3, #3
 800dde6:	d10b      	bne.n	800de00 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddee:	691b      	ldr	r3, [r3, #16]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d005      	beq.n	800de00 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddfa:	691b      	ldr	r3, [r3, #16]
 800ddfc:	68f8      	ldr	r0, [r7, #12]
 800ddfe:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800de00:	68f8      	ldr	r0, [r7, #12]
 800de02:	f000 ffc0 	bl	800ed86 <USBD_CtlSendStatus>
 800de06:	e01a      	b.n	800de3e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	2b03      	cmp	r3, #3
 800de12:	d114      	bne.n	800de3e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de1a:	699b      	ldr	r3, [r3, #24]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d00e      	beq.n	800de3e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de26:	699b      	ldr	r3, [r3, #24]
 800de28:	7afa      	ldrb	r2, [r7, #11]
 800de2a:	4611      	mov	r1, r2
 800de2c:	68f8      	ldr	r0, [r7, #12]
 800de2e:	4798      	blx	r3
 800de30:	4603      	mov	r3, r0
 800de32:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800de34:	7dfb      	ldrb	r3, [r7, #23]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d001      	beq.n	800de3e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800de3a:	7dfb      	ldrb	r3, [r7, #23]
 800de3c:	e000      	b.n	800de40 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800de3e:	2300      	movs	r3, #0
}
 800de40:	4618      	mov	r0, r3
 800de42:	3718      	adds	r7, #24
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}

0800de48 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b086      	sub	sp, #24
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	60f8      	str	r0, [r7, #12]
 800de50:	460b      	mov	r3, r1
 800de52:	607a      	str	r2, [r7, #4]
 800de54:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800de56:	7afb      	ldrb	r3, [r7, #11]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d16b      	bne.n	800df34 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	3314      	adds	r3, #20
 800de60:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800de68:	2b02      	cmp	r3, #2
 800de6a:	d156      	bne.n	800df1a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	689a      	ldr	r2, [r3, #8]
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	68db      	ldr	r3, [r3, #12]
 800de74:	429a      	cmp	r2, r3
 800de76:	d914      	bls.n	800dea2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800de78:	693b      	ldr	r3, [r7, #16]
 800de7a:	689a      	ldr	r2, [r3, #8]
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	68db      	ldr	r3, [r3, #12]
 800de80:	1ad2      	subs	r2, r2, r3
 800de82:	693b      	ldr	r3, [r7, #16]
 800de84:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	689b      	ldr	r3, [r3, #8]
 800de8a:	461a      	mov	r2, r3
 800de8c:	6879      	ldr	r1, [r7, #4]
 800de8e:	68f8      	ldr	r0, [r7, #12]
 800de90:	f000 ff3a 	bl	800ed08 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de94:	2300      	movs	r3, #0
 800de96:	2200      	movs	r2, #0
 800de98:	2100      	movs	r1, #0
 800de9a:	68f8      	ldr	r0, [r7, #12]
 800de9c:	f004 fc4a 	bl	8012734 <USBD_LL_PrepareReceive>
 800dea0:	e03b      	b.n	800df1a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dea2:	693b      	ldr	r3, [r7, #16]
 800dea4:	68da      	ldr	r2, [r3, #12]
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	689b      	ldr	r3, [r3, #8]
 800deaa:	429a      	cmp	r2, r3
 800deac:	d11c      	bne.n	800dee8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800deae:	693b      	ldr	r3, [r7, #16]
 800deb0:	685a      	ldr	r2, [r3, #4]
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d316      	bcc.n	800dee8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	685a      	ldr	r2, [r3, #4]
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dec4:	429a      	cmp	r2, r3
 800dec6:	d20f      	bcs.n	800dee8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dec8:	2200      	movs	r2, #0
 800deca:	2100      	movs	r1, #0
 800decc:	68f8      	ldr	r0, [r7, #12]
 800dece:	f000 ff1b 	bl	800ed08 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	2200      	movs	r2, #0
 800ded6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800deda:	2300      	movs	r3, #0
 800dedc:	2200      	movs	r2, #0
 800dede:	2100      	movs	r1, #0
 800dee0:	68f8      	ldr	r0, [r7, #12]
 800dee2:	f004 fc27 	bl	8012734 <USBD_LL_PrepareReceive>
 800dee6:	e018      	b.n	800df1a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800deee:	b2db      	uxtb	r3, r3
 800def0:	2b03      	cmp	r3, #3
 800def2:	d10b      	bne.n	800df0c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800defa:	68db      	ldr	r3, [r3, #12]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d005      	beq.n	800df0c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df06:	68db      	ldr	r3, [r3, #12]
 800df08:	68f8      	ldr	r0, [r7, #12]
 800df0a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800df0c:	2180      	movs	r1, #128	@ 0x80
 800df0e:	68f8      	ldr	r0, [r7, #12]
 800df10:	f004 fb66 	bl	80125e0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800df14:	68f8      	ldr	r0, [r7, #12]
 800df16:	f000 ff49 	bl	800edac <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800df20:	2b01      	cmp	r3, #1
 800df22:	d122      	bne.n	800df6a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800df24:	68f8      	ldr	r0, [r7, #12]
 800df26:	f7ff fe98 	bl	800dc5a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	2200      	movs	r2, #0
 800df2e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800df32:	e01a      	b.n	800df6a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df3a:	b2db      	uxtb	r3, r3
 800df3c:	2b03      	cmp	r3, #3
 800df3e:	d114      	bne.n	800df6a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df46:	695b      	ldr	r3, [r3, #20]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d00e      	beq.n	800df6a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df52:	695b      	ldr	r3, [r3, #20]
 800df54:	7afa      	ldrb	r2, [r7, #11]
 800df56:	4611      	mov	r1, r2
 800df58:	68f8      	ldr	r0, [r7, #12]
 800df5a:	4798      	blx	r3
 800df5c:	4603      	mov	r3, r0
 800df5e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800df60:	7dfb      	ldrb	r3, [r7, #23]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d001      	beq.n	800df6a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800df66:	7dfb      	ldrb	r3, [r7, #23]
 800df68:	e000      	b.n	800df6c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800df6a:	2300      	movs	r3, #0
}
 800df6c:	4618      	mov	r0, r3
 800df6e:	3718      	adds	r7, #24
 800df70:	46bd      	mov	sp, r7
 800df72:	bd80      	pop	{r7, pc}

0800df74 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b082      	sub	sp, #8
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2201      	movs	r2, #1
 800df80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	2200      	movs	r2, #0
 800df88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	2200      	movs	r2, #0
 800df90:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	2200      	movs	r2, #0
 800df96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d101      	bne.n	800dfa8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800dfa4:	2303      	movs	r3, #3
 800dfa6:	e02f      	b.n	800e008 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d00f      	beq.n	800dfd2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfb8:	685b      	ldr	r3, [r3, #4]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d009      	beq.n	800dfd2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfc4:	685b      	ldr	r3, [r3, #4]
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	6852      	ldr	r2, [r2, #4]
 800dfca:	b2d2      	uxtb	r2, r2
 800dfcc:	4611      	mov	r1, r2
 800dfce:	6878      	ldr	r0, [r7, #4]
 800dfd0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dfd2:	2340      	movs	r3, #64	@ 0x40
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	2100      	movs	r1, #0
 800dfd8:	6878      	ldr	r0, [r7, #4]
 800dfda:	f004 fabc 	bl	8012556 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2201      	movs	r2, #1
 800dfe2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	2240      	movs	r2, #64	@ 0x40
 800dfea:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dfee:	2340      	movs	r3, #64	@ 0x40
 800dff0:	2200      	movs	r2, #0
 800dff2:	2180      	movs	r1, #128	@ 0x80
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f004 faae 	bl	8012556 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2201      	movs	r2, #1
 800dffe:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	2240      	movs	r2, #64	@ 0x40
 800e004:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e006:	2300      	movs	r3, #0
}
 800e008:	4618      	mov	r0, r3
 800e00a:	3708      	adds	r7, #8
 800e00c:	46bd      	mov	sp, r7
 800e00e:	bd80      	pop	{r7, pc}

0800e010 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e010:	b480      	push	{r7}
 800e012:	b083      	sub	sp, #12
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	460b      	mov	r3, r1
 800e01a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	78fa      	ldrb	r2, [r7, #3]
 800e020:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e022:	2300      	movs	r3, #0
}
 800e024:	4618      	mov	r0, r3
 800e026:	370c      	adds	r7, #12
 800e028:	46bd      	mov	sp, r7
 800e02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02e:	4770      	bx	lr

0800e030 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e030:	b480      	push	{r7}
 800e032:	b083      	sub	sp, #12
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e03e:	b2da      	uxtb	r2, r3
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2204      	movs	r2, #4
 800e04a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e04e:	2300      	movs	r3, #0
}
 800e050:	4618      	mov	r0, r3
 800e052:	370c      	adds	r7, #12
 800e054:	46bd      	mov	sp, r7
 800e056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05a:	4770      	bx	lr

0800e05c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e05c:	b480      	push	{r7}
 800e05e:	b083      	sub	sp, #12
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e06a:	b2db      	uxtb	r3, r3
 800e06c:	2b04      	cmp	r3, #4
 800e06e:	d106      	bne.n	800e07e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e076:	b2da      	uxtb	r2, r3
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e07e:	2300      	movs	r3, #0
}
 800e080:	4618      	mov	r0, r3
 800e082:	370c      	adds	r7, #12
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr

0800e08c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b082      	sub	sp, #8
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d101      	bne.n	800e0a2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e09e:	2303      	movs	r3, #3
 800e0a0:	e012      	b.n	800e0c8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e0a8:	b2db      	uxtb	r3, r3
 800e0aa:	2b03      	cmp	r3, #3
 800e0ac:	d10b      	bne.n	800e0c6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0b4:	69db      	ldr	r3, [r3, #28]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d005      	beq.n	800e0c6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0c0:	69db      	ldr	r3, [r3, #28]
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e0c6:	2300      	movs	r3, #0
}
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	3708      	adds	r7, #8
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	bd80      	pop	{r7, pc}

0800e0d0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b087      	sub	sp, #28
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	781b      	ldrb	r3, [r3, #0]
 800e0e0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	3301      	adds	r3, #1
 800e0e6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e0ee:	8a3b      	ldrh	r3, [r7, #16]
 800e0f0:	021b      	lsls	r3, r3, #8
 800e0f2:	b21a      	sxth	r2, r3
 800e0f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e0f8:	4313      	orrs	r3, r2
 800e0fa:	b21b      	sxth	r3, r3
 800e0fc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e0fe:	89fb      	ldrh	r3, [r7, #14]
}
 800e100:	4618      	mov	r0, r3
 800e102:	371c      	adds	r7, #28
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr

0800e10c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e10c:	b580      	push	{r7, lr}
 800e10e:	b084      	sub	sp, #16
 800e110:	af00      	add	r7, sp, #0
 800e112:	6078      	str	r0, [r7, #4]
 800e114:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e116:	2300      	movs	r3, #0
 800e118:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e122:	2b40      	cmp	r3, #64	@ 0x40
 800e124:	d005      	beq.n	800e132 <USBD_StdDevReq+0x26>
 800e126:	2b40      	cmp	r3, #64	@ 0x40
 800e128:	d853      	bhi.n	800e1d2 <USBD_StdDevReq+0xc6>
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d00b      	beq.n	800e146 <USBD_StdDevReq+0x3a>
 800e12e:	2b20      	cmp	r3, #32
 800e130:	d14f      	bne.n	800e1d2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e138:	689b      	ldr	r3, [r3, #8]
 800e13a:	6839      	ldr	r1, [r7, #0]
 800e13c:	6878      	ldr	r0, [r7, #4]
 800e13e:	4798      	blx	r3
 800e140:	4603      	mov	r3, r0
 800e142:	73fb      	strb	r3, [r7, #15]
      break;
 800e144:	e04a      	b.n	800e1dc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	785b      	ldrb	r3, [r3, #1]
 800e14a:	2b09      	cmp	r3, #9
 800e14c:	d83b      	bhi.n	800e1c6 <USBD_StdDevReq+0xba>
 800e14e:	a201      	add	r2, pc, #4	@ (adr r2, 800e154 <USBD_StdDevReq+0x48>)
 800e150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e154:	0800e1a9 	.word	0x0800e1a9
 800e158:	0800e1bd 	.word	0x0800e1bd
 800e15c:	0800e1c7 	.word	0x0800e1c7
 800e160:	0800e1b3 	.word	0x0800e1b3
 800e164:	0800e1c7 	.word	0x0800e1c7
 800e168:	0800e187 	.word	0x0800e187
 800e16c:	0800e17d 	.word	0x0800e17d
 800e170:	0800e1c7 	.word	0x0800e1c7
 800e174:	0800e19f 	.word	0x0800e19f
 800e178:	0800e191 	.word	0x0800e191
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e17c:	6839      	ldr	r1, [r7, #0]
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f000 f9de 	bl	800e540 <USBD_GetDescriptor>
          break;
 800e184:	e024      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e186:	6839      	ldr	r1, [r7, #0]
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f000 fb6d 	bl	800e868 <USBD_SetAddress>
          break;
 800e18e:	e01f      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e190:	6839      	ldr	r1, [r7, #0]
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f000 fbac 	bl	800e8f0 <USBD_SetConfig>
 800e198:	4603      	mov	r3, r0
 800e19a:	73fb      	strb	r3, [r7, #15]
          break;
 800e19c:	e018      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e19e:	6839      	ldr	r1, [r7, #0]
 800e1a0:	6878      	ldr	r0, [r7, #4]
 800e1a2:	f000 fc4b 	bl	800ea3c <USBD_GetConfig>
          break;
 800e1a6:	e013      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e1a8:	6839      	ldr	r1, [r7, #0]
 800e1aa:	6878      	ldr	r0, [r7, #4]
 800e1ac:	f000 fc7c 	bl	800eaa8 <USBD_GetStatus>
          break;
 800e1b0:	e00e      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e1b2:	6839      	ldr	r1, [r7, #0]
 800e1b4:	6878      	ldr	r0, [r7, #4]
 800e1b6:	f000 fcab 	bl	800eb10 <USBD_SetFeature>
          break;
 800e1ba:	e009      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e1bc:	6839      	ldr	r1, [r7, #0]
 800e1be:	6878      	ldr	r0, [r7, #4]
 800e1c0:	f000 fcba 	bl	800eb38 <USBD_ClrFeature>
          break;
 800e1c4:	e004      	b.n	800e1d0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e1c6:	6839      	ldr	r1, [r7, #0]
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f000 fd11 	bl	800ebf0 <USBD_CtlError>
          break;
 800e1ce:	bf00      	nop
      }
      break;
 800e1d0:	e004      	b.n	800e1dc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e1d2:	6839      	ldr	r1, [r7, #0]
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 fd0b 	bl	800ebf0 <USBD_CtlError>
      break;
 800e1da:	bf00      	nop
  }

  return ret;
 800e1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1de:	4618      	mov	r0, r3
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}
 800e1e6:	bf00      	nop

0800e1e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b084      	sub	sp, #16
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	781b      	ldrb	r3, [r3, #0]
 800e1fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e1fe:	2b40      	cmp	r3, #64	@ 0x40
 800e200:	d005      	beq.n	800e20e <USBD_StdItfReq+0x26>
 800e202:	2b40      	cmp	r3, #64	@ 0x40
 800e204:	d82f      	bhi.n	800e266 <USBD_StdItfReq+0x7e>
 800e206:	2b00      	cmp	r3, #0
 800e208:	d001      	beq.n	800e20e <USBD_StdItfReq+0x26>
 800e20a:	2b20      	cmp	r3, #32
 800e20c:	d12b      	bne.n	800e266 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e214:	b2db      	uxtb	r3, r3
 800e216:	3b01      	subs	r3, #1
 800e218:	2b02      	cmp	r3, #2
 800e21a:	d81d      	bhi.n	800e258 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	889b      	ldrh	r3, [r3, #4]
 800e220:	b2db      	uxtb	r3, r3
 800e222:	2b01      	cmp	r3, #1
 800e224:	d813      	bhi.n	800e24e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e22c:	689b      	ldr	r3, [r3, #8]
 800e22e:	6839      	ldr	r1, [r7, #0]
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	4798      	blx	r3
 800e234:	4603      	mov	r3, r0
 800e236:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	88db      	ldrh	r3, [r3, #6]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d110      	bne.n	800e262 <USBD_StdItfReq+0x7a>
 800e240:	7bfb      	ldrb	r3, [r7, #15]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d10d      	bne.n	800e262 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f000 fd9d 	bl	800ed86 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e24c:	e009      	b.n	800e262 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e24e:	6839      	ldr	r1, [r7, #0]
 800e250:	6878      	ldr	r0, [r7, #4]
 800e252:	f000 fccd 	bl	800ebf0 <USBD_CtlError>
          break;
 800e256:	e004      	b.n	800e262 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e258:	6839      	ldr	r1, [r7, #0]
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f000 fcc8 	bl	800ebf0 <USBD_CtlError>
          break;
 800e260:	e000      	b.n	800e264 <USBD_StdItfReq+0x7c>
          break;
 800e262:	bf00      	nop
      }
      break;
 800e264:	e004      	b.n	800e270 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e266:	6839      	ldr	r1, [r7, #0]
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f000 fcc1 	bl	800ebf0 <USBD_CtlError>
      break;
 800e26e:	bf00      	nop
  }

  return ret;
 800e270:	7bfb      	ldrb	r3, [r7, #15]
}
 800e272:	4618      	mov	r0, r3
 800e274:	3710      	adds	r7, #16
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b084      	sub	sp, #16
 800e27e:	af00      	add	r7, sp, #0
 800e280:	6078      	str	r0, [r7, #4]
 800e282:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e284:	2300      	movs	r3, #0
 800e286:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	889b      	ldrh	r3, [r3, #4]
 800e28c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	781b      	ldrb	r3, [r3, #0]
 800e292:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e296:	2b40      	cmp	r3, #64	@ 0x40
 800e298:	d007      	beq.n	800e2aa <USBD_StdEPReq+0x30>
 800e29a:	2b40      	cmp	r3, #64	@ 0x40
 800e29c:	f200 8145 	bhi.w	800e52a <USBD_StdEPReq+0x2b0>
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d00c      	beq.n	800e2be <USBD_StdEPReq+0x44>
 800e2a4:	2b20      	cmp	r3, #32
 800e2a6:	f040 8140 	bne.w	800e52a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2b0:	689b      	ldr	r3, [r3, #8]
 800e2b2:	6839      	ldr	r1, [r7, #0]
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	4798      	blx	r3
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	73fb      	strb	r3, [r7, #15]
      break;
 800e2bc:	e13a      	b.n	800e534 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	785b      	ldrb	r3, [r3, #1]
 800e2c2:	2b03      	cmp	r3, #3
 800e2c4:	d007      	beq.n	800e2d6 <USBD_StdEPReq+0x5c>
 800e2c6:	2b03      	cmp	r3, #3
 800e2c8:	f300 8129 	bgt.w	800e51e <USBD_StdEPReq+0x2a4>
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d07f      	beq.n	800e3d0 <USBD_StdEPReq+0x156>
 800e2d0:	2b01      	cmp	r3, #1
 800e2d2:	d03c      	beq.n	800e34e <USBD_StdEPReq+0xd4>
 800e2d4:	e123      	b.n	800e51e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2dc:	b2db      	uxtb	r3, r3
 800e2de:	2b02      	cmp	r3, #2
 800e2e0:	d002      	beq.n	800e2e8 <USBD_StdEPReq+0x6e>
 800e2e2:	2b03      	cmp	r3, #3
 800e2e4:	d016      	beq.n	800e314 <USBD_StdEPReq+0x9a>
 800e2e6:	e02c      	b.n	800e342 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e2e8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d00d      	beq.n	800e30a <USBD_StdEPReq+0x90>
 800e2ee:	7bbb      	ldrb	r3, [r7, #14]
 800e2f0:	2b80      	cmp	r3, #128	@ 0x80
 800e2f2:	d00a      	beq.n	800e30a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e2f4:	7bbb      	ldrb	r3, [r7, #14]
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f004 f971 	bl	80125e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e2fe:	2180      	movs	r1, #128	@ 0x80
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f004 f96d 	bl	80125e0 <USBD_LL_StallEP>
 800e306:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e308:	e020      	b.n	800e34c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e30a:	6839      	ldr	r1, [r7, #0]
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	f000 fc6f 	bl	800ebf0 <USBD_CtlError>
              break;
 800e312:	e01b      	b.n	800e34c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e314:	683b      	ldr	r3, [r7, #0]
 800e316:	885b      	ldrh	r3, [r3, #2]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d10e      	bne.n	800e33a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e31c:	7bbb      	ldrb	r3, [r7, #14]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d00b      	beq.n	800e33a <USBD_StdEPReq+0xc0>
 800e322:	7bbb      	ldrb	r3, [r7, #14]
 800e324:	2b80      	cmp	r3, #128	@ 0x80
 800e326:	d008      	beq.n	800e33a <USBD_StdEPReq+0xc0>
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	88db      	ldrh	r3, [r3, #6]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d104      	bne.n	800e33a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e330:	7bbb      	ldrb	r3, [r7, #14]
 800e332:	4619      	mov	r1, r3
 800e334:	6878      	ldr	r0, [r7, #4]
 800e336:	f004 f953 	bl	80125e0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f000 fd23 	bl	800ed86 <USBD_CtlSendStatus>

              break;
 800e340:	e004      	b.n	800e34c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e342:	6839      	ldr	r1, [r7, #0]
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fc53 	bl	800ebf0 <USBD_CtlError>
              break;
 800e34a:	bf00      	nop
          }
          break;
 800e34c:	e0ec      	b.n	800e528 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e354:	b2db      	uxtb	r3, r3
 800e356:	2b02      	cmp	r3, #2
 800e358:	d002      	beq.n	800e360 <USBD_StdEPReq+0xe6>
 800e35a:	2b03      	cmp	r3, #3
 800e35c:	d016      	beq.n	800e38c <USBD_StdEPReq+0x112>
 800e35e:	e030      	b.n	800e3c2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e360:	7bbb      	ldrb	r3, [r7, #14]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d00d      	beq.n	800e382 <USBD_StdEPReq+0x108>
 800e366:	7bbb      	ldrb	r3, [r7, #14]
 800e368:	2b80      	cmp	r3, #128	@ 0x80
 800e36a:	d00a      	beq.n	800e382 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e36c:	7bbb      	ldrb	r3, [r7, #14]
 800e36e:	4619      	mov	r1, r3
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f004 f935 	bl	80125e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e376:	2180      	movs	r1, #128	@ 0x80
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f004 f931 	bl	80125e0 <USBD_LL_StallEP>
 800e37e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e380:	e025      	b.n	800e3ce <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e382:	6839      	ldr	r1, [r7, #0]
 800e384:	6878      	ldr	r0, [r7, #4]
 800e386:	f000 fc33 	bl	800ebf0 <USBD_CtlError>
              break;
 800e38a:	e020      	b.n	800e3ce <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	885b      	ldrh	r3, [r3, #2]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d11b      	bne.n	800e3cc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e394:	7bbb      	ldrb	r3, [r7, #14]
 800e396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d004      	beq.n	800e3a8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e39e:	7bbb      	ldrb	r3, [r7, #14]
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	6878      	ldr	r0, [r7, #4]
 800e3a4:	f004 f93b 	bl	801261e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e3a8:	6878      	ldr	r0, [r7, #4]
 800e3aa:	f000 fcec 	bl	800ed86 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3b4:	689b      	ldr	r3, [r3, #8]
 800e3b6:	6839      	ldr	r1, [r7, #0]
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	4798      	blx	r3
 800e3bc:	4603      	mov	r3, r0
 800e3be:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e3c0:	e004      	b.n	800e3cc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e3c2:	6839      	ldr	r1, [r7, #0]
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f000 fc13 	bl	800ebf0 <USBD_CtlError>
              break;
 800e3ca:	e000      	b.n	800e3ce <USBD_StdEPReq+0x154>
              break;
 800e3cc:	bf00      	nop
          }
          break;
 800e3ce:	e0ab      	b.n	800e528 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3d6:	b2db      	uxtb	r3, r3
 800e3d8:	2b02      	cmp	r3, #2
 800e3da:	d002      	beq.n	800e3e2 <USBD_StdEPReq+0x168>
 800e3dc:	2b03      	cmp	r3, #3
 800e3de:	d032      	beq.n	800e446 <USBD_StdEPReq+0x1cc>
 800e3e0:	e097      	b.n	800e512 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e3e2:	7bbb      	ldrb	r3, [r7, #14]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d007      	beq.n	800e3f8 <USBD_StdEPReq+0x17e>
 800e3e8:	7bbb      	ldrb	r3, [r7, #14]
 800e3ea:	2b80      	cmp	r3, #128	@ 0x80
 800e3ec:	d004      	beq.n	800e3f8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e3ee:	6839      	ldr	r1, [r7, #0]
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 fbfd 	bl	800ebf0 <USBD_CtlError>
                break;
 800e3f6:	e091      	b.n	800e51c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	da0b      	bge.n	800e418 <USBD_StdEPReq+0x19e>
 800e400:	7bbb      	ldrb	r3, [r7, #14]
 800e402:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e406:	4613      	mov	r3, r2
 800e408:	009b      	lsls	r3, r3, #2
 800e40a:	4413      	add	r3, r2
 800e40c:	009b      	lsls	r3, r3, #2
 800e40e:	3310      	adds	r3, #16
 800e410:	687a      	ldr	r2, [r7, #4]
 800e412:	4413      	add	r3, r2
 800e414:	3304      	adds	r3, #4
 800e416:	e00b      	b.n	800e430 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e418:	7bbb      	ldrb	r3, [r7, #14]
 800e41a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e41e:	4613      	mov	r3, r2
 800e420:	009b      	lsls	r3, r3, #2
 800e422:	4413      	add	r3, r2
 800e424:	009b      	lsls	r3, r3, #2
 800e426:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e42a:	687a      	ldr	r2, [r7, #4]
 800e42c:	4413      	add	r3, r2
 800e42e:	3304      	adds	r3, #4
 800e430:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	2200      	movs	r2, #0
 800e436:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e438:	68bb      	ldr	r3, [r7, #8]
 800e43a:	2202      	movs	r2, #2
 800e43c:	4619      	mov	r1, r3
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 fc47 	bl	800ecd2 <USBD_CtlSendData>
              break;
 800e444:	e06a      	b.n	800e51c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e446:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	da11      	bge.n	800e472 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e44e:	7bbb      	ldrb	r3, [r7, #14]
 800e450:	f003 020f 	and.w	r2, r3, #15
 800e454:	6879      	ldr	r1, [r7, #4]
 800e456:	4613      	mov	r3, r2
 800e458:	009b      	lsls	r3, r3, #2
 800e45a:	4413      	add	r3, r2
 800e45c:	009b      	lsls	r3, r3, #2
 800e45e:	440b      	add	r3, r1
 800e460:	3324      	adds	r3, #36	@ 0x24
 800e462:	881b      	ldrh	r3, [r3, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d117      	bne.n	800e498 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e468:	6839      	ldr	r1, [r7, #0]
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f000 fbc0 	bl	800ebf0 <USBD_CtlError>
                  break;
 800e470:	e054      	b.n	800e51c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e472:	7bbb      	ldrb	r3, [r7, #14]
 800e474:	f003 020f 	and.w	r2, r3, #15
 800e478:	6879      	ldr	r1, [r7, #4]
 800e47a:	4613      	mov	r3, r2
 800e47c:	009b      	lsls	r3, r3, #2
 800e47e:	4413      	add	r3, r2
 800e480:	009b      	lsls	r3, r3, #2
 800e482:	440b      	add	r3, r1
 800e484:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e488:	881b      	ldrh	r3, [r3, #0]
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d104      	bne.n	800e498 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e48e:	6839      	ldr	r1, [r7, #0]
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 fbad 	bl	800ebf0 <USBD_CtlError>
                  break;
 800e496:	e041      	b.n	800e51c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	da0b      	bge.n	800e4b8 <USBD_StdEPReq+0x23e>
 800e4a0:	7bbb      	ldrb	r3, [r7, #14]
 800e4a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	3310      	adds	r3, #16
 800e4b0:	687a      	ldr	r2, [r7, #4]
 800e4b2:	4413      	add	r3, r2
 800e4b4:	3304      	adds	r3, #4
 800e4b6:	e00b      	b.n	800e4d0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e4b8:	7bbb      	ldrb	r3, [r7, #14]
 800e4ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e4be:	4613      	mov	r3, r2
 800e4c0:	009b      	lsls	r3, r3, #2
 800e4c2:	4413      	add	r3, r2
 800e4c4:	009b      	lsls	r3, r3, #2
 800e4c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e4ca:	687a      	ldr	r2, [r7, #4]
 800e4cc:	4413      	add	r3, r2
 800e4ce:	3304      	adds	r3, #4
 800e4d0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e4d2:	7bbb      	ldrb	r3, [r7, #14]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d002      	beq.n	800e4de <USBD_StdEPReq+0x264>
 800e4d8:	7bbb      	ldrb	r3, [r7, #14]
 800e4da:	2b80      	cmp	r3, #128	@ 0x80
 800e4dc:	d103      	bne.n	800e4e6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e4de:	68bb      	ldr	r3, [r7, #8]
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	601a      	str	r2, [r3, #0]
 800e4e4:	e00e      	b.n	800e504 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e4e6:	7bbb      	ldrb	r3, [r7, #14]
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	6878      	ldr	r0, [r7, #4]
 800e4ec:	f004 f8b6 	bl	801265c <USBD_LL_IsStallEP>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d003      	beq.n	800e4fe <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e4f6:	68bb      	ldr	r3, [r7, #8]
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	601a      	str	r2, [r3, #0]
 800e4fc:	e002      	b.n	800e504 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	2200      	movs	r2, #0
 800e502:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	2202      	movs	r2, #2
 800e508:	4619      	mov	r1, r3
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f000 fbe1 	bl	800ecd2 <USBD_CtlSendData>
              break;
 800e510:	e004      	b.n	800e51c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e512:	6839      	ldr	r1, [r7, #0]
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f000 fb6b 	bl	800ebf0 <USBD_CtlError>
              break;
 800e51a:	bf00      	nop
          }
          break;
 800e51c:	e004      	b.n	800e528 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e51e:	6839      	ldr	r1, [r7, #0]
 800e520:	6878      	ldr	r0, [r7, #4]
 800e522:	f000 fb65 	bl	800ebf0 <USBD_CtlError>
          break;
 800e526:	bf00      	nop
      }
      break;
 800e528:	e004      	b.n	800e534 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e52a:	6839      	ldr	r1, [r7, #0]
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f000 fb5f 	bl	800ebf0 <USBD_CtlError>
      break;
 800e532:	bf00      	nop
  }

  return ret;
 800e534:	7bfb      	ldrb	r3, [r7, #15]
}
 800e536:	4618      	mov	r0, r3
 800e538:	3710      	adds	r7, #16
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
	...

0800e540 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b084      	sub	sp, #16
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
 800e548:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e54a:	2300      	movs	r3, #0
 800e54c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e54e:	2300      	movs	r3, #0
 800e550:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e552:	2300      	movs	r3, #0
 800e554:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	885b      	ldrh	r3, [r3, #2]
 800e55a:	0a1b      	lsrs	r3, r3, #8
 800e55c:	b29b      	uxth	r3, r3
 800e55e:	3b01      	subs	r3, #1
 800e560:	2b0e      	cmp	r3, #14
 800e562:	f200 8152 	bhi.w	800e80a <USBD_GetDescriptor+0x2ca>
 800e566:	a201      	add	r2, pc, #4	@ (adr r2, 800e56c <USBD_GetDescriptor+0x2c>)
 800e568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56c:	0800e5dd 	.word	0x0800e5dd
 800e570:	0800e5f5 	.word	0x0800e5f5
 800e574:	0800e635 	.word	0x0800e635
 800e578:	0800e80b 	.word	0x0800e80b
 800e57c:	0800e80b 	.word	0x0800e80b
 800e580:	0800e7ab 	.word	0x0800e7ab
 800e584:	0800e7d7 	.word	0x0800e7d7
 800e588:	0800e80b 	.word	0x0800e80b
 800e58c:	0800e80b 	.word	0x0800e80b
 800e590:	0800e80b 	.word	0x0800e80b
 800e594:	0800e80b 	.word	0x0800e80b
 800e598:	0800e80b 	.word	0x0800e80b
 800e59c:	0800e80b 	.word	0x0800e80b
 800e5a0:	0800e80b 	.word	0x0800e80b
 800e5a4:	0800e5a9 	.word	0x0800e5a9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5ae:	69db      	ldr	r3, [r3, #28]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d00b      	beq.n	800e5cc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5ba:	69db      	ldr	r3, [r3, #28]
 800e5bc:	687a      	ldr	r2, [r7, #4]
 800e5be:	7c12      	ldrb	r2, [r2, #16]
 800e5c0:	f107 0108 	add.w	r1, r7, #8
 800e5c4:	4610      	mov	r0, r2
 800e5c6:	4798      	blx	r3
 800e5c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e5ca:	e126      	b.n	800e81a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e5cc:	6839      	ldr	r1, [r7, #0]
 800e5ce:	6878      	ldr	r0, [r7, #4]
 800e5d0:	f000 fb0e 	bl	800ebf0 <USBD_CtlError>
        err++;
 800e5d4:	7afb      	ldrb	r3, [r7, #11]
 800e5d6:	3301      	adds	r3, #1
 800e5d8:	72fb      	strb	r3, [r7, #11]
      break;
 800e5da:	e11e      	b.n	800e81a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	687a      	ldr	r2, [r7, #4]
 800e5e6:	7c12      	ldrb	r2, [r2, #16]
 800e5e8:	f107 0108 	add.w	r1, r7, #8
 800e5ec:	4610      	mov	r0, r2
 800e5ee:	4798      	blx	r3
 800e5f0:	60f8      	str	r0, [r7, #12]
      break;
 800e5f2:	e112      	b.n	800e81a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	7c1b      	ldrb	r3, [r3, #16]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d10d      	bne.n	800e618 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e604:	f107 0208 	add.w	r2, r7, #8
 800e608:	4610      	mov	r0, r2
 800e60a:	4798      	blx	r3
 800e60c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	3301      	adds	r3, #1
 800e612:	2202      	movs	r2, #2
 800e614:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e616:	e100      	b.n	800e81a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e620:	f107 0208 	add.w	r2, r7, #8
 800e624:	4610      	mov	r0, r2
 800e626:	4798      	blx	r3
 800e628:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	3301      	adds	r3, #1
 800e62e:	2202      	movs	r2, #2
 800e630:	701a      	strb	r2, [r3, #0]
      break;
 800e632:	e0f2      	b.n	800e81a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	885b      	ldrh	r3, [r3, #2]
 800e638:	b2db      	uxtb	r3, r3
 800e63a:	2b05      	cmp	r3, #5
 800e63c:	f200 80ac 	bhi.w	800e798 <USBD_GetDescriptor+0x258>
 800e640:	a201      	add	r2, pc, #4	@ (adr r2, 800e648 <USBD_GetDescriptor+0x108>)
 800e642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e646:	bf00      	nop
 800e648:	0800e661 	.word	0x0800e661
 800e64c:	0800e695 	.word	0x0800e695
 800e650:	0800e6c9 	.word	0x0800e6c9
 800e654:	0800e6fd 	.word	0x0800e6fd
 800e658:	0800e731 	.word	0x0800e731
 800e65c:	0800e765 	.word	0x0800e765
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e666:	685b      	ldr	r3, [r3, #4]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d00b      	beq.n	800e684 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e672:	685b      	ldr	r3, [r3, #4]
 800e674:	687a      	ldr	r2, [r7, #4]
 800e676:	7c12      	ldrb	r2, [r2, #16]
 800e678:	f107 0108 	add.w	r1, r7, #8
 800e67c:	4610      	mov	r0, r2
 800e67e:	4798      	blx	r3
 800e680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e682:	e091      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e684:	6839      	ldr	r1, [r7, #0]
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f000 fab2 	bl	800ebf0 <USBD_CtlError>
            err++;
 800e68c:	7afb      	ldrb	r3, [r7, #11]
 800e68e:	3301      	adds	r3, #1
 800e690:	72fb      	strb	r3, [r7, #11]
          break;
 800e692:	e089      	b.n	800e7a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d00b      	beq.n	800e6b8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6a6:	689b      	ldr	r3, [r3, #8]
 800e6a8:	687a      	ldr	r2, [r7, #4]
 800e6aa:	7c12      	ldrb	r2, [r2, #16]
 800e6ac:	f107 0108 	add.w	r1, r7, #8
 800e6b0:	4610      	mov	r0, r2
 800e6b2:	4798      	blx	r3
 800e6b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6b6:	e077      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e6b8:	6839      	ldr	r1, [r7, #0]
 800e6ba:	6878      	ldr	r0, [r7, #4]
 800e6bc:	f000 fa98 	bl	800ebf0 <USBD_CtlError>
            err++;
 800e6c0:	7afb      	ldrb	r3, [r7, #11]
 800e6c2:	3301      	adds	r3, #1
 800e6c4:	72fb      	strb	r3, [r7, #11]
          break;
 800e6c6:	e06f      	b.n	800e7a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6ce:	68db      	ldr	r3, [r3, #12]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d00b      	beq.n	800e6ec <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6da:	68db      	ldr	r3, [r3, #12]
 800e6dc:	687a      	ldr	r2, [r7, #4]
 800e6de:	7c12      	ldrb	r2, [r2, #16]
 800e6e0:	f107 0108 	add.w	r1, r7, #8
 800e6e4:	4610      	mov	r0, r2
 800e6e6:	4798      	blx	r3
 800e6e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6ea:	e05d      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e6ec:	6839      	ldr	r1, [r7, #0]
 800e6ee:	6878      	ldr	r0, [r7, #4]
 800e6f0:	f000 fa7e 	bl	800ebf0 <USBD_CtlError>
            err++;
 800e6f4:	7afb      	ldrb	r3, [r7, #11]
 800e6f6:	3301      	adds	r3, #1
 800e6f8:	72fb      	strb	r3, [r7, #11]
          break;
 800e6fa:	e055      	b.n	800e7a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e702:	691b      	ldr	r3, [r3, #16]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d00b      	beq.n	800e720 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e70e:	691b      	ldr	r3, [r3, #16]
 800e710:	687a      	ldr	r2, [r7, #4]
 800e712:	7c12      	ldrb	r2, [r2, #16]
 800e714:	f107 0108 	add.w	r1, r7, #8
 800e718:	4610      	mov	r0, r2
 800e71a:	4798      	blx	r3
 800e71c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e71e:	e043      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e720:	6839      	ldr	r1, [r7, #0]
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fa64 	bl	800ebf0 <USBD_CtlError>
            err++;
 800e728:	7afb      	ldrb	r3, [r7, #11]
 800e72a:	3301      	adds	r3, #1
 800e72c:	72fb      	strb	r3, [r7, #11]
          break;
 800e72e:	e03b      	b.n	800e7a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e736:	695b      	ldr	r3, [r3, #20]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d00b      	beq.n	800e754 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e742:	695b      	ldr	r3, [r3, #20]
 800e744:	687a      	ldr	r2, [r7, #4]
 800e746:	7c12      	ldrb	r2, [r2, #16]
 800e748:	f107 0108 	add.w	r1, r7, #8
 800e74c:	4610      	mov	r0, r2
 800e74e:	4798      	blx	r3
 800e750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e752:	e029      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e754:	6839      	ldr	r1, [r7, #0]
 800e756:	6878      	ldr	r0, [r7, #4]
 800e758:	f000 fa4a 	bl	800ebf0 <USBD_CtlError>
            err++;
 800e75c:	7afb      	ldrb	r3, [r7, #11]
 800e75e:	3301      	adds	r3, #1
 800e760:	72fb      	strb	r3, [r7, #11]
          break;
 800e762:	e021      	b.n	800e7a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e76a:	699b      	ldr	r3, [r3, #24]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d00b      	beq.n	800e788 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e776:	699b      	ldr	r3, [r3, #24]
 800e778:	687a      	ldr	r2, [r7, #4]
 800e77a:	7c12      	ldrb	r2, [r2, #16]
 800e77c:	f107 0108 	add.w	r1, r7, #8
 800e780:	4610      	mov	r0, r2
 800e782:	4798      	blx	r3
 800e784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e786:	e00f      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e788:	6839      	ldr	r1, [r7, #0]
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f000 fa30 	bl	800ebf0 <USBD_CtlError>
            err++;
 800e790:	7afb      	ldrb	r3, [r7, #11]
 800e792:	3301      	adds	r3, #1
 800e794:	72fb      	strb	r3, [r7, #11]
          break;
 800e796:	e007      	b.n	800e7a8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e798:	6839      	ldr	r1, [r7, #0]
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f000 fa28 	bl	800ebf0 <USBD_CtlError>
          err++;
 800e7a0:	7afb      	ldrb	r3, [r7, #11]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e7a6:	bf00      	nop
      }
      break;
 800e7a8:	e037      	b.n	800e81a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	7c1b      	ldrb	r3, [r3, #16]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d109      	bne.n	800e7c6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7ba:	f107 0208 	add.w	r2, r7, #8
 800e7be:	4610      	mov	r0, r2
 800e7c0:	4798      	blx	r3
 800e7c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e7c4:	e029      	b.n	800e81a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e7c6:	6839      	ldr	r1, [r7, #0]
 800e7c8:	6878      	ldr	r0, [r7, #4]
 800e7ca:	f000 fa11 	bl	800ebf0 <USBD_CtlError>
        err++;
 800e7ce:	7afb      	ldrb	r3, [r7, #11]
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	72fb      	strb	r3, [r7, #11]
      break;
 800e7d4:	e021      	b.n	800e81a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	7c1b      	ldrb	r3, [r3, #16]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d10d      	bne.n	800e7fa <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7e6:	f107 0208 	add.w	r2, r7, #8
 800e7ea:	4610      	mov	r0, r2
 800e7ec:	4798      	blx	r3
 800e7ee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	3301      	adds	r3, #1
 800e7f4:	2207      	movs	r2, #7
 800e7f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e7f8:	e00f      	b.n	800e81a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e7fa:	6839      	ldr	r1, [r7, #0]
 800e7fc:	6878      	ldr	r0, [r7, #4]
 800e7fe:	f000 f9f7 	bl	800ebf0 <USBD_CtlError>
        err++;
 800e802:	7afb      	ldrb	r3, [r7, #11]
 800e804:	3301      	adds	r3, #1
 800e806:	72fb      	strb	r3, [r7, #11]
      break;
 800e808:	e007      	b.n	800e81a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e80a:	6839      	ldr	r1, [r7, #0]
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f000 f9ef 	bl	800ebf0 <USBD_CtlError>
      err++;
 800e812:	7afb      	ldrb	r3, [r7, #11]
 800e814:	3301      	adds	r3, #1
 800e816:	72fb      	strb	r3, [r7, #11]
      break;
 800e818:	bf00      	nop
  }

  if (err != 0U)
 800e81a:	7afb      	ldrb	r3, [r7, #11]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d11e      	bne.n	800e85e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	88db      	ldrh	r3, [r3, #6]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d016      	beq.n	800e856 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e828:	893b      	ldrh	r3, [r7, #8]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d00e      	beq.n	800e84c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	88da      	ldrh	r2, [r3, #6]
 800e832:	893b      	ldrh	r3, [r7, #8]
 800e834:	4293      	cmp	r3, r2
 800e836:	bf28      	it	cs
 800e838:	4613      	movcs	r3, r2
 800e83a:	b29b      	uxth	r3, r3
 800e83c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e83e:	893b      	ldrh	r3, [r7, #8]
 800e840:	461a      	mov	r2, r3
 800e842:	68f9      	ldr	r1, [r7, #12]
 800e844:	6878      	ldr	r0, [r7, #4]
 800e846:	f000 fa44 	bl	800ecd2 <USBD_CtlSendData>
 800e84a:	e009      	b.n	800e860 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e84c:	6839      	ldr	r1, [r7, #0]
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f000 f9ce 	bl	800ebf0 <USBD_CtlError>
 800e854:	e004      	b.n	800e860 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f000 fa95 	bl	800ed86 <USBD_CtlSendStatus>
 800e85c:	e000      	b.n	800e860 <USBD_GetDescriptor+0x320>
    return;
 800e85e:	bf00      	nop
  }
}
 800e860:	3710      	adds	r7, #16
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}
 800e866:	bf00      	nop

0800e868 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b084      	sub	sp, #16
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
 800e870:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	889b      	ldrh	r3, [r3, #4]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d131      	bne.n	800e8de <USBD_SetAddress+0x76>
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	88db      	ldrh	r3, [r3, #6]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d12d      	bne.n	800e8de <USBD_SetAddress+0x76>
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	885b      	ldrh	r3, [r3, #2]
 800e886:	2b7f      	cmp	r3, #127	@ 0x7f
 800e888:	d829      	bhi.n	800e8de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	885b      	ldrh	r3, [r3, #2]
 800e88e:	b2db      	uxtb	r3, r3
 800e890:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e894:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	2b03      	cmp	r3, #3
 800e8a0:	d104      	bne.n	800e8ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e8a2:	6839      	ldr	r1, [r7, #0]
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f000 f9a3 	bl	800ebf0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8aa:	e01d      	b.n	800e8e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	7bfa      	ldrb	r2, [r7, #15]
 800e8b0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e8b4:	7bfb      	ldrb	r3, [r7, #15]
 800e8b6:	4619      	mov	r1, r3
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f003 fefb 	bl	80126b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e8be:	6878      	ldr	r0, [r7, #4]
 800e8c0:	f000 fa61 	bl	800ed86 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e8c4:	7bfb      	ldrb	r3, [r7, #15]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d004      	beq.n	800e8d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	2202      	movs	r2, #2
 800e8ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8d2:	e009      	b.n	800e8e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2201      	movs	r2, #1
 800e8d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8dc:	e004      	b.n	800e8e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e8de:	6839      	ldr	r1, [r7, #0]
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	f000 f985 	bl	800ebf0 <USBD_CtlError>
  }
}
 800e8e6:	bf00      	nop
 800e8e8:	bf00      	nop
 800e8ea:	3710      	adds	r7, #16
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	bd80      	pop	{r7, pc}

0800e8f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
 800e8f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	885b      	ldrh	r3, [r3, #2]
 800e902:	b2da      	uxtb	r2, r3
 800e904:	4b4c      	ldr	r3, [pc, #304]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e906:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e908:	4b4b      	ldr	r3, [pc, #300]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e90a:	781b      	ldrb	r3, [r3, #0]
 800e90c:	2b01      	cmp	r3, #1
 800e90e:	d905      	bls.n	800e91c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e910:	6839      	ldr	r1, [r7, #0]
 800e912:	6878      	ldr	r0, [r7, #4]
 800e914:	f000 f96c 	bl	800ebf0 <USBD_CtlError>
    return USBD_FAIL;
 800e918:	2303      	movs	r3, #3
 800e91a:	e088      	b.n	800ea2e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e922:	b2db      	uxtb	r3, r3
 800e924:	2b02      	cmp	r3, #2
 800e926:	d002      	beq.n	800e92e <USBD_SetConfig+0x3e>
 800e928:	2b03      	cmp	r3, #3
 800e92a:	d025      	beq.n	800e978 <USBD_SetConfig+0x88>
 800e92c:	e071      	b.n	800ea12 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e92e:	4b42      	ldr	r3, [pc, #264]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d01c      	beq.n	800e970 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e936:	4b40      	ldr	r3, [pc, #256]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	461a      	mov	r2, r3
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e940:	4b3d      	ldr	r3, [pc, #244]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	4619      	mov	r1, r3
 800e946:	6878      	ldr	r0, [r7, #4]
 800e948:	f7ff f992 	bl	800dc70 <USBD_SetClassConfig>
 800e94c:	4603      	mov	r3, r0
 800e94e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e950:	7bfb      	ldrb	r3, [r7, #15]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d004      	beq.n	800e960 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e956:	6839      	ldr	r1, [r7, #0]
 800e958:	6878      	ldr	r0, [r7, #4]
 800e95a:	f000 f949 	bl	800ebf0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e95e:	e065      	b.n	800ea2c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f000 fa10 	bl	800ed86 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2203      	movs	r2, #3
 800e96a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e96e:	e05d      	b.n	800ea2c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f000 fa08 	bl	800ed86 <USBD_CtlSendStatus>
      break;
 800e976:	e059      	b.n	800ea2c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e978:	4b2f      	ldr	r3, [pc, #188]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e97a:	781b      	ldrb	r3, [r3, #0]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d112      	bne.n	800e9a6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2202      	movs	r2, #2
 800e984:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e988:	4b2b      	ldr	r3, [pc, #172]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	461a      	mov	r2, r3
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e992:	4b29      	ldr	r3, [pc, #164]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e994:	781b      	ldrb	r3, [r3, #0]
 800e996:	4619      	mov	r1, r3
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f7ff f985 	bl	800dca8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e99e:	6878      	ldr	r0, [r7, #4]
 800e9a0:	f000 f9f1 	bl	800ed86 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e9a4:	e042      	b.n	800ea2c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e9a6:	4b24      	ldr	r3, [pc, #144]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e9a8:	781b      	ldrb	r3, [r3, #0]
 800e9aa:	461a      	mov	r2, r3
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	685b      	ldr	r3, [r3, #4]
 800e9b0:	429a      	cmp	r2, r3
 800e9b2:	d02a      	beq.n	800ea0a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	685b      	ldr	r3, [r3, #4]
 800e9b8:	b2db      	uxtb	r3, r3
 800e9ba:	4619      	mov	r1, r3
 800e9bc:	6878      	ldr	r0, [r7, #4]
 800e9be:	f7ff f973 	bl	800dca8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e9c2:	4b1d      	ldr	r3, [pc, #116]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e9c4:	781b      	ldrb	r3, [r3, #0]
 800e9c6:	461a      	mov	r2, r3
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e9cc:	4b1a      	ldr	r3, [pc, #104]	@ (800ea38 <USBD_SetConfig+0x148>)
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	4619      	mov	r1, r3
 800e9d2:	6878      	ldr	r0, [r7, #4]
 800e9d4:	f7ff f94c 	bl	800dc70 <USBD_SetClassConfig>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e9dc:	7bfb      	ldrb	r3, [r7, #15]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d00f      	beq.n	800ea02 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e9e2:	6839      	ldr	r1, [r7, #0]
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f000 f903 	bl	800ebf0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	685b      	ldr	r3, [r3, #4]
 800e9ee:	b2db      	uxtb	r3, r3
 800e9f0:	4619      	mov	r1, r3
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f7ff f958 	bl	800dca8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	2202      	movs	r2, #2
 800e9fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ea00:	e014      	b.n	800ea2c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ea02:	6878      	ldr	r0, [r7, #4]
 800ea04:	f000 f9bf 	bl	800ed86 <USBD_CtlSendStatus>
      break;
 800ea08:	e010      	b.n	800ea2c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f000 f9bb 	bl	800ed86 <USBD_CtlSendStatus>
      break;
 800ea10:	e00c      	b.n	800ea2c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ea12:	6839      	ldr	r1, [r7, #0]
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f000 f8eb 	bl	800ebf0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ea1a:	4b07      	ldr	r3, [pc, #28]	@ (800ea38 <USBD_SetConfig+0x148>)
 800ea1c:	781b      	ldrb	r3, [r3, #0]
 800ea1e:	4619      	mov	r1, r3
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f7ff f941 	bl	800dca8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ea26:	2303      	movs	r3, #3
 800ea28:	73fb      	strb	r3, [r7, #15]
      break;
 800ea2a:	bf00      	nop
  }

  return ret;
 800ea2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea2e:	4618      	mov	r0, r3
 800ea30:	3710      	adds	r7, #16
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bd80      	pop	{r7, pc}
 800ea36:	bf00      	nop
 800ea38:	20005cf0 	.word	0x20005cf0

0800ea3c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b082      	sub	sp, #8
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
 800ea44:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	88db      	ldrh	r3, [r3, #6]
 800ea4a:	2b01      	cmp	r3, #1
 800ea4c:	d004      	beq.n	800ea58 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ea4e:	6839      	ldr	r1, [r7, #0]
 800ea50:	6878      	ldr	r0, [r7, #4]
 800ea52:	f000 f8cd 	bl	800ebf0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ea56:	e023      	b.n	800eaa0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea5e:	b2db      	uxtb	r3, r3
 800ea60:	2b02      	cmp	r3, #2
 800ea62:	dc02      	bgt.n	800ea6a <USBD_GetConfig+0x2e>
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	dc03      	bgt.n	800ea70 <USBD_GetConfig+0x34>
 800ea68:	e015      	b.n	800ea96 <USBD_GetConfig+0x5a>
 800ea6a:	2b03      	cmp	r3, #3
 800ea6c:	d00b      	beq.n	800ea86 <USBD_GetConfig+0x4a>
 800ea6e:	e012      	b.n	800ea96 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2200      	movs	r2, #0
 800ea74:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	3308      	adds	r3, #8
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	6878      	ldr	r0, [r7, #4]
 800ea80:	f000 f927 	bl	800ecd2 <USBD_CtlSendData>
        break;
 800ea84:	e00c      	b.n	800eaa0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	3304      	adds	r3, #4
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	4619      	mov	r1, r3
 800ea8e:	6878      	ldr	r0, [r7, #4]
 800ea90:	f000 f91f 	bl	800ecd2 <USBD_CtlSendData>
        break;
 800ea94:	e004      	b.n	800eaa0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ea96:	6839      	ldr	r1, [r7, #0]
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f000 f8a9 	bl	800ebf0 <USBD_CtlError>
        break;
 800ea9e:	bf00      	nop
}
 800eaa0:	bf00      	nop
 800eaa2:	3708      	adds	r7, #8
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	bd80      	pop	{r7, pc}

0800eaa8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eab8:	b2db      	uxtb	r3, r3
 800eaba:	3b01      	subs	r3, #1
 800eabc:	2b02      	cmp	r3, #2
 800eabe:	d81e      	bhi.n	800eafe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	88db      	ldrh	r3, [r3, #6]
 800eac4:	2b02      	cmp	r3, #2
 800eac6:	d004      	beq.n	800ead2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800eac8:	6839      	ldr	r1, [r7, #0]
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 f890 	bl	800ebf0 <USBD_CtlError>
        break;
 800ead0:	e01a      	b.n	800eb08 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2201      	movs	r2, #1
 800ead6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d005      	beq.n	800eaee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	68db      	ldr	r3, [r3, #12]
 800eae6:	f043 0202 	orr.w	r2, r3, #2
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	330c      	adds	r3, #12
 800eaf2:	2202      	movs	r2, #2
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f000 f8eb 	bl	800ecd2 <USBD_CtlSendData>
      break;
 800eafc:	e004      	b.n	800eb08 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800eafe:	6839      	ldr	r1, [r7, #0]
 800eb00:	6878      	ldr	r0, [r7, #4]
 800eb02:	f000 f875 	bl	800ebf0 <USBD_CtlError>
      break;
 800eb06:	bf00      	nop
  }
}
 800eb08:	bf00      	nop
 800eb0a:	3708      	adds	r7, #8
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b082      	sub	sp, #8
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
 800eb18:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	885b      	ldrh	r3, [r3, #2]
 800eb1e:	2b01      	cmp	r3, #1
 800eb20:	d106      	bne.n	800eb30 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	2201      	movs	r2, #1
 800eb26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800eb2a:	6878      	ldr	r0, [r7, #4]
 800eb2c:	f000 f92b 	bl	800ed86 <USBD_CtlSendStatus>
  }
}
 800eb30:	bf00      	nop
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
 800eb40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb48:	b2db      	uxtb	r3, r3
 800eb4a:	3b01      	subs	r3, #1
 800eb4c:	2b02      	cmp	r3, #2
 800eb4e:	d80b      	bhi.n	800eb68 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	885b      	ldrh	r3, [r3, #2]
 800eb54:	2b01      	cmp	r3, #1
 800eb56:	d10c      	bne.n	800eb72 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f000 f910 	bl	800ed86 <USBD_CtlSendStatus>
      }
      break;
 800eb66:	e004      	b.n	800eb72 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800eb68:	6839      	ldr	r1, [r7, #0]
 800eb6a:	6878      	ldr	r0, [r7, #4]
 800eb6c:	f000 f840 	bl	800ebf0 <USBD_CtlError>
      break;
 800eb70:	e000      	b.n	800eb74 <USBD_ClrFeature+0x3c>
      break;
 800eb72:	bf00      	nop
  }
}
 800eb74:	bf00      	nop
 800eb76:	3708      	adds	r7, #8
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}

0800eb7c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b084      	sub	sp, #16
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
 800eb84:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	781a      	ldrb	r2, [r3, #0]
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	3301      	adds	r3, #1
 800eb96:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	781a      	ldrb	r2, [r3, #0]
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	3301      	adds	r3, #1
 800eba4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800eba6:	68f8      	ldr	r0, [r7, #12]
 800eba8:	f7ff fa92 	bl	800e0d0 <SWAPBYTE>
 800ebac:	4603      	mov	r3, r0
 800ebae:	461a      	mov	r2, r3
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	3301      	adds	r3, #1
 800ebb8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	3301      	adds	r3, #1
 800ebbe:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ebc0:	68f8      	ldr	r0, [r7, #12]
 800ebc2:	f7ff fa85 	bl	800e0d0 <SWAPBYTE>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	461a      	mov	r2, r3
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ebda:	68f8      	ldr	r0, [r7, #12]
 800ebdc:	f7ff fa78 	bl	800e0d0 <SWAPBYTE>
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	80da      	strh	r2, [r3, #6]
}
 800ebe8:	bf00      	nop
 800ebea:	3710      	adds	r7, #16
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}

0800ebf0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b082      	sub	sp, #8
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ebfa:	2180      	movs	r1, #128	@ 0x80
 800ebfc:	6878      	ldr	r0, [r7, #4]
 800ebfe:	f003 fcef 	bl	80125e0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ec02:	2100      	movs	r1, #0
 800ec04:	6878      	ldr	r0, [r7, #4]
 800ec06:	f003 fceb 	bl	80125e0 <USBD_LL_StallEP>
}
 800ec0a:	bf00      	nop
 800ec0c:	3708      	adds	r7, #8
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b086      	sub	sp, #24
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	60f8      	str	r0, [r7, #12]
 800ec1a:	60b9      	str	r1, [r7, #8]
 800ec1c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d036      	beq.n	800ec96 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ec2c:	6938      	ldr	r0, [r7, #16]
 800ec2e:	f000 f836 	bl	800ec9e <USBD_GetLen>
 800ec32:	4603      	mov	r3, r0
 800ec34:	3301      	adds	r3, #1
 800ec36:	b29b      	uxth	r3, r3
 800ec38:	005b      	lsls	r3, r3, #1
 800ec3a:	b29a      	uxth	r2, r3
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ec40:	7dfb      	ldrb	r3, [r7, #23]
 800ec42:	68ba      	ldr	r2, [r7, #8]
 800ec44:	4413      	add	r3, r2
 800ec46:	687a      	ldr	r2, [r7, #4]
 800ec48:	7812      	ldrb	r2, [r2, #0]
 800ec4a:	701a      	strb	r2, [r3, #0]
  idx++;
 800ec4c:	7dfb      	ldrb	r3, [r7, #23]
 800ec4e:	3301      	adds	r3, #1
 800ec50:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ec52:	7dfb      	ldrb	r3, [r7, #23]
 800ec54:	68ba      	ldr	r2, [r7, #8]
 800ec56:	4413      	add	r3, r2
 800ec58:	2203      	movs	r2, #3
 800ec5a:	701a      	strb	r2, [r3, #0]
  idx++;
 800ec5c:	7dfb      	ldrb	r3, [r7, #23]
 800ec5e:	3301      	adds	r3, #1
 800ec60:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ec62:	e013      	b.n	800ec8c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ec64:	7dfb      	ldrb	r3, [r7, #23]
 800ec66:	68ba      	ldr	r2, [r7, #8]
 800ec68:	4413      	add	r3, r2
 800ec6a:	693a      	ldr	r2, [r7, #16]
 800ec6c:	7812      	ldrb	r2, [r2, #0]
 800ec6e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ec70:	693b      	ldr	r3, [r7, #16]
 800ec72:	3301      	adds	r3, #1
 800ec74:	613b      	str	r3, [r7, #16]
    idx++;
 800ec76:	7dfb      	ldrb	r3, [r7, #23]
 800ec78:	3301      	adds	r3, #1
 800ec7a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ec7c:	7dfb      	ldrb	r3, [r7, #23]
 800ec7e:	68ba      	ldr	r2, [r7, #8]
 800ec80:	4413      	add	r3, r2
 800ec82:	2200      	movs	r2, #0
 800ec84:	701a      	strb	r2, [r3, #0]
    idx++;
 800ec86:	7dfb      	ldrb	r3, [r7, #23]
 800ec88:	3301      	adds	r3, #1
 800ec8a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ec8c:	693b      	ldr	r3, [r7, #16]
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d1e7      	bne.n	800ec64 <USBD_GetString+0x52>
 800ec94:	e000      	b.n	800ec98 <USBD_GetString+0x86>
    return;
 800ec96:	bf00      	nop
  }
}
 800ec98:	3718      	adds	r7, #24
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}

0800ec9e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ec9e:	b480      	push	{r7}
 800eca0:	b085      	sub	sp, #20
 800eca2:	af00      	add	r7, sp, #0
 800eca4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eca6:	2300      	movs	r3, #0
 800eca8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ecae:	e005      	b.n	800ecbc <USBD_GetLen+0x1e>
  {
    len++;
 800ecb0:	7bfb      	ldrb	r3, [r7, #15]
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ecb6:	68bb      	ldr	r3, [r7, #8]
 800ecb8:	3301      	adds	r3, #1
 800ecba:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	781b      	ldrb	r3, [r3, #0]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d1f5      	bne.n	800ecb0 <USBD_GetLen+0x12>
  }

  return len;
 800ecc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3714      	adds	r7, #20
 800ecca:	46bd      	mov	sp, r7
 800eccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd0:	4770      	bx	lr

0800ecd2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ecd2:	b580      	push	{r7, lr}
 800ecd4:	b084      	sub	sp, #16
 800ecd6:	af00      	add	r7, sp, #0
 800ecd8:	60f8      	str	r0, [r7, #12]
 800ecda:	60b9      	str	r1, [r7, #8]
 800ecdc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	2202      	movs	r2, #2
 800ece2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	687a      	ldr	r2, [r7, #4]
 800ecf0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	68ba      	ldr	r2, [r7, #8]
 800ecf6:	2100      	movs	r1, #0
 800ecf8:	68f8      	ldr	r0, [r7, #12]
 800ecfa:	f003 fcfa 	bl	80126f2 <USBD_LL_Transmit>

  return USBD_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3710      	adds	r7, #16
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b084      	sub	sp, #16
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	60f8      	str	r0, [r7, #12]
 800ed10:	60b9      	str	r1, [r7, #8]
 800ed12:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	68ba      	ldr	r2, [r7, #8]
 800ed18:	2100      	movs	r1, #0
 800ed1a:	68f8      	ldr	r0, [r7, #12]
 800ed1c:	f003 fce9 	bl	80126f2 <USBD_LL_Transmit>

  return USBD_OK;
 800ed20:	2300      	movs	r3, #0
}
 800ed22:	4618      	mov	r0, r3
 800ed24:	3710      	adds	r7, #16
 800ed26:	46bd      	mov	sp, r7
 800ed28:	bd80      	pop	{r7, pc}

0800ed2a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ed2a:	b580      	push	{r7, lr}
 800ed2c:	b084      	sub	sp, #16
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	60f8      	str	r0, [r7, #12]
 800ed32:	60b9      	str	r1, [r7, #8]
 800ed34:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	2203      	movs	r2, #3
 800ed3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	687a      	ldr	r2, [r7, #4]
 800ed42:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	687a      	ldr	r2, [r7, #4]
 800ed4a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	68ba      	ldr	r2, [r7, #8]
 800ed52:	2100      	movs	r1, #0
 800ed54:	68f8      	ldr	r0, [r7, #12]
 800ed56:	f003 fced 	bl	8012734 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed5a:	2300      	movs	r3, #0
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b084      	sub	sp, #16
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	60f8      	str	r0, [r7, #12]
 800ed6c:	60b9      	str	r1, [r7, #8]
 800ed6e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	68ba      	ldr	r2, [r7, #8]
 800ed74:	2100      	movs	r1, #0
 800ed76:	68f8      	ldr	r0, [r7, #12]
 800ed78:	f003 fcdc 	bl	8012734 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed7c:	2300      	movs	r3, #0
}
 800ed7e:	4618      	mov	r0, r3
 800ed80:	3710      	adds	r7, #16
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bd80      	pop	{r7, pc}

0800ed86 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ed86:	b580      	push	{r7, lr}
 800ed88:	b082      	sub	sp, #8
 800ed8a:	af00      	add	r7, sp, #0
 800ed8c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2204      	movs	r2, #4
 800ed92:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ed96:	2300      	movs	r3, #0
 800ed98:	2200      	movs	r2, #0
 800ed9a:	2100      	movs	r1, #0
 800ed9c:	6878      	ldr	r0, [r7, #4]
 800ed9e:	f003 fca8 	bl	80126f2 <USBD_LL_Transmit>

  return USBD_OK;
 800eda2:	2300      	movs	r3, #0
}
 800eda4:	4618      	mov	r0, r3
 800eda6:	3708      	adds	r7, #8
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bd80      	pop	{r7, pc}

0800edac <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800edac:	b580      	push	{r7, lr}
 800edae:	b082      	sub	sp, #8
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	2205      	movs	r2, #5
 800edb8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800edbc:	2300      	movs	r3, #0
 800edbe:	2200      	movs	r2, #0
 800edc0:	2100      	movs	r1, #0
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f003 fcb6 	bl	8012734 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800edc8:	2300      	movs	r3, #0
}
 800edca:	4618      	mov	r0, r3
 800edcc:	3708      	adds	r7, #8
 800edce:	46bd      	mov	sp, r7
 800edd0:	bd80      	pop	{r7, pc}
	...

0800edd4 <__NVIC_SetPriority>:
{
 800edd4:	b480      	push	{r7}
 800edd6:	b083      	sub	sp, #12
 800edd8:	af00      	add	r7, sp, #0
 800edda:	4603      	mov	r3, r0
 800eddc:	6039      	str	r1, [r7, #0]
 800edde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ede0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	db0a      	blt.n	800edfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	b2da      	uxtb	r2, r3
 800edec:	490c      	ldr	r1, [pc, #48]	@ (800ee20 <__NVIC_SetPriority+0x4c>)
 800edee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800edf2:	0112      	lsls	r2, r2, #4
 800edf4:	b2d2      	uxtb	r2, r2
 800edf6:	440b      	add	r3, r1
 800edf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800edfc:	e00a      	b.n	800ee14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	b2da      	uxtb	r2, r3
 800ee02:	4908      	ldr	r1, [pc, #32]	@ (800ee24 <__NVIC_SetPriority+0x50>)
 800ee04:	79fb      	ldrb	r3, [r7, #7]
 800ee06:	f003 030f 	and.w	r3, r3, #15
 800ee0a:	3b04      	subs	r3, #4
 800ee0c:	0112      	lsls	r2, r2, #4
 800ee0e:	b2d2      	uxtb	r2, r2
 800ee10:	440b      	add	r3, r1
 800ee12:	761a      	strb	r2, [r3, #24]
}
 800ee14:	bf00      	nop
 800ee16:	370c      	adds	r7, #12
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee1e:	4770      	bx	lr
 800ee20:	e000e100 	.word	0xe000e100
 800ee24:	e000ed00 	.word	0xe000ed00

0800ee28 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ee2c:	4b05      	ldr	r3, [pc, #20]	@ (800ee44 <SysTick_Handler+0x1c>)
 800ee2e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ee30:	f001 ff9a 	bl	8010d68 <xTaskGetSchedulerState>
 800ee34:	4603      	mov	r3, r0
 800ee36:	2b01      	cmp	r3, #1
 800ee38:	d001      	beq.n	800ee3e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ee3a:	f002 fd95 	bl	8011968 <xPortSysTickHandler>
  }
}
 800ee3e:	bf00      	nop
 800ee40:	bd80      	pop	{r7, pc}
 800ee42:	bf00      	nop
 800ee44:	e000e010 	.word	0xe000e010

0800ee48 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ee4c:	2100      	movs	r1, #0
 800ee4e:	f06f 0004 	mvn.w	r0, #4
 800ee52:	f7ff ffbf 	bl	800edd4 <__NVIC_SetPriority>
#endif
}
 800ee56:	bf00      	nop
 800ee58:	bd80      	pop	{r7, pc}
	...

0800ee5c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ee5c:	b480      	push	{r7}
 800ee5e:	b083      	sub	sp, #12
 800ee60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee62:	f3ef 8305 	mrs	r3, IPSR
 800ee66:	603b      	str	r3, [r7, #0]
  return(result);
 800ee68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d003      	beq.n	800ee76 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ee6e:	f06f 0305 	mvn.w	r3, #5
 800ee72:	607b      	str	r3, [r7, #4]
 800ee74:	e00c      	b.n	800ee90 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ee76:	4b0a      	ldr	r3, [pc, #40]	@ (800eea0 <osKernelInitialize+0x44>)
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d105      	bne.n	800ee8a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ee7e:	4b08      	ldr	r3, [pc, #32]	@ (800eea0 <osKernelInitialize+0x44>)
 800ee80:	2201      	movs	r2, #1
 800ee82:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ee84:	2300      	movs	r3, #0
 800ee86:	607b      	str	r3, [r7, #4]
 800ee88:	e002      	b.n	800ee90 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ee8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ee8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ee90:	687b      	ldr	r3, [r7, #4]
}
 800ee92:	4618      	mov	r0, r3
 800ee94:	370c      	adds	r7, #12
 800ee96:	46bd      	mov	sp, r7
 800ee98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9c:	4770      	bx	lr
 800ee9e:	bf00      	nop
 800eea0:	20005cf4 	.word	0x20005cf4

0800eea4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800eea4:	b580      	push	{r7, lr}
 800eea6:	b082      	sub	sp, #8
 800eea8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eeaa:	f3ef 8305 	mrs	r3, IPSR
 800eeae:	603b      	str	r3, [r7, #0]
  return(result);
 800eeb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d003      	beq.n	800eebe <osKernelStart+0x1a>
    stat = osErrorISR;
 800eeb6:	f06f 0305 	mvn.w	r3, #5
 800eeba:	607b      	str	r3, [r7, #4]
 800eebc:	e010      	b.n	800eee0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800eebe:	4b0b      	ldr	r3, [pc, #44]	@ (800eeec <osKernelStart+0x48>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	2b01      	cmp	r3, #1
 800eec4:	d109      	bne.n	800eeda <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800eec6:	f7ff ffbf 	bl	800ee48 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800eeca:	4b08      	ldr	r3, [pc, #32]	@ (800eeec <osKernelStart+0x48>)
 800eecc:	2202      	movs	r2, #2
 800eece:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800eed0:	f001 fae6 	bl	80104a0 <vTaskStartScheduler>
      stat = osOK;
 800eed4:	2300      	movs	r3, #0
 800eed6:	607b      	str	r3, [r7, #4]
 800eed8:	e002      	b.n	800eee0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800eeda:	f04f 33ff 	mov.w	r3, #4294967295
 800eede:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eee0:	687b      	ldr	r3, [r7, #4]
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3708      	adds	r7, #8
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}
 800eeea:	bf00      	nop
 800eeec:	20005cf4 	.word	0x20005cf4

0800eef0 <OS_Tick_GetCount>:
uint32_t osKernelGetTickFreq (void) {
  return (configTICK_RATE_HZ);
}

/* Get OS Tick count value */
static uint32_t OS_Tick_GetCount (void) {
 800eef0:	b480      	push	{r7}
 800eef2:	b083      	sub	sp, #12
 800eef4:	af00      	add	r7, sp, #0
  uint32_t load = SysTick->LOAD;
 800eef6:	4b06      	ldr	r3, [pc, #24]	@ (800ef10 <OS_Tick_GetCount+0x20>)
 800eef8:	685b      	ldr	r3, [r3, #4]
 800eefa:	607b      	str	r3, [r7, #4]
  return  (load - SysTick->VAL);
 800eefc:	4b04      	ldr	r3, [pc, #16]	@ (800ef10 <OS_Tick_GetCount+0x20>)
 800eefe:	689b      	ldr	r3, [r3, #8]
 800ef00:	687a      	ldr	r2, [r7, #4]
 800ef02:	1ad3      	subs	r3, r2, r3
}
 800ef04:	4618      	mov	r0, r3
 800ef06:	370c      	adds	r7, #12
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0e:	4770      	bx	lr
 800ef10:	e000e010 	.word	0xe000e010

0800ef14 <OS_Tick_GetOverflow>:

/* Get OS Tick overflow status */
static uint32_t OS_Tick_GetOverflow (void) {
 800ef14:	b480      	push	{r7}
 800ef16:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL >> 16) & 1U);
 800ef18:	4b04      	ldr	r3, [pc, #16]	@ (800ef2c <OS_Tick_GetOverflow+0x18>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	0c1b      	lsrs	r3, r3, #16
 800ef1e:	f003 0301 	and.w	r3, r3, #1
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	46bd      	mov	sp, r7
 800ef26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2a:	4770      	bx	lr
 800ef2c:	e000e010 	.word	0xe000e010

0800ef30 <OS_Tick_GetInterval>:

/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void) {
 800ef30:	b480      	push	{r7}
 800ef32:	af00      	add	r7, sp, #0
  return (SysTick->LOAD + 1U);
 800ef34:	4b03      	ldr	r3, [pc, #12]	@ (800ef44 <OS_Tick_GetInterval+0x14>)
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	3301      	adds	r3, #1
}
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef42:	4770      	bx	lr
 800ef44:	e000e010 	.word	0xe000e010

0800ef48 <osKernelGetSysTimerCount>:

uint32_t osKernelGetSysTimerCount (void) {
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b086      	sub	sp, #24
 800ef4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ef4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ef52:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef54:	68bb      	ldr	r3, [r7, #8]
  uint32_t irqmask = IS_IRQ_MASKED();
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d105      	bne.n	800ef66 <osKernelGetSysTimerCount+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ef5a:	f3ef 8311 	mrs	r3, BASEPRI
 800ef5e:	607b      	str	r3, [r7, #4]
  return(result);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d001      	beq.n	800ef6a <osKernelGetSysTimerCount+0x22>
 800ef66:	2301      	movs	r3, #1
 800ef68:	e000      	b.n	800ef6c <osKernelGetSysTimerCount+0x24>
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ef6e:	b672      	cpsid	i
}
 800ef70:	bf00      	nop
  TickType_t ticks;
  uint32_t val;

  __disable_irq();

  ticks = xTaskGetTickCount();
 800ef72:	f001 fbb1 	bl	80106d8 <xTaskGetTickCount>
 800ef76:	6178      	str	r0, [r7, #20]
  val   = OS_Tick_GetCount();
 800ef78:	f7ff ffba 	bl	800eef0 <OS_Tick_GetCount>
 800ef7c:	6138      	str	r0, [r7, #16]

  if (OS_Tick_GetOverflow() != 0U) {
 800ef7e:	f7ff ffc9 	bl	800ef14 <OS_Tick_GetOverflow>
 800ef82:	4603      	mov	r3, r0
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d005      	beq.n	800ef94 <osKernelGetSysTimerCount+0x4c>
    val = OS_Tick_GetCount();
 800ef88:	f7ff ffb2 	bl	800eef0 <OS_Tick_GetCount>
 800ef8c:	6138      	str	r0, [r7, #16]
    ticks++;
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	3301      	adds	r3, #1
 800ef92:	617b      	str	r3, [r7, #20]
  }
  val += ticks * OS_Tick_GetInterval();
 800ef94:	f7ff ffcc 	bl	800ef30 <OS_Tick_GetInterval>
 800ef98:	4602      	mov	r2, r0
 800ef9a:	697b      	ldr	r3, [r7, #20]
 800ef9c:	fb02 f303 	mul.w	r3, r2, r3
 800efa0:	693a      	ldr	r2, [r7, #16]
 800efa2:	4413      	add	r3, r2
 800efa4:	613b      	str	r3, [r7, #16]

  if (irqmask == 0U) {
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d101      	bne.n	800efb0 <osKernelGetSysTimerCount+0x68>
  __ASM volatile ("cpsie i" : : : "memory");
 800efac:	b662      	cpsie	i
}
 800efae:	bf00      	nop
    __enable_irq();
  }

  return (val);
 800efb0:	693b      	ldr	r3, [r7, #16]
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	3718      	adds	r7, #24
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}

0800efba <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800efba:	b580      	push	{r7, lr}
 800efbc:	b08e      	sub	sp, #56	@ 0x38
 800efbe:	af04      	add	r7, sp, #16
 800efc0:	60f8      	str	r0, [r7, #12]
 800efc2:	60b9      	str	r1, [r7, #8]
 800efc4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800efc6:	2300      	movs	r3, #0
 800efc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efca:	f3ef 8305 	mrs	r3, IPSR
 800efce:	617b      	str	r3, [r7, #20]
  return(result);
 800efd0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d17e      	bne.n	800f0d4 <osThreadNew+0x11a>
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d07b      	beq.n	800f0d4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800efdc:	2380      	movs	r3, #128	@ 0x80
 800efde:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800efe0:	2318      	movs	r3, #24
 800efe2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800efe4:	2300      	movs	r3, #0
 800efe6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800efe8:	f04f 33ff 	mov.w	r3, #4294967295
 800efec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d045      	beq.n	800f080 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d002      	beq.n	800f002 <osThreadNew+0x48>
        name = attr->name;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	699b      	ldr	r3, [r3, #24]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d002      	beq.n	800f010 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	699b      	ldr	r3, [r3, #24]
 800f00e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f010:	69fb      	ldr	r3, [r7, #28]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d008      	beq.n	800f028 <osThreadNew+0x6e>
 800f016:	69fb      	ldr	r3, [r7, #28]
 800f018:	2b38      	cmp	r3, #56	@ 0x38
 800f01a:	d805      	bhi.n	800f028 <osThreadNew+0x6e>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	685b      	ldr	r3, [r3, #4]
 800f020:	f003 0301 	and.w	r3, r3, #1
 800f024:	2b00      	cmp	r3, #0
 800f026:	d001      	beq.n	800f02c <osThreadNew+0x72>
        return (NULL);
 800f028:	2300      	movs	r3, #0
 800f02a:	e054      	b.n	800f0d6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	695b      	ldr	r3, [r3, #20]
 800f030:	2b00      	cmp	r3, #0
 800f032:	d003      	beq.n	800f03c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	695b      	ldr	r3, [r3, #20]
 800f038:	089b      	lsrs	r3, r3, #2
 800f03a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	689b      	ldr	r3, [r3, #8]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d00e      	beq.n	800f062 <osThreadNew+0xa8>
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	68db      	ldr	r3, [r3, #12]
 800f048:	2ba7      	cmp	r3, #167	@ 0xa7
 800f04a:	d90a      	bls.n	800f062 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f050:	2b00      	cmp	r3, #0
 800f052:	d006      	beq.n	800f062 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	695b      	ldr	r3, [r3, #20]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d002      	beq.n	800f062 <osThreadNew+0xa8>
        mem = 1;
 800f05c:	2301      	movs	r3, #1
 800f05e:	61bb      	str	r3, [r7, #24]
 800f060:	e010      	b.n	800f084 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	689b      	ldr	r3, [r3, #8]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d10c      	bne.n	800f084 <osThreadNew+0xca>
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	68db      	ldr	r3, [r3, #12]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d108      	bne.n	800f084 <osThreadNew+0xca>
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	691b      	ldr	r3, [r3, #16]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d104      	bne.n	800f084 <osThreadNew+0xca>
          mem = 0;
 800f07a:	2300      	movs	r3, #0
 800f07c:	61bb      	str	r3, [r7, #24]
 800f07e:	e001      	b.n	800f084 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f080:	2300      	movs	r3, #0
 800f082:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f084:	69bb      	ldr	r3, [r7, #24]
 800f086:	2b01      	cmp	r3, #1
 800f088:	d110      	bne.n	800f0ac <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f08e:	687a      	ldr	r2, [r7, #4]
 800f090:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f092:	9202      	str	r2, [sp, #8]
 800f094:	9301      	str	r3, [sp, #4]
 800f096:	69fb      	ldr	r3, [r7, #28]
 800f098:	9300      	str	r3, [sp, #0]
 800f09a:	68bb      	ldr	r3, [r7, #8]
 800f09c:	6a3a      	ldr	r2, [r7, #32]
 800f09e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f0a0:	68f8      	ldr	r0, [r7, #12]
 800f0a2:	f001 f809 	bl	80100b8 <xTaskCreateStatic>
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	613b      	str	r3, [r7, #16]
 800f0aa:	e013      	b.n	800f0d4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f0ac:	69bb      	ldr	r3, [r7, #24]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d110      	bne.n	800f0d4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f0b2:	6a3b      	ldr	r3, [r7, #32]
 800f0b4:	b29a      	uxth	r2, r3
 800f0b6:	f107 0310 	add.w	r3, r7, #16
 800f0ba:	9301      	str	r3, [sp, #4]
 800f0bc:	69fb      	ldr	r3, [r7, #28]
 800f0be:	9300      	str	r3, [sp, #0]
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f0c4:	68f8      	ldr	r0, [r7, #12]
 800f0c6:	f001 f857 	bl	8010178 <xTaskCreate>
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d001      	beq.n	800f0d4 <osThreadNew+0x11a>
            hTask = NULL;
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f0d4:	693b      	ldr	r3, [r7, #16]
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3728      	adds	r7, #40	@ 0x28
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	bd80      	pop	{r7, pc}

0800f0de <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f0de:	b580      	push	{r7, lr}
 800f0e0:	b084      	sub	sp, #16
 800f0e2:	af00      	add	r7, sp, #0
 800f0e4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0e6:	f3ef 8305 	mrs	r3, IPSR
 800f0ea:	60bb      	str	r3, [r7, #8]
  return(result);
 800f0ec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d003      	beq.n	800f0fa <osDelay+0x1c>
    stat = osErrorISR;
 800f0f2:	f06f 0305 	mvn.w	r3, #5
 800f0f6:	60fb      	str	r3, [r7, #12]
 800f0f8:	e007      	b.n	800f10a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d002      	beq.n	800f10a <osDelay+0x2c>
      vTaskDelay(ticks);
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f001 f995 	bl	8010434 <vTaskDelay>
    }
  }

  return (stat);
 800f10a:	68fb      	ldr	r3, [r7, #12]
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3710      	adds	r7, #16
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}

0800f114 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f114:	b580      	push	{r7, lr}
 800f116:	b08a      	sub	sp, #40	@ 0x28
 800f118:	af02      	add	r7, sp, #8
 800f11a:	60f8      	str	r0, [r7, #12]
 800f11c:	60b9      	str	r1, [r7, #8]
 800f11e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f120:	2300      	movs	r3, #0
 800f122:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f124:	f3ef 8305 	mrs	r3, IPSR
 800f128:	613b      	str	r3, [r7, #16]
  return(result);
 800f12a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d15f      	bne.n	800f1f0 <osMessageQueueNew+0xdc>
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d05c      	beq.n	800f1f0 <osMessageQueueNew+0xdc>
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d059      	beq.n	800f1f0 <osMessageQueueNew+0xdc>
    mem = -1;
 800f13c:	f04f 33ff 	mov.w	r3, #4294967295
 800f140:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2b00      	cmp	r3, #0
 800f146:	d029      	beq.n	800f19c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	689b      	ldr	r3, [r3, #8]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d012      	beq.n	800f176 <osMessageQueueNew+0x62>
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	68db      	ldr	r3, [r3, #12]
 800f154:	2b4f      	cmp	r3, #79	@ 0x4f
 800f156:	d90e      	bls.n	800f176 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d00a      	beq.n	800f176 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	695a      	ldr	r2, [r3, #20]
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	68b9      	ldr	r1, [r7, #8]
 800f168:	fb01 f303 	mul.w	r3, r1, r3
 800f16c:	429a      	cmp	r2, r3
 800f16e:	d302      	bcc.n	800f176 <osMessageQueueNew+0x62>
        mem = 1;
 800f170:	2301      	movs	r3, #1
 800f172:	61bb      	str	r3, [r7, #24]
 800f174:	e014      	b.n	800f1a0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	689b      	ldr	r3, [r3, #8]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d110      	bne.n	800f1a0 <osMessageQueueNew+0x8c>
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	68db      	ldr	r3, [r3, #12]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10c      	bne.n	800f1a0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d108      	bne.n	800f1a0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	695b      	ldr	r3, [r3, #20]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d104      	bne.n	800f1a0 <osMessageQueueNew+0x8c>
          mem = 0;
 800f196:	2300      	movs	r3, #0
 800f198:	61bb      	str	r3, [r7, #24]
 800f19a:	e001      	b.n	800f1a0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f19c:	2300      	movs	r3, #0
 800f19e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f1a0:	69bb      	ldr	r3, [r7, #24]
 800f1a2:	2b01      	cmp	r3, #1
 800f1a4:	d10b      	bne.n	800f1be <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	691a      	ldr	r2, [r3, #16]
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	689b      	ldr	r3, [r3, #8]
 800f1ae:	2100      	movs	r1, #0
 800f1b0:	9100      	str	r1, [sp, #0]
 800f1b2:	68b9      	ldr	r1, [r7, #8]
 800f1b4:	68f8      	ldr	r0, [r7, #12]
 800f1b6:	f000 fa31 	bl	800f61c <xQueueGenericCreateStatic>
 800f1ba:	61f8      	str	r0, [r7, #28]
 800f1bc:	e008      	b.n	800f1d0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f1be:	69bb      	ldr	r3, [r7, #24]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d105      	bne.n	800f1d0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	68b9      	ldr	r1, [r7, #8]
 800f1c8:	68f8      	ldr	r0, [r7, #12]
 800f1ca:	f000 faa4 	bl	800f716 <xQueueGenericCreate>
 800f1ce:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f1d0:	69fb      	ldr	r3, [r7, #28]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d00c      	beq.n	800f1f0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d003      	beq.n	800f1e4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	617b      	str	r3, [r7, #20]
 800f1e2:	e001      	b.n	800f1e8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f1e8:	6979      	ldr	r1, [r7, #20]
 800f1ea:	69f8      	ldr	r0, [r7, #28]
 800f1ec:	f000 ff06 	bl	800fffc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f1f0:	69fb      	ldr	r3, [r7, #28]
}
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	3720      	adds	r7, #32
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}
	...

0800f1fc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b088      	sub	sp, #32
 800f200:	af00      	add	r7, sp, #0
 800f202:	60f8      	str	r0, [r7, #12]
 800f204:	60b9      	str	r1, [r7, #8]
 800f206:	603b      	str	r3, [r7, #0]
 800f208:	4613      	mov	r3, r2
 800f20a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f210:	2300      	movs	r3, #0
 800f212:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f214:	f3ef 8305 	mrs	r3, IPSR
 800f218:	617b      	str	r3, [r7, #20]
  return(result);
 800f21a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d028      	beq.n	800f272 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f220:	69bb      	ldr	r3, [r7, #24]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d005      	beq.n	800f232 <osMessageQueuePut+0x36>
 800f226:	68bb      	ldr	r3, [r7, #8]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d002      	beq.n	800f232 <osMessageQueuePut+0x36>
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d003      	beq.n	800f23a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f232:	f06f 0303 	mvn.w	r3, #3
 800f236:	61fb      	str	r3, [r7, #28]
 800f238:	e038      	b.n	800f2ac <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f23a:	2300      	movs	r3, #0
 800f23c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f23e:	f107 0210 	add.w	r2, r7, #16
 800f242:	2300      	movs	r3, #0
 800f244:	68b9      	ldr	r1, [r7, #8]
 800f246:	69b8      	ldr	r0, [r7, #24]
 800f248:	f000 fbc6 	bl	800f9d8 <xQueueGenericSendFromISR>
 800f24c:	4603      	mov	r3, r0
 800f24e:	2b01      	cmp	r3, #1
 800f250:	d003      	beq.n	800f25a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f252:	f06f 0302 	mvn.w	r3, #2
 800f256:	61fb      	str	r3, [r7, #28]
 800f258:	e028      	b.n	800f2ac <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f25a:	693b      	ldr	r3, [r7, #16]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d025      	beq.n	800f2ac <osMessageQueuePut+0xb0>
 800f260:	4b15      	ldr	r3, [pc, #84]	@ (800f2b8 <osMessageQueuePut+0xbc>)
 800f262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f266:	601a      	str	r2, [r3, #0]
 800f268:	f3bf 8f4f 	dsb	sy
 800f26c:	f3bf 8f6f 	isb	sy
 800f270:	e01c      	b.n	800f2ac <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f272:	69bb      	ldr	r3, [r7, #24]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d002      	beq.n	800f27e <osMessageQueuePut+0x82>
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d103      	bne.n	800f286 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f27e:	f06f 0303 	mvn.w	r3, #3
 800f282:	61fb      	str	r3, [r7, #28]
 800f284:	e012      	b.n	800f2ac <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f286:	2300      	movs	r3, #0
 800f288:	683a      	ldr	r2, [r7, #0]
 800f28a:	68b9      	ldr	r1, [r7, #8]
 800f28c:	69b8      	ldr	r0, [r7, #24]
 800f28e:	f000 faa1 	bl	800f7d4 <xQueueGenericSend>
 800f292:	4603      	mov	r3, r0
 800f294:	2b01      	cmp	r3, #1
 800f296:	d009      	beq.n	800f2ac <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d003      	beq.n	800f2a6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f29e:	f06f 0301 	mvn.w	r3, #1
 800f2a2:	61fb      	str	r3, [r7, #28]
 800f2a4:	e002      	b.n	800f2ac <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f2a6:	f06f 0302 	mvn.w	r3, #2
 800f2aa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f2ac:	69fb      	ldr	r3, [r7, #28]
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3720      	adds	r7, #32
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bd80      	pop	{r7, pc}
 800f2b6:	bf00      	nop
 800f2b8:	e000ed04 	.word	0xe000ed04

0800f2bc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b088      	sub	sp, #32
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	60f8      	str	r0, [r7, #12]
 800f2c4:	60b9      	str	r1, [r7, #8]
 800f2c6:	607a      	str	r2, [r7, #4]
 800f2c8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2d2:	f3ef 8305 	mrs	r3, IPSR
 800f2d6:	617b      	str	r3, [r7, #20]
  return(result);
 800f2d8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d028      	beq.n	800f330 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f2de:	69bb      	ldr	r3, [r7, #24]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d005      	beq.n	800f2f0 <osMessageQueueGet+0x34>
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d002      	beq.n	800f2f0 <osMessageQueueGet+0x34>
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d003      	beq.n	800f2f8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f2f0:	f06f 0303 	mvn.w	r3, #3
 800f2f4:	61fb      	str	r3, [r7, #28]
 800f2f6:	e037      	b.n	800f368 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f2fc:	f107 0310 	add.w	r3, r7, #16
 800f300:	461a      	mov	r2, r3
 800f302:	68b9      	ldr	r1, [r7, #8]
 800f304:	69b8      	ldr	r0, [r7, #24]
 800f306:	f000 fce7 	bl	800fcd8 <xQueueReceiveFromISR>
 800f30a:	4603      	mov	r3, r0
 800f30c:	2b01      	cmp	r3, #1
 800f30e:	d003      	beq.n	800f318 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f310:	f06f 0302 	mvn.w	r3, #2
 800f314:	61fb      	str	r3, [r7, #28]
 800f316:	e027      	b.n	800f368 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d024      	beq.n	800f368 <osMessageQueueGet+0xac>
 800f31e:	4b15      	ldr	r3, [pc, #84]	@ (800f374 <osMessageQueueGet+0xb8>)
 800f320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f324:	601a      	str	r2, [r3, #0]
 800f326:	f3bf 8f4f 	dsb	sy
 800f32a:	f3bf 8f6f 	isb	sy
 800f32e:	e01b      	b.n	800f368 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f330:	69bb      	ldr	r3, [r7, #24]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d002      	beq.n	800f33c <osMessageQueueGet+0x80>
 800f336:	68bb      	ldr	r3, [r7, #8]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d103      	bne.n	800f344 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f33c:	f06f 0303 	mvn.w	r3, #3
 800f340:	61fb      	str	r3, [r7, #28]
 800f342:	e011      	b.n	800f368 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f344:	683a      	ldr	r2, [r7, #0]
 800f346:	68b9      	ldr	r1, [r7, #8]
 800f348:	69b8      	ldr	r0, [r7, #24]
 800f34a:	f000 fbe3 	bl	800fb14 <xQueueReceive>
 800f34e:	4603      	mov	r3, r0
 800f350:	2b01      	cmp	r3, #1
 800f352:	d009      	beq.n	800f368 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d003      	beq.n	800f362 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f35a:	f06f 0301 	mvn.w	r3, #1
 800f35e:	61fb      	str	r3, [r7, #28]
 800f360:	e002      	b.n	800f368 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f362:	f06f 0302 	mvn.w	r3, #2
 800f366:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f368:	69fb      	ldr	r3, [r7, #28]
}
 800f36a:	4618      	mov	r0, r3
 800f36c:	3720      	adds	r7, #32
 800f36e:	46bd      	mov	sp, r7
 800f370:	bd80      	pop	{r7, pc}
 800f372:	bf00      	nop
 800f374:	e000ed04 	.word	0xe000ed04

0800f378 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f378:	b480      	push	{r7}
 800f37a:	b085      	sub	sp, #20
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	60f8      	str	r0, [r7, #12]
 800f380:	60b9      	str	r1, [r7, #8]
 800f382:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	4a07      	ldr	r2, [pc, #28]	@ (800f3a4 <vApplicationGetIdleTaskMemory+0x2c>)
 800f388:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	4a06      	ldr	r2, [pc, #24]	@ (800f3a8 <vApplicationGetIdleTaskMemory+0x30>)
 800f38e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2280      	movs	r2, #128	@ 0x80
 800f394:	601a      	str	r2, [r3, #0]
}
 800f396:	bf00      	nop
 800f398:	3714      	adds	r7, #20
 800f39a:	46bd      	mov	sp, r7
 800f39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a0:	4770      	bx	lr
 800f3a2:	bf00      	nop
 800f3a4:	20005cf8 	.word	0x20005cf8
 800f3a8:	20005da0 	.word	0x20005da0

0800f3ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f3ac:	b480      	push	{r7}
 800f3ae:	b085      	sub	sp, #20
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	60f8      	str	r0, [r7, #12]
 800f3b4:	60b9      	str	r1, [r7, #8]
 800f3b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	4a07      	ldr	r2, [pc, #28]	@ (800f3d8 <vApplicationGetTimerTaskMemory+0x2c>)
 800f3bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	4a06      	ldr	r2, [pc, #24]	@ (800f3dc <vApplicationGetTimerTaskMemory+0x30>)
 800f3c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f3ca:	601a      	str	r2, [r3, #0]
}
 800f3cc:	bf00      	nop
 800f3ce:	3714      	adds	r7, #20
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d6:	4770      	bx	lr
 800f3d8:	20005fa0 	.word	0x20005fa0
 800f3dc:	20006048 	.word	0x20006048

0800f3e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	b083      	sub	sp, #12
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f103 0208 	add.w	r2, r3, #8
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f04f 32ff 	mov.w	r2, #4294967295
 800f3f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	f103 0208 	add.w	r2, r3, #8
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f103 0208 	add.w	r2, r3, #8
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2200      	movs	r2, #0
 800f412:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f414:	bf00      	nop
 800f416:	370c      	adds	r7, #12
 800f418:	46bd      	mov	sp, r7
 800f41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41e:	4770      	bx	lr

0800f420 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f420:	b480      	push	{r7}
 800f422:	b083      	sub	sp, #12
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2200      	movs	r2, #0
 800f42c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f42e:	bf00      	nop
 800f430:	370c      	adds	r7, #12
 800f432:	46bd      	mov	sp, r7
 800f434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f438:	4770      	bx	lr

0800f43a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f43a:	b480      	push	{r7}
 800f43c:	b085      	sub	sp, #20
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
 800f442:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	685b      	ldr	r3, [r3, #4]
 800f448:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	68fa      	ldr	r2, [r7, #12]
 800f44e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	689a      	ldr	r2, [r3, #8]
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	683a      	ldr	r2, [r7, #0]
 800f45e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	683a      	ldr	r2, [r7, #0]
 800f464:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	687a      	ldr	r2, [r7, #4]
 800f46a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	1c5a      	adds	r2, r3, #1
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	601a      	str	r2, [r3, #0]
}
 800f476:	bf00      	nop
 800f478:	3714      	adds	r7, #20
 800f47a:	46bd      	mov	sp, r7
 800f47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f480:	4770      	bx	lr

0800f482 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f482:	b480      	push	{r7}
 800f484:	b085      	sub	sp, #20
 800f486:	af00      	add	r7, sp, #0
 800f488:	6078      	str	r0, [r7, #4]
 800f48a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f48c:	683b      	ldr	r3, [r7, #0]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f492:	68bb      	ldr	r3, [r7, #8]
 800f494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f498:	d103      	bne.n	800f4a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	691b      	ldr	r3, [r3, #16]
 800f49e:	60fb      	str	r3, [r7, #12]
 800f4a0:	e00c      	b.n	800f4bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	3308      	adds	r3, #8
 800f4a6:	60fb      	str	r3, [r7, #12]
 800f4a8:	e002      	b.n	800f4b0 <vListInsert+0x2e>
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	685b      	ldr	r3, [r3, #4]
 800f4ae:	60fb      	str	r3, [r7, #12]
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	685b      	ldr	r3, [r3, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	68ba      	ldr	r2, [r7, #8]
 800f4b8:	429a      	cmp	r2, r3
 800f4ba:	d2f6      	bcs.n	800f4aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	685a      	ldr	r2, [r3, #4]
 800f4c0:	683b      	ldr	r3, [r7, #0]
 800f4c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	683a      	ldr	r2, [r7, #0]
 800f4ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	68fa      	ldr	r2, [r7, #12]
 800f4d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	683a      	ldr	r2, [r7, #0]
 800f4d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	687a      	ldr	r2, [r7, #4]
 800f4dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	1c5a      	adds	r2, r3, #1
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	601a      	str	r2, [r3, #0]
}
 800f4e8:	bf00      	nop
 800f4ea:	3714      	adds	r7, #20
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f2:	4770      	bx	lr

0800f4f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b085      	sub	sp, #20
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	691b      	ldr	r3, [r3, #16]
 800f500:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	685b      	ldr	r3, [r3, #4]
 800f506:	687a      	ldr	r2, [r7, #4]
 800f508:	6892      	ldr	r2, [r2, #8]
 800f50a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	689b      	ldr	r3, [r3, #8]
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	6852      	ldr	r2, [r2, #4]
 800f514:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	685b      	ldr	r3, [r3, #4]
 800f51a:	687a      	ldr	r2, [r7, #4]
 800f51c:	429a      	cmp	r2, r3
 800f51e:	d103      	bne.n	800f528 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	689a      	ldr	r2, [r3, #8]
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	2200      	movs	r2, #0
 800f52c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	1e5a      	subs	r2, r3, #1
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	681b      	ldr	r3, [r3, #0]
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3714      	adds	r7, #20
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr

0800f548 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b084      	sub	sp, #16
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d10b      	bne.n	800f574 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f55c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f560:	f383 8811 	msr	BASEPRI, r3
 800f564:	f3bf 8f6f 	isb	sy
 800f568:	f3bf 8f4f 	dsb	sy
 800f56c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f56e:	bf00      	nop
 800f570:	bf00      	nop
 800f572:	e7fd      	b.n	800f570 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f574:	f002 f968 	bl	8011848 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	681a      	ldr	r2, [r3, #0]
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f580:	68f9      	ldr	r1, [r7, #12]
 800f582:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f584:	fb01 f303 	mul.w	r3, r1, r3
 800f588:	441a      	add	r2, r3
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	2200      	movs	r2, #0
 800f592:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	681a      	ldr	r2, [r3, #0]
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681a      	ldr	r2, [r3, #0]
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5a4:	3b01      	subs	r3, #1
 800f5a6:	68f9      	ldr	r1, [r7, #12]
 800f5a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f5aa:	fb01 f303 	mul.w	r3, r1, r3
 800f5ae:	441a      	add	r2, r3
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	22ff      	movs	r2, #255	@ 0xff
 800f5b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	22ff      	movs	r2, #255	@ 0xff
 800f5c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d114      	bne.n	800f5f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	691b      	ldr	r3, [r3, #16]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d01a      	beq.n	800f608 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	3310      	adds	r3, #16
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	f001 fa00 	bl	80109dc <xTaskRemoveFromEventList>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d012      	beq.n	800f608 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f5e2:	4b0d      	ldr	r3, [pc, #52]	@ (800f618 <xQueueGenericReset+0xd0>)
 800f5e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5e8:	601a      	str	r2, [r3, #0]
 800f5ea:	f3bf 8f4f 	dsb	sy
 800f5ee:	f3bf 8f6f 	isb	sy
 800f5f2:	e009      	b.n	800f608 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	3310      	adds	r3, #16
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7ff fef1 	bl	800f3e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	3324      	adds	r3, #36	@ 0x24
 800f602:	4618      	mov	r0, r3
 800f604:	f7ff feec 	bl	800f3e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f608:	f002 f950 	bl	80118ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f60c:	2301      	movs	r3, #1
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3710      	adds	r7, #16
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}
 800f616:	bf00      	nop
 800f618:	e000ed04 	.word	0xe000ed04

0800f61c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b08e      	sub	sp, #56	@ 0x38
 800f620:	af02      	add	r7, sp, #8
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	60b9      	str	r1, [r7, #8]
 800f626:	607a      	str	r2, [r7, #4]
 800f628:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d10b      	bne.n	800f648 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f634:	f383 8811 	msr	BASEPRI, r3
 800f638:	f3bf 8f6f 	isb	sy
 800f63c:	f3bf 8f4f 	dsb	sy
 800f640:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f642:	bf00      	nop
 800f644:	bf00      	nop
 800f646:	e7fd      	b.n	800f644 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d10b      	bne.n	800f666 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f652:	f383 8811 	msr	BASEPRI, r3
 800f656:	f3bf 8f6f 	isb	sy
 800f65a:	f3bf 8f4f 	dsb	sy
 800f65e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f660:	bf00      	nop
 800f662:	bf00      	nop
 800f664:	e7fd      	b.n	800f662 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d002      	beq.n	800f672 <xQueueGenericCreateStatic+0x56>
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d001      	beq.n	800f676 <xQueueGenericCreateStatic+0x5a>
 800f672:	2301      	movs	r3, #1
 800f674:	e000      	b.n	800f678 <xQueueGenericCreateStatic+0x5c>
 800f676:	2300      	movs	r3, #0
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d10b      	bne.n	800f694 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f680:	f383 8811 	msr	BASEPRI, r3
 800f684:	f3bf 8f6f 	isb	sy
 800f688:	f3bf 8f4f 	dsb	sy
 800f68c:	623b      	str	r3, [r7, #32]
}
 800f68e:	bf00      	nop
 800f690:	bf00      	nop
 800f692:	e7fd      	b.n	800f690 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d102      	bne.n	800f6a0 <xQueueGenericCreateStatic+0x84>
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d101      	bne.n	800f6a4 <xQueueGenericCreateStatic+0x88>
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	e000      	b.n	800f6a6 <xQueueGenericCreateStatic+0x8a>
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d10b      	bne.n	800f6c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ae:	f383 8811 	msr	BASEPRI, r3
 800f6b2:	f3bf 8f6f 	isb	sy
 800f6b6:	f3bf 8f4f 	dsb	sy
 800f6ba:	61fb      	str	r3, [r7, #28]
}
 800f6bc:	bf00      	nop
 800f6be:	bf00      	nop
 800f6c0:	e7fd      	b.n	800f6be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f6c2:	2350      	movs	r3, #80	@ 0x50
 800f6c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f6c6:	697b      	ldr	r3, [r7, #20]
 800f6c8:	2b50      	cmp	r3, #80	@ 0x50
 800f6ca:	d00b      	beq.n	800f6e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d0:	f383 8811 	msr	BASEPRI, r3
 800f6d4:	f3bf 8f6f 	isb	sy
 800f6d8:	f3bf 8f4f 	dsb	sy
 800f6dc:	61bb      	str	r3, [r7, #24]
}
 800f6de:	bf00      	nop
 800f6e0:	bf00      	nop
 800f6e2:	e7fd      	b.n	800f6e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f6e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f6ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d00d      	beq.n	800f70c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f6f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6f2:	2201      	movs	r2, #1
 800f6f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f6f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f6fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6fe:	9300      	str	r3, [sp, #0]
 800f700:	4613      	mov	r3, r2
 800f702:	687a      	ldr	r2, [r7, #4]
 800f704:	68b9      	ldr	r1, [r7, #8]
 800f706:	68f8      	ldr	r0, [r7, #12]
 800f708:	f000 f840 	bl	800f78c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f70e:	4618      	mov	r0, r3
 800f710:	3730      	adds	r7, #48	@ 0x30
 800f712:	46bd      	mov	sp, r7
 800f714:	bd80      	pop	{r7, pc}

0800f716 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f716:	b580      	push	{r7, lr}
 800f718:	b08a      	sub	sp, #40	@ 0x28
 800f71a:	af02      	add	r7, sp, #8
 800f71c:	60f8      	str	r0, [r7, #12]
 800f71e:	60b9      	str	r1, [r7, #8]
 800f720:	4613      	mov	r3, r2
 800f722:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d10b      	bne.n	800f742 <xQueueGenericCreate+0x2c>
	__asm volatile
 800f72a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f72e:	f383 8811 	msr	BASEPRI, r3
 800f732:	f3bf 8f6f 	isb	sy
 800f736:	f3bf 8f4f 	dsb	sy
 800f73a:	613b      	str	r3, [r7, #16]
}
 800f73c:	bf00      	nop
 800f73e:	bf00      	nop
 800f740:	e7fd      	b.n	800f73e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	68ba      	ldr	r2, [r7, #8]
 800f746:	fb02 f303 	mul.w	r3, r2, r3
 800f74a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f74c:	69fb      	ldr	r3, [r7, #28]
 800f74e:	3350      	adds	r3, #80	@ 0x50
 800f750:	4618      	mov	r0, r3
 800f752:	f002 f99b 	bl	8011a8c <pvPortMalloc>
 800f756:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f758:	69bb      	ldr	r3, [r7, #24]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d011      	beq.n	800f782 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f75e:	69bb      	ldr	r3, [r7, #24]
 800f760:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f762:	697b      	ldr	r3, [r7, #20]
 800f764:	3350      	adds	r3, #80	@ 0x50
 800f766:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f768:	69bb      	ldr	r3, [r7, #24]
 800f76a:	2200      	movs	r2, #0
 800f76c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f770:	79fa      	ldrb	r2, [r7, #7]
 800f772:	69bb      	ldr	r3, [r7, #24]
 800f774:	9300      	str	r3, [sp, #0]
 800f776:	4613      	mov	r3, r2
 800f778:	697a      	ldr	r2, [r7, #20]
 800f77a:	68b9      	ldr	r1, [r7, #8]
 800f77c:	68f8      	ldr	r0, [r7, #12]
 800f77e:	f000 f805 	bl	800f78c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f782:	69bb      	ldr	r3, [r7, #24]
	}
 800f784:	4618      	mov	r0, r3
 800f786:	3720      	adds	r7, #32
 800f788:	46bd      	mov	sp, r7
 800f78a:	bd80      	pop	{r7, pc}

0800f78c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b084      	sub	sp, #16
 800f790:	af00      	add	r7, sp, #0
 800f792:	60f8      	str	r0, [r7, #12]
 800f794:	60b9      	str	r1, [r7, #8]
 800f796:	607a      	str	r2, [r7, #4]
 800f798:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d103      	bne.n	800f7a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f7a0:	69bb      	ldr	r3, [r7, #24]
 800f7a2:	69ba      	ldr	r2, [r7, #24]
 800f7a4:	601a      	str	r2, [r3, #0]
 800f7a6:	e002      	b.n	800f7ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f7a8:	69bb      	ldr	r3, [r7, #24]
 800f7aa:	687a      	ldr	r2, [r7, #4]
 800f7ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f7ae:	69bb      	ldr	r3, [r7, #24]
 800f7b0:	68fa      	ldr	r2, [r7, #12]
 800f7b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f7b4:	69bb      	ldr	r3, [r7, #24]
 800f7b6:	68ba      	ldr	r2, [r7, #8]
 800f7b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f7ba:	2101      	movs	r1, #1
 800f7bc:	69b8      	ldr	r0, [r7, #24]
 800f7be:	f7ff fec3 	bl	800f548 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f7c2:	69bb      	ldr	r3, [r7, #24]
 800f7c4:	78fa      	ldrb	r2, [r7, #3]
 800f7c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f7ca:	bf00      	nop
 800f7cc:	3710      	adds	r7, #16
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	bd80      	pop	{r7, pc}
	...

0800f7d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b08e      	sub	sp, #56	@ 0x38
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	60f8      	str	r0, [r7, #12]
 800f7dc:	60b9      	str	r1, [r7, #8]
 800f7de:	607a      	str	r2, [r7, #4]
 800f7e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d10b      	bne.n	800f808 <xQueueGenericSend+0x34>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7f4:	f383 8811 	msr	BASEPRI, r3
 800f7f8:	f3bf 8f6f 	isb	sy
 800f7fc:	f3bf 8f4f 	dsb	sy
 800f800:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f802:	bf00      	nop
 800f804:	bf00      	nop
 800f806:	e7fd      	b.n	800f804 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d103      	bne.n	800f816 <xQueueGenericSend+0x42>
 800f80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f812:	2b00      	cmp	r3, #0
 800f814:	d101      	bne.n	800f81a <xQueueGenericSend+0x46>
 800f816:	2301      	movs	r3, #1
 800f818:	e000      	b.n	800f81c <xQueueGenericSend+0x48>
 800f81a:	2300      	movs	r3, #0
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d10b      	bne.n	800f838 <xQueueGenericSend+0x64>
	__asm volatile
 800f820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f824:	f383 8811 	msr	BASEPRI, r3
 800f828:	f3bf 8f6f 	isb	sy
 800f82c:	f3bf 8f4f 	dsb	sy
 800f830:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f832:	bf00      	nop
 800f834:	bf00      	nop
 800f836:	e7fd      	b.n	800f834 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f838:	683b      	ldr	r3, [r7, #0]
 800f83a:	2b02      	cmp	r3, #2
 800f83c:	d103      	bne.n	800f846 <xQueueGenericSend+0x72>
 800f83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f842:	2b01      	cmp	r3, #1
 800f844:	d101      	bne.n	800f84a <xQueueGenericSend+0x76>
 800f846:	2301      	movs	r3, #1
 800f848:	e000      	b.n	800f84c <xQueueGenericSend+0x78>
 800f84a:	2300      	movs	r3, #0
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d10b      	bne.n	800f868 <xQueueGenericSend+0x94>
	__asm volatile
 800f850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f854:	f383 8811 	msr	BASEPRI, r3
 800f858:	f3bf 8f6f 	isb	sy
 800f85c:	f3bf 8f4f 	dsb	sy
 800f860:	623b      	str	r3, [r7, #32]
}
 800f862:	bf00      	nop
 800f864:	bf00      	nop
 800f866:	e7fd      	b.n	800f864 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f868:	f001 fa7e 	bl	8010d68 <xTaskGetSchedulerState>
 800f86c:	4603      	mov	r3, r0
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d102      	bne.n	800f878 <xQueueGenericSend+0xa4>
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d101      	bne.n	800f87c <xQueueGenericSend+0xa8>
 800f878:	2301      	movs	r3, #1
 800f87a:	e000      	b.n	800f87e <xQueueGenericSend+0xaa>
 800f87c:	2300      	movs	r3, #0
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d10b      	bne.n	800f89a <xQueueGenericSend+0xc6>
	__asm volatile
 800f882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f886:	f383 8811 	msr	BASEPRI, r3
 800f88a:	f3bf 8f6f 	isb	sy
 800f88e:	f3bf 8f4f 	dsb	sy
 800f892:	61fb      	str	r3, [r7, #28]
}
 800f894:	bf00      	nop
 800f896:	bf00      	nop
 800f898:	e7fd      	b.n	800f896 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f89a:	f001 ffd5 	bl	8011848 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	d302      	bcc.n	800f8b0 <xQueueGenericSend+0xdc>
 800f8aa:	683b      	ldr	r3, [r7, #0]
 800f8ac:	2b02      	cmp	r3, #2
 800f8ae:	d129      	bne.n	800f904 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f8b0:	683a      	ldr	r2, [r7, #0]
 800f8b2:	68b9      	ldr	r1, [r7, #8]
 800f8b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f8b6:	f000 fa91 	bl	800fddc <prvCopyDataToQueue>
 800f8ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d010      	beq.n	800f8e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8c6:	3324      	adds	r3, #36	@ 0x24
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f001 f887 	bl	80109dc <xTaskRemoveFromEventList>
 800f8ce:	4603      	mov	r3, r0
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d013      	beq.n	800f8fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f8d4:	4b3f      	ldr	r3, [pc, #252]	@ (800f9d4 <xQueueGenericSend+0x200>)
 800f8d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8da:	601a      	str	r2, [r3, #0]
 800f8dc:	f3bf 8f4f 	dsb	sy
 800f8e0:	f3bf 8f6f 	isb	sy
 800f8e4:	e00a      	b.n	800f8fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f8e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d007      	beq.n	800f8fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f8ec:	4b39      	ldr	r3, [pc, #228]	@ (800f9d4 <xQueueGenericSend+0x200>)
 800f8ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8f2:	601a      	str	r2, [r3, #0]
 800f8f4:	f3bf 8f4f 	dsb	sy
 800f8f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f8fc:	f001 ffd6 	bl	80118ac <vPortExitCritical>
				return pdPASS;
 800f900:	2301      	movs	r3, #1
 800f902:	e063      	b.n	800f9cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d103      	bne.n	800f912 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f90a:	f001 ffcf 	bl	80118ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f90e:	2300      	movs	r3, #0
 800f910:	e05c      	b.n	800f9cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f914:	2b00      	cmp	r3, #0
 800f916:	d106      	bne.n	800f926 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f918:	f107 0314 	add.w	r3, r7, #20
 800f91c:	4618      	mov	r0, r3
 800f91e:	f001 f8c1 	bl	8010aa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f922:	2301      	movs	r3, #1
 800f924:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f926:	f001 ffc1 	bl	80118ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f92a:	f000 fe29 	bl	8010580 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f92e:	f001 ff8b 	bl	8011848 <vPortEnterCritical>
 800f932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f934:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f938:	b25b      	sxtb	r3, r3
 800f93a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f93e:	d103      	bne.n	800f948 <xQueueGenericSend+0x174>
 800f940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f942:	2200      	movs	r2, #0
 800f944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f94a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f94e:	b25b      	sxtb	r3, r3
 800f950:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f954:	d103      	bne.n	800f95e <xQueueGenericSend+0x18a>
 800f956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f958:	2200      	movs	r2, #0
 800f95a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f95e:	f001 ffa5 	bl	80118ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f962:	1d3a      	adds	r2, r7, #4
 800f964:	f107 0314 	add.w	r3, r7, #20
 800f968:	4611      	mov	r1, r2
 800f96a:	4618      	mov	r0, r3
 800f96c:	f001 f8b0 	bl	8010ad0 <xTaskCheckForTimeOut>
 800f970:	4603      	mov	r3, r0
 800f972:	2b00      	cmp	r3, #0
 800f974:	d124      	bne.n	800f9c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f976:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f978:	f000 fb28 	bl	800ffcc <prvIsQueueFull>
 800f97c:	4603      	mov	r3, r0
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d018      	beq.n	800f9b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f984:	3310      	adds	r3, #16
 800f986:	687a      	ldr	r2, [r7, #4]
 800f988:	4611      	mov	r1, r2
 800f98a:	4618      	mov	r0, r3
 800f98c:	f000 ffd4 	bl	8010938 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f990:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f992:	f000 fab3 	bl	800fefc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f996:	f000 fe01 	bl	801059c <xTaskResumeAll>
 800f99a:	4603      	mov	r3, r0
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	f47f af7c 	bne.w	800f89a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800f9d4 <xQueueGenericSend+0x200>)
 800f9a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9a8:	601a      	str	r2, [r3, #0]
 800f9aa:	f3bf 8f4f 	dsb	sy
 800f9ae:	f3bf 8f6f 	isb	sy
 800f9b2:	e772      	b.n	800f89a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f9b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f9b6:	f000 faa1 	bl	800fefc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f9ba:	f000 fdef 	bl	801059c <xTaskResumeAll>
 800f9be:	e76c      	b.n	800f89a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f9c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f9c2:	f000 fa9b 	bl	800fefc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f9c6:	f000 fde9 	bl	801059c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f9ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	3738      	adds	r7, #56	@ 0x38
 800f9d0:	46bd      	mov	sp, r7
 800f9d2:	bd80      	pop	{r7, pc}
 800f9d4:	e000ed04 	.word	0xe000ed04

0800f9d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b090      	sub	sp, #64	@ 0x40
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	60f8      	str	r0, [r7, #12]
 800f9e0:	60b9      	str	r1, [r7, #8]
 800f9e2:	607a      	str	r2, [r7, #4]
 800f9e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d10b      	bne.n	800fa08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f9f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9f4:	f383 8811 	msr	BASEPRI, r3
 800f9f8:	f3bf 8f6f 	isb	sy
 800f9fc:	f3bf 8f4f 	dsb	sy
 800fa00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fa02:	bf00      	nop
 800fa04:	bf00      	nop
 800fa06:	e7fd      	b.n	800fa04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d103      	bne.n	800fa16 <xQueueGenericSendFromISR+0x3e>
 800fa0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d101      	bne.n	800fa1a <xQueueGenericSendFromISR+0x42>
 800fa16:	2301      	movs	r3, #1
 800fa18:	e000      	b.n	800fa1c <xQueueGenericSendFromISR+0x44>
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d10b      	bne.n	800fa38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800fa20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa24:	f383 8811 	msr	BASEPRI, r3
 800fa28:	f3bf 8f6f 	isb	sy
 800fa2c:	f3bf 8f4f 	dsb	sy
 800fa30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fa32:	bf00      	nop
 800fa34:	bf00      	nop
 800fa36:	e7fd      	b.n	800fa34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	2b02      	cmp	r3, #2
 800fa3c:	d103      	bne.n	800fa46 <xQueueGenericSendFromISR+0x6e>
 800fa3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa42:	2b01      	cmp	r3, #1
 800fa44:	d101      	bne.n	800fa4a <xQueueGenericSendFromISR+0x72>
 800fa46:	2301      	movs	r3, #1
 800fa48:	e000      	b.n	800fa4c <xQueueGenericSendFromISR+0x74>
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d10b      	bne.n	800fa68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800fa50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa54:	f383 8811 	msr	BASEPRI, r3
 800fa58:	f3bf 8f6f 	isb	sy
 800fa5c:	f3bf 8f4f 	dsb	sy
 800fa60:	623b      	str	r3, [r7, #32]
}
 800fa62:	bf00      	nop
 800fa64:	bf00      	nop
 800fa66:	e7fd      	b.n	800fa64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa68:	f001 ffce 	bl	8011a08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fa6c:	f3ef 8211 	mrs	r2, BASEPRI
 800fa70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa74:	f383 8811 	msr	BASEPRI, r3
 800fa78:	f3bf 8f6f 	isb	sy
 800fa7c:	f3bf 8f4f 	dsb	sy
 800fa80:	61fa      	str	r2, [r7, #28]
 800fa82:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fa84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fa88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fa8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa90:	429a      	cmp	r2, r3
 800fa92:	d302      	bcc.n	800fa9a <xQueueGenericSendFromISR+0xc2>
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	2b02      	cmp	r3, #2
 800fa98:	d12f      	bne.n	800fafa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fa9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800faa0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800faa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800faa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800faaa:	683a      	ldr	r2, [r7, #0]
 800faac:	68b9      	ldr	r1, [r7, #8]
 800faae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fab0:	f000 f994 	bl	800fddc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fab4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800fab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fabc:	d112      	bne.n	800fae4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fabe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d016      	beq.n	800faf4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fac8:	3324      	adds	r3, #36	@ 0x24
 800faca:	4618      	mov	r0, r3
 800facc:	f000 ff86 	bl	80109dc <xTaskRemoveFromEventList>
 800fad0:	4603      	mov	r3, r0
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d00e      	beq.n	800faf4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d00b      	beq.n	800faf4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	2201      	movs	r2, #1
 800fae0:	601a      	str	r2, [r3, #0]
 800fae2:	e007      	b.n	800faf4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fae4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fae8:	3301      	adds	r3, #1
 800faea:	b2db      	uxtb	r3, r3
 800faec:	b25a      	sxtb	r2, r3
 800faee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800faf4:	2301      	movs	r3, #1
 800faf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800faf8:	e001      	b.n	800fafe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fafa:	2300      	movs	r3, #0
 800fafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fafe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fb02:	697b      	ldr	r3, [r7, #20]
 800fb04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fb08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fb0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	3740      	adds	r7, #64	@ 0x40
 800fb10:	46bd      	mov	sp, r7
 800fb12:	bd80      	pop	{r7, pc}

0800fb14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b08c      	sub	sp, #48	@ 0x30
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	60f8      	str	r0, [r7, #12]
 800fb1c:	60b9      	str	r1, [r7, #8]
 800fb1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fb20:	2300      	movs	r3, #0
 800fb22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fb28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d10b      	bne.n	800fb46 <xQueueReceive+0x32>
	__asm volatile
 800fb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb32:	f383 8811 	msr	BASEPRI, r3
 800fb36:	f3bf 8f6f 	isb	sy
 800fb3a:	f3bf 8f4f 	dsb	sy
 800fb3e:	623b      	str	r3, [r7, #32]
}
 800fb40:	bf00      	nop
 800fb42:	bf00      	nop
 800fb44:	e7fd      	b.n	800fb42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb46:	68bb      	ldr	r3, [r7, #8]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d103      	bne.n	800fb54 <xQueueReceive+0x40>
 800fb4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d101      	bne.n	800fb58 <xQueueReceive+0x44>
 800fb54:	2301      	movs	r3, #1
 800fb56:	e000      	b.n	800fb5a <xQueueReceive+0x46>
 800fb58:	2300      	movs	r3, #0
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d10b      	bne.n	800fb76 <xQueueReceive+0x62>
	__asm volatile
 800fb5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb62:	f383 8811 	msr	BASEPRI, r3
 800fb66:	f3bf 8f6f 	isb	sy
 800fb6a:	f3bf 8f4f 	dsb	sy
 800fb6e:	61fb      	str	r3, [r7, #28]
}
 800fb70:	bf00      	nop
 800fb72:	bf00      	nop
 800fb74:	e7fd      	b.n	800fb72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb76:	f001 f8f7 	bl	8010d68 <xTaskGetSchedulerState>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d102      	bne.n	800fb86 <xQueueReceive+0x72>
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d101      	bne.n	800fb8a <xQueueReceive+0x76>
 800fb86:	2301      	movs	r3, #1
 800fb88:	e000      	b.n	800fb8c <xQueueReceive+0x78>
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d10b      	bne.n	800fba8 <xQueueReceive+0x94>
	__asm volatile
 800fb90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb94:	f383 8811 	msr	BASEPRI, r3
 800fb98:	f3bf 8f6f 	isb	sy
 800fb9c:	f3bf 8f4f 	dsb	sy
 800fba0:	61bb      	str	r3, [r7, #24]
}
 800fba2:	bf00      	nop
 800fba4:	bf00      	nop
 800fba6:	e7fd      	b.n	800fba4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fba8:	f001 fe4e 	bl	8011848 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fbac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbb0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d01f      	beq.n	800fbf8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fbb8:	68b9      	ldr	r1, [r7, #8]
 800fbba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fbbc:	f000 f978 	bl	800feb0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbc2:	1e5a      	subs	r2, r3, #1
 800fbc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbc6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbca:	691b      	ldr	r3, [r3, #16]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d00f      	beq.n	800fbf0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd2:	3310      	adds	r3, #16
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	f000 ff01 	bl	80109dc <xTaskRemoveFromEventList>
 800fbda:	4603      	mov	r3, r0
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d007      	beq.n	800fbf0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fbe0:	4b3c      	ldr	r3, [pc, #240]	@ (800fcd4 <xQueueReceive+0x1c0>)
 800fbe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fbe6:	601a      	str	r2, [r3, #0]
 800fbe8:	f3bf 8f4f 	dsb	sy
 800fbec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fbf0:	f001 fe5c 	bl	80118ac <vPortExitCritical>
				return pdPASS;
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	e069      	b.n	800fccc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d103      	bne.n	800fc06 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fbfe:	f001 fe55 	bl	80118ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fc02:	2300      	movs	r3, #0
 800fc04:	e062      	b.n	800fccc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d106      	bne.n	800fc1a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc0c:	f107 0310 	add.w	r3, r7, #16
 800fc10:	4618      	mov	r0, r3
 800fc12:	f000 ff47 	bl	8010aa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc16:	2301      	movs	r3, #1
 800fc18:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc1a:	f001 fe47 	bl	80118ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc1e:	f000 fcaf 	bl	8010580 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc22:	f001 fe11 	bl	8011848 <vPortEnterCritical>
 800fc26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fc2c:	b25b      	sxtb	r3, r3
 800fc2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc32:	d103      	bne.n	800fc3c <xQueueReceive+0x128>
 800fc34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc36:	2200      	movs	r2, #0
 800fc38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fc3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fc42:	b25b      	sxtb	r3, r3
 800fc44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc48:	d103      	bne.n	800fc52 <xQueueReceive+0x13e>
 800fc4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fc52:	f001 fe2b 	bl	80118ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fc56:	1d3a      	adds	r2, r7, #4
 800fc58:	f107 0310 	add.w	r3, r7, #16
 800fc5c:	4611      	mov	r1, r2
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f000 ff36 	bl	8010ad0 <xTaskCheckForTimeOut>
 800fc64:	4603      	mov	r3, r0
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d123      	bne.n	800fcb2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fc6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc6c:	f000 f998 	bl	800ffa0 <prvIsQueueEmpty>
 800fc70:	4603      	mov	r3, r0
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d017      	beq.n	800fca6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fc76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc78:	3324      	adds	r3, #36	@ 0x24
 800fc7a:	687a      	ldr	r2, [r7, #4]
 800fc7c:	4611      	mov	r1, r2
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f000 fe5a 	bl	8010938 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fc84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc86:	f000 f939 	bl	800fefc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fc8a:	f000 fc87 	bl	801059c <xTaskResumeAll>
 800fc8e:	4603      	mov	r3, r0
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d189      	bne.n	800fba8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800fc94:	4b0f      	ldr	r3, [pc, #60]	@ (800fcd4 <xQueueReceive+0x1c0>)
 800fc96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc9a:	601a      	str	r2, [r3, #0]
 800fc9c:	f3bf 8f4f 	dsb	sy
 800fca0:	f3bf 8f6f 	isb	sy
 800fca4:	e780      	b.n	800fba8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fca8:	f000 f928 	bl	800fefc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fcac:	f000 fc76 	bl	801059c <xTaskResumeAll>
 800fcb0:	e77a      	b.n	800fba8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fcb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcb4:	f000 f922 	bl	800fefc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fcb8:	f000 fc70 	bl	801059c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fcbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcbe:	f000 f96f 	bl	800ffa0 <prvIsQueueEmpty>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	f43f af6f 	beq.w	800fba8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fcca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fccc:	4618      	mov	r0, r3
 800fcce:	3730      	adds	r7, #48	@ 0x30
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	bd80      	pop	{r7, pc}
 800fcd4:	e000ed04 	.word	0xe000ed04

0800fcd8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b08e      	sub	sp, #56	@ 0x38
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	60f8      	str	r0, [r7, #12]
 800fce0:	60b9      	str	r1, [r7, #8]
 800fce2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d10b      	bne.n	800fd06 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800fcee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcf2:	f383 8811 	msr	BASEPRI, r3
 800fcf6:	f3bf 8f6f 	isb	sy
 800fcfa:	f3bf 8f4f 	dsb	sy
 800fcfe:	623b      	str	r3, [r7, #32]
}
 800fd00:	bf00      	nop
 800fd02:	bf00      	nop
 800fd04:	e7fd      	b.n	800fd02 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d103      	bne.n	800fd14 <xQueueReceiveFromISR+0x3c>
 800fd0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d101      	bne.n	800fd18 <xQueueReceiveFromISR+0x40>
 800fd14:	2301      	movs	r3, #1
 800fd16:	e000      	b.n	800fd1a <xQueueReceiveFromISR+0x42>
 800fd18:	2300      	movs	r3, #0
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d10b      	bne.n	800fd36 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800fd1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd22:	f383 8811 	msr	BASEPRI, r3
 800fd26:	f3bf 8f6f 	isb	sy
 800fd2a:	f3bf 8f4f 	dsb	sy
 800fd2e:	61fb      	str	r3, [r7, #28]
}
 800fd30:	bf00      	nop
 800fd32:	bf00      	nop
 800fd34:	e7fd      	b.n	800fd32 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fd36:	f001 fe67 	bl	8011a08 <vPortValidateInterruptPriority>
	__asm volatile
 800fd3a:	f3ef 8211 	mrs	r2, BASEPRI
 800fd3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd42:	f383 8811 	msr	BASEPRI, r3
 800fd46:	f3bf 8f6f 	isb	sy
 800fd4a:	f3bf 8f4f 	dsb	sy
 800fd4e:	61ba      	str	r2, [r7, #24]
 800fd50:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fd52:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fd54:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fd56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd5a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fd5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d02f      	beq.n	800fdc2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fd68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fd6c:	68b9      	ldr	r1, [r7, #8]
 800fd6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fd70:	f000 f89e 	bl	800feb0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fd74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd76:	1e5a      	subs	r2, r3, #1
 800fd78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd7a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fd7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fd80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd84:	d112      	bne.n	800fdac <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd88:	691b      	ldr	r3, [r3, #16]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d016      	beq.n	800fdbc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd90:	3310      	adds	r3, #16
 800fd92:	4618      	mov	r0, r3
 800fd94:	f000 fe22 	bl	80109dc <xTaskRemoveFromEventList>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d00e      	beq.n	800fdbc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d00b      	beq.n	800fdbc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2201      	movs	r2, #1
 800fda8:	601a      	str	r2, [r3, #0]
 800fdaa:	e007      	b.n	800fdbc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800fdac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdb0:	3301      	adds	r3, #1
 800fdb2:	b2db      	uxtb	r3, r3
 800fdb4:	b25a      	sxtb	r2, r3
 800fdb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800fdbc:	2301      	movs	r3, #1
 800fdbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdc0:	e001      	b.n	800fdc6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdc8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fdca:	693b      	ldr	r3, [r7, #16]
 800fdcc:	f383 8811 	msr	BASEPRI, r3
}
 800fdd0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fdd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	3738      	adds	r7, #56	@ 0x38
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	bd80      	pop	{r7, pc}

0800fddc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b086      	sub	sp, #24
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	60f8      	str	r0, [r7, #12]
 800fde4:	60b9      	str	r1, [r7, #8]
 800fde6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fde8:	2300      	movs	r3, #0
 800fdea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdf0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d10d      	bne.n	800fe16 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d14d      	bne.n	800fe9e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	689b      	ldr	r3, [r3, #8]
 800fe06:	4618      	mov	r0, r3
 800fe08:	f000 ffcc 	bl	8010da4 <xTaskPriorityDisinherit>
 800fe0c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	2200      	movs	r2, #0
 800fe12:	609a      	str	r2, [r3, #8]
 800fe14:	e043      	b.n	800fe9e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d119      	bne.n	800fe50 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	6858      	ldr	r0, [r3, #4]
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe24:	461a      	mov	r2, r3
 800fe26:	68b9      	ldr	r1, [r7, #8]
 800fe28:	f003 fbb7 	bl	801359a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	685a      	ldr	r2, [r3, #4]
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe34:	441a      	add	r2, r3
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	685a      	ldr	r2, [r3, #4]
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	689b      	ldr	r3, [r3, #8]
 800fe42:	429a      	cmp	r2, r3
 800fe44:	d32b      	bcc.n	800fe9e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	681a      	ldr	r2, [r3, #0]
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	605a      	str	r2, [r3, #4]
 800fe4e:	e026      	b.n	800fe9e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	68d8      	ldr	r0, [r3, #12]
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe58:	461a      	mov	r2, r3
 800fe5a:	68b9      	ldr	r1, [r7, #8]
 800fe5c:	f003 fb9d 	bl	801359a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	68da      	ldr	r2, [r3, #12]
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe68:	425b      	negs	r3, r3
 800fe6a:	441a      	add	r2, r3
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	68da      	ldr	r2, [r3, #12]
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	429a      	cmp	r2, r3
 800fe7a:	d207      	bcs.n	800fe8c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	689a      	ldr	r2, [r3, #8]
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe84:	425b      	negs	r3, r3
 800fe86:	441a      	add	r2, r3
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	2b02      	cmp	r3, #2
 800fe90:	d105      	bne.n	800fe9e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fe92:	693b      	ldr	r3, [r7, #16]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d002      	beq.n	800fe9e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	3b01      	subs	r3, #1
 800fe9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fe9e:	693b      	ldr	r3, [r7, #16]
 800fea0:	1c5a      	adds	r2, r3, #1
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fea6:	697b      	ldr	r3, [r7, #20]
}
 800fea8:	4618      	mov	r0, r3
 800feaa:	3718      	adds	r7, #24
 800feac:	46bd      	mov	sp, r7
 800feae:	bd80      	pop	{r7, pc}

0800feb0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b082      	sub	sp, #8
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
 800feb8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d018      	beq.n	800fef4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	68da      	ldr	r2, [r3, #12]
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800feca:	441a      	add	r2, r3
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	68da      	ldr	r2, [r3, #12]
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	689b      	ldr	r3, [r3, #8]
 800fed8:	429a      	cmp	r2, r3
 800feda:	d303      	bcc.n	800fee4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681a      	ldr	r2, [r3, #0]
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	68d9      	ldr	r1, [r3, #12]
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800feec:	461a      	mov	r2, r3
 800feee:	6838      	ldr	r0, [r7, #0]
 800fef0:	f003 fb53 	bl	801359a <memcpy>
	}
}
 800fef4:	bf00      	nop
 800fef6:	3708      	adds	r7, #8
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bd80      	pop	{r7, pc}

0800fefc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b084      	sub	sp, #16
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ff04:	f001 fca0 	bl	8011848 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff0e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ff10:	e011      	b.n	800ff36 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d012      	beq.n	800ff40 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	3324      	adds	r3, #36	@ 0x24
 800ff1e:	4618      	mov	r0, r3
 800ff20:	f000 fd5c 	bl	80109dc <xTaskRemoveFromEventList>
 800ff24:	4603      	mov	r3, r0
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ff2a:	f000 fe35 	bl	8010b98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ff2e:	7bfb      	ldrb	r3, [r7, #15]
 800ff30:	3b01      	subs	r3, #1
 800ff32:	b2db      	uxtb	r3, r3
 800ff34:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ff36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	dce9      	bgt.n	800ff12 <prvUnlockQueue+0x16>
 800ff3e:	e000      	b.n	800ff42 <prvUnlockQueue+0x46>
					break;
 800ff40:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	22ff      	movs	r2, #255	@ 0xff
 800ff46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ff4a:	f001 fcaf 	bl	80118ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ff4e:	f001 fc7b 	bl	8011848 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ff58:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ff5a:	e011      	b.n	800ff80 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	691b      	ldr	r3, [r3, #16]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d012      	beq.n	800ff8a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	3310      	adds	r3, #16
 800ff68:	4618      	mov	r0, r3
 800ff6a:	f000 fd37 	bl	80109dc <xTaskRemoveFromEventList>
 800ff6e:	4603      	mov	r3, r0
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d001      	beq.n	800ff78 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ff74:	f000 fe10 	bl	8010b98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ff78:	7bbb      	ldrb	r3, [r7, #14]
 800ff7a:	3b01      	subs	r3, #1
 800ff7c:	b2db      	uxtb	r3, r3
 800ff7e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ff80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	dce9      	bgt.n	800ff5c <prvUnlockQueue+0x60>
 800ff88:	e000      	b.n	800ff8c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ff8a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	22ff      	movs	r2, #255	@ 0xff
 800ff90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ff94:	f001 fc8a 	bl	80118ac <vPortExitCritical>
}
 800ff98:	bf00      	nop
 800ff9a:	3710      	adds	r7, #16
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}

0800ffa0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b084      	sub	sp, #16
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ffa8:	f001 fc4e 	bl	8011848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d102      	bne.n	800ffba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ffb4:	2301      	movs	r3, #1
 800ffb6:	60fb      	str	r3, [r7, #12]
 800ffb8:	e001      	b.n	800ffbe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ffba:	2300      	movs	r3, #0
 800ffbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ffbe:	f001 fc75 	bl	80118ac <vPortExitCritical>

	return xReturn;
 800ffc2:	68fb      	ldr	r3, [r7, #12]
}
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	3710      	adds	r7, #16
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	bd80      	pop	{r7, pc}

0800ffcc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b084      	sub	sp, #16
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ffd4:	f001 fc38 	bl	8011848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	d102      	bne.n	800ffea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ffe4:	2301      	movs	r3, #1
 800ffe6:	60fb      	str	r3, [r7, #12]
 800ffe8:	e001      	b.n	800ffee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ffea:	2300      	movs	r3, #0
 800ffec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ffee:	f001 fc5d 	bl	80118ac <vPortExitCritical>

	return xReturn;
 800fff2:	68fb      	ldr	r3, [r7, #12]
}
 800fff4:	4618      	mov	r0, r3
 800fff6:	3710      	adds	r7, #16
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd80      	pop	{r7, pc}

0800fffc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fffc:	b480      	push	{r7}
 800fffe:	b085      	sub	sp, #20
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010006:	2300      	movs	r3, #0
 8010008:	60fb      	str	r3, [r7, #12]
 801000a:	e014      	b.n	8010036 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801000c:	4a0f      	ldr	r2, [pc, #60]	@ (801004c <vQueueAddToRegistry+0x50>)
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010014:	2b00      	cmp	r3, #0
 8010016:	d10b      	bne.n	8010030 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010018:	490c      	ldr	r1, [pc, #48]	@ (801004c <vQueueAddToRegistry+0x50>)
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	683a      	ldr	r2, [r7, #0]
 801001e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010022:	4a0a      	ldr	r2, [pc, #40]	@ (801004c <vQueueAddToRegistry+0x50>)
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	00db      	lsls	r3, r3, #3
 8010028:	4413      	add	r3, r2
 801002a:	687a      	ldr	r2, [r7, #4]
 801002c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801002e:	e006      	b.n	801003e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	3301      	adds	r3, #1
 8010034:	60fb      	str	r3, [r7, #12]
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	2b07      	cmp	r3, #7
 801003a:	d9e7      	bls.n	801000c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801003c:	bf00      	nop
 801003e:	bf00      	nop
 8010040:	3714      	adds	r7, #20
 8010042:	46bd      	mov	sp, r7
 8010044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010048:	4770      	bx	lr
 801004a:	bf00      	nop
 801004c:	20006448 	.word	0x20006448

08010050 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010050:	b580      	push	{r7, lr}
 8010052:	b086      	sub	sp, #24
 8010054:	af00      	add	r7, sp, #0
 8010056:	60f8      	str	r0, [r7, #12]
 8010058:	60b9      	str	r1, [r7, #8]
 801005a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010060:	f001 fbf2 	bl	8011848 <vPortEnterCritical>
 8010064:	697b      	ldr	r3, [r7, #20]
 8010066:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801006a:	b25b      	sxtb	r3, r3
 801006c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010070:	d103      	bne.n	801007a <vQueueWaitForMessageRestricted+0x2a>
 8010072:	697b      	ldr	r3, [r7, #20]
 8010074:	2200      	movs	r2, #0
 8010076:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801007a:	697b      	ldr	r3, [r7, #20]
 801007c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010080:	b25b      	sxtb	r3, r3
 8010082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010086:	d103      	bne.n	8010090 <vQueueWaitForMessageRestricted+0x40>
 8010088:	697b      	ldr	r3, [r7, #20]
 801008a:	2200      	movs	r2, #0
 801008c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010090:	f001 fc0c 	bl	80118ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010098:	2b00      	cmp	r3, #0
 801009a:	d106      	bne.n	80100aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801009c:	697b      	ldr	r3, [r7, #20]
 801009e:	3324      	adds	r3, #36	@ 0x24
 80100a0:	687a      	ldr	r2, [r7, #4]
 80100a2:	68b9      	ldr	r1, [r7, #8]
 80100a4:	4618      	mov	r0, r3
 80100a6:	f000 fc6d 	bl	8010984 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80100aa:	6978      	ldr	r0, [r7, #20]
 80100ac:	f7ff ff26 	bl	800fefc <prvUnlockQueue>
	}
 80100b0:	bf00      	nop
 80100b2:	3718      	adds	r7, #24
 80100b4:	46bd      	mov	sp, r7
 80100b6:	bd80      	pop	{r7, pc}

080100b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b08e      	sub	sp, #56	@ 0x38
 80100bc:	af04      	add	r7, sp, #16
 80100be:	60f8      	str	r0, [r7, #12]
 80100c0:	60b9      	str	r1, [r7, #8]
 80100c2:	607a      	str	r2, [r7, #4]
 80100c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80100c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d10b      	bne.n	80100e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80100cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100d0:	f383 8811 	msr	BASEPRI, r3
 80100d4:	f3bf 8f6f 	isb	sy
 80100d8:	f3bf 8f4f 	dsb	sy
 80100dc:	623b      	str	r3, [r7, #32]
}
 80100de:	bf00      	nop
 80100e0:	bf00      	nop
 80100e2:	e7fd      	b.n	80100e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80100e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d10b      	bne.n	8010102 <xTaskCreateStatic+0x4a>
	__asm volatile
 80100ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100ee:	f383 8811 	msr	BASEPRI, r3
 80100f2:	f3bf 8f6f 	isb	sy
 80100f6:	f3bf 8f4f 	dsb	sy
 80100fa:	61fb      	str	r3, [r7, #28]
}
 80100fc:	bf00      	nop
 80100fe:	bf00      	nop
 8010100:	e7fd      	b.n	80100fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010102:	23a8      	movs	r3, #168	@ 0xa8
 8010104:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010106:	693b      	ldr	r3, [r7, #16]
 8010108:	2ba8      	cmp	r3, #168	@ 0xa8
 801010a:	d00b      	beq.n	8010124 <xTaskCreateStatic+0x6c>
	__asm volatile
 801010c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010110:	f383 8811 	msr	BASEPRI, r3
 8010114:	f3bf 8f6f 	isb	sy
 8010118:	f3bf 8f4f 	dsb	sy
 801011c:	61bb      	str	r3, [r7, #24]
}
 801011e:	bf00      	nop
 8010120:	bf00      	nop
 8010122:	e7fd      	b.n	8010120 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010124:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010128:	2b00      	cmp	r3, #0
 801012a:	d01e      	beq.n	801016a <xTaskCreateStatic+0xb2>
 801012c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801012e:	2b00      	cmp	r3, #0
 8010130:	d01b      	beq.n	801016a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010134:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010138:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801013a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801013c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801013e:	2202      	movs	r2, #2
 8010140:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010144:	2300      	movs	r3, #0
 8010146:	9303      	str	r3, [sp, #12]
 8010148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801014a:	9302      	str	r3, [sp, #8]
 801014c:	f107 0314 	add.w	r3, r7, #20
 8010150:	9301      	str	r3, [sp, #4]
 8010152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010154:	9300      	str	r3, [sp, #0]
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	687a      	ldr	r2, [r7, #4]
 801015a:	68b9      	ldr	r1, [r7, #8]
 801015c:	68f8      	ldr	r0, [r7, #12]
 801015e:	f000 f851 	bl	8010204 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010162:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010164:	f000 f8f6 	bl	8010354 <prvAddNewTaskToReadyList>
 8010168:	e001      	b.n	801016e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801016a:	2300      	movs	r3, #0
 801016c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801016e:	697b      	ldr	r3, [r7, #20]
	}
 8010170:	4618      	mov	r0, r3
 8010172:	3728      	adds	r7, #40	@ 0x28
 8010174:	46bd      	mov	sp, r7
 8010176:	bd80      	pop	{r7, pc}

08010178 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010178:	b580      	push	{r7, lr}
 801017a:	b08c      	sub	sp, #48	@ 0x30
 801017c:	af04      	add	r7, sp, #16
 801017e:	60f8      	str	r0, [r7, #12]
 8010180:	60b9      	str	r1, [r7, #8]
 8010182:	603b      	str	r3, [r7, #0]
 8010184:	4613      	mov	r3, r2
 8010186:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010188:	88fb      	ldrh	r3, [r7, #6]
 801018a:	009b      	lsls	r3, r3, #2
 801018c:	4618      	mov	r0, r3
 801018e:	f001 fc7d 	bl	8011a8c <pvPortMalloc>
 8010192:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010194:	697b      	ldr	r3, [r7, #20]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d00e      	beq.n	80101b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801019a:	20a8      	movs	r0, #168	@ 0xa8
 801019c:	f001 fc76 	bl	8011a8c <pvPortMalloc>
 80101a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80101a2:	69fb      	ldr	r3, [r7, #28]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d003      	beq.n	80101b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80101a8:	69fb      	ldr	r3, [r7, #28]
 80101aa:	697a      	ldr	r2, [r7, #20]
 80101ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80101ae:	e005      	b.n	80101bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80101b0:	6978      	ldr	r0, [r7, #20]
 80101b2:	f001 fd39 	bl	8011c28 <vPortFree>
 80101b6:	e001      	b.n	80101bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80101b8:	2300      	movs	r3, #0
 80101ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80101bc:	69fb      	ldr	r3, [r7, #28]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d017      	beq.n	80101f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80101c2:	69fb      	ldr	r3, [r7, #28]
 80101c4:	2200      	movs	r2, #0
 80101c6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80101ca:	88fa      	ldrh	r2, [r7, #6]
 80101cc:	2300      	movs	r3, #0
 80101ce:	9303      	str	r3, [sp, #12]
 80101d0:	69fb      	ldr	r3, [r7, #28]
 80101d2:	9302      	str	r3, [sp, #8]
 80101d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101d6:	9301      	str	r3, [sp, #4]
 80101d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101da:	9300      	str	r3, [sp, #0]
 80101dc:	683b      	ldr	r3, [r7, #0]
 80101de:	68b9      	ldr	r1, [r7, #8]
 80101e0:	68f8      	ldr	r0, [r7, #12]
 80101e2:	f000 f80f 	bl	8010204 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80101e6:	69f8      	ldr	r0, [r7, #28]
 80101e8:	f000 f8b4 	bl	8010354 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80101ec:	2301      	movs	r3, #1
 80101ee:	61bb      	str	r3, [r7, #24]
 80101f0:	e002      	b.n	80101f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80101f2:	f04f 33ff 	mov.w	r3, #4294967295
 80101f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80101f8:	69bb      	ldr	r3, [r7, #24]
	}
 80101fa:	4618      	mov	r0, r3
 80101fc:	3720      	adds	r7, #32
 80101fe:	46bd      	mov	sp, r7
 8010200:	bd80      	pop	{r7, pc}
	...

08010204 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b088      	sub	sp, #32
 8010208:	af00      	add	r7, sp, #0
 801020a:	60f8      	str	r0, [r7, #12]
 801020c:	60b9      	str	r1, [r7, #8]
 801020e:	607a      	str	r2, [r7, #4]
 8010210:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010214:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	009b      	lsls	r3, r3, #2
 801021a:	461a      	mov	r2, r3
 801021c:	21a5      	movs	r1, #165	@ 0xa5
 801021e:	f003 f8e6 	bl	80133ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010224:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801022c:	3b01      	subs	r3, #1
 801022e:	009b      	lsls	r3, r3, #2
 8010230:	4413      	add	r3, r2
 8010232:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010234:	69bb      	ldr	r3, [r7, #24]
 8010236:	f023 0307 	bic.w	r3, r3, #7
 801023a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801023c:	69bb      	ldr	r3, [r7, #24]
 801023e:	f003 0307 	and.w	r3, r3, #7
 8010242:	2b00      	cmp	r3, #0
 8010244:	d00b      	beq.n	801025e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8010246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801024a:	f383 8811 	msr	BASEPRI, r3
 801024e:	f3bf 8f6f 	isb	sy
 8010252:	f3bf 8f4f 	dsb	sy
 8010256:	617b      	str	r3, [r7, #20]
}
 8010258:	bf00      	nop
 801025a:	bf00      	nop
 801025c:	e7fd      	b.n	801025a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d01f      	beq.n	80102a4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010264:	2300      	movs	r3, #0
 8010266:	61fb      	str	r3, [r7, #28]
 8010268:	e012      	b.n	8010290 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801026a:	68ba      	ldr	r2, [r7, #8]
 801026c:	69fb      	ldr	r3, [r7, #28]
 801026e:	4413      	add	r3, r2
 8010270:	7819      	ldrb	r1, [r3, #0]
 8010272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010274:	69fb      	ldr	r3, [r7, #28]
 8010276:	4413      	add	r3, r2
 8010278:	3334      	adds	r3, #52	@ 0x34
 801027a:	460a      	mov	r2, r1
 801027c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801027e:	68ba      	ldr	r2, [r7, #8]
 8010280:	69fb      	ldr	r3, [r7, #28]
 8010282:	4413      	add	r3, r2
 8010284:	781b      	ldrb	r3, [r3, #0]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d006      	beq.n	8010298 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801028a:	69fb      	ldr	r3, [r7, #28]
 801028c:	3301      	adds	r3, #1
 801028e:	61fb      	str	r3, [r7, #28]
 8010290:	69fb      	ldr	r3, [r7, #28]
 8010292:	2b0f      	cmp	r3, #15
 8010294:	d9e9      	bls.n	801026a <prvInitialiseNewTask+0x66>
 8010296:	e000      	b.n	801029a <prvInitialiseNewTask+0x96>
			{
				break;
 8010298:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801029a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801029c:	2200      	movs	r2, #0
 801029e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80102a2:	e003      	b.n	80102ac <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80102a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102a6:	2200      	movs	r2, #0
 80102a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80102ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102ae:	2b37      	cmp	r3, #55	@ 0x37
 80102b0:	d901      	bls.n	80102b6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80102b2:	2337      	movs	r3, #55	@ 0x37
 80102b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80102b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80102ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80102bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80102c0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80102c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102c4:	2200      	movs	r2, #0
 80102c6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80102c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102ca:	3304      	adds	r3, #4
 80102cc:	4618      	mov	r0, r3
 80102ce:	f7ff f8a7 	bl	800f420 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80102d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102d4:	3318      	adds	r3, #24
 80102d6:	4618      	mov	r0, r3
 80102d8:	f7ff f8a2 	bl	800f420 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80102dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80102e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80102e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80102ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102f0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80102f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102f4:	2200      	movs	r2, #0
 80102f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80102fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102fc:	2200      	movs	r2, #0
 80102fe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010304:	3354      	adds	r3, #84	@ 0x54
 8010306:	224c      	movs	r2, #76	@ 0x4c
 8010308:	2100      	movs	r1, #0
 801030a:	4618      	mov	r0, r3
 801030c:	f003 f86f 	bl	80133ee <memset>
 8010310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010312:	4a0d      	ldr	r2, [pc, #52]	@ (8010348 <prvInitialiseNewTask+0x144>)
 8010314:	659a      	str	r2, [r3, #88]	@ 0x58
 8010316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010318:	4a0c      	ldr	r2, [pc, #48]	@ (801034c <prvInitialiseNewTask+0x148>)
 801031a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801031c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801031e:	4a0c      	ldr	r2, [pc, #48]	@ (8010350 <prvInitialiseNewTask+0x14c>)
 8010320:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010322:	683a      	ldr	r2, [r7, #0]
 8010324:	68f9      	ldr	r1, [r7, #12]
 8010326:	69b8      	ldr	r0, [r7, #24]
 8010328:	f001 f95a 	bl	80115e0 <pxPortInitialiseStack>
 801032c:	4602      	mov	r2, r0
 801032e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010330:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010334:	2b00      	cmp	r3, #0
 8010336:	d002      	beq.n	801033e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801033a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801033c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801033e:	bf00      	nop
 8010340:	3720      	adds	r7, #32
 8010342:	46bd      	mov	sp, r7
 8010344:	bd80      	pop	{r7, pc}
 8010346:	bf00      	nop
 8010348:	200090a8 	.word	0x200090a8
 801034c:	20009110 	.word	0x20009110
 8010350:	20009178 	.word	0x20009178

08010354 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b082      	sub	sp, #8
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801035c:	f001 fa74 	bl	8011848 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010360:	4b2d      	ldr	r3, [pc, #180]	@ (8010418 <prvAddNewTaskToReadyList+0xc4>)
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	3301      	adds	r3, #1
 8010366:	4a2c      	ldr	r2, [pc, #176]	@ (8010418 <prvAddNewTaskToReadyList+0xc4>)
 8010368:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801036a:	4b2c      	ldr	r3, [pc, #176]	@ (801041c <prvAddNewTaskToReadyList+0xc8>)
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d109      	bne.n	8010386 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010372:	4a2a      	ldr	r2, [pc, #168]	@ (801041c <prvAddNewTaskToReadyList+0xc8>)
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010378:	4b27      	ldr	r3, [pc, #156]	@ (8010418 <prvAddNewTaskToReadyList+0xc4>)
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	2b01      	cmp	r3, #1
 801037e:	d110      	bne.n	80103a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010380:	f000 fc2e 	bl	8010be0 <prvInitialiseTaskLists>
 8010384:	e00d      	b.n	80103a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010386:	4b26      	ldr	r3, [pc, #152]	@ (8010420 <prvAddNewTaskToReadyList+0xcc>)
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d109      	bne.n	80103a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801038e:	4b23      	ldr	r3, [pc, #140]	@ (801041c <prvAddNewTaskToReadyList+0xc8>)
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010398:	429a      	cmp	r2, r3
 801039a:	d802      	bhi.n	80103a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801039c:	4a1f      	ldr	r2, [pc, #124]	@ (801041c <prvAddNewTaskToReadyList+0xc8>)
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80103a2:	4b20      	ldr	r3, [pc, #128]	@ (8010424 <prvAddNewTaskToReadyList+0xd0>)
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	3301      	adds	r3, #1
 80103a8:	4a1e      	ldr	r2, [pc, #120]	@ (8010424 <prvAddNewTaskToReadyList+0xd0>)
 80103aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80103ac:	4b1d      	ldr	r3, [pc, #116]	@ (8010424 <prvAddNewTaskToReadyList+0xd0>)
 80103ae:	681a      	ldr	r2, [r3, #0]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103b8:	4b1b      	ldr	r3, [pc, #108]	@ (8010428 <prvAddNewTaskToReadyList+0xd4>)
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	429a      	cmp	r2, r3
 80103be:	d903      	bls.n	80103c8 <prvAddNewTaskToReadyList+0x74>
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103c4:	4a18      	ldr	r2, [pc, #96]	@ (8010428 <prvAddNewTaskToReadyList+0xd4>)
 80103c6:	6013      	str	r3, [r2, #0]
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103cc:	4613      	mov	r3, r2
 80103ce:	009b      	lsls	r3, r3, #2
 80103d0:	4413      	add	r3, r2
 80103d2:	009b      	lsls	r3, r3, #2
 80103d4:	4a15      	ldr	r2, [pc, #84]	@ (801042c <prvAddNewTaskToReadyList+0xd8>)
 80103d6:	441a      	add	r2, r3
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	3304      	adds	r3, #4
 80103dc:	4619      	mov	r1, r3
 80103de:	4610      	mov	r0, r2
 80103e0:	f7ff f82b 	bl	800f43a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80103e4:	f001 fa62 	bl	80118ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80103e8:	4b0d      	ldr	r3, [pc, #52]	@ (8010420 <prvAddNewTaskToReadyList+0xcc>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d00e      	beq.n	801040e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80103f0:	4b0a      	ldr	r3, [pc, #40]	@ (801041c <prvAddNewTaskToReadyList+0xc8>)
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103fa:	429a      	cmp	r2, r3
 80103fc:	d207      	bcs.n	801040e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80103fe:	4b0c      	ldr	r3, [pc, #48]	@ (8010430 <prvAddNewTaskToReadyList+0xdc>)
 8010400:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010404:	601a      	str	r2, [r3, #0]
 8010406:	f3bf 8f4f 	dsb	sy
 801040a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801040e:	bf00      	nop
 8010410:	3708      	adds	r7, #8
 8010412:	46bd      	mov	sp, r7
 8010414:	bd80      	pop	{r7, pc}
 8010416:	bf00      	nop
 8010418:	2000695c 	.word	0x2000695c
 801041c:	20006488 	.word	0x20006488
 8010420:	20006968 	.word	0x20006968
 8010424:	20006978 	.word	0x20006978
 8010428:	20006964 	.word	0x20006964
 801042c:	2000648c 	.word	0x2000648c
 8010430:	e000ed04 	.word	0xe000ed04

08010434 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010434:	b580      	push	{r7, lr}
 8010436:	b084      	sub	sp, #16
 8010438:	af00      	add	r7, sp, #0
 801043a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801043c:	2300      	movs	r3, #0
 801043e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d018      	beq.n	8010478 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010446:	4b14      	ldr	r3, [pc, #80]	@ (8010498 <vTaskDelay+0x64>)
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d00b      	beq.n	8010466 <vTaskDelay+0x32>
	__asm volatile
 801044e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010452:	f383 8811 	msr	BASEPRI, r3
 8010456:	f3bf 8f6f 	isb	sy
 801045a:	f3bf 8f4f 	dsb	sy
 801045e:	60bb      	str	r3, [r7, #8]
}
 8010460:	bf00      	nop
 8010462:	bf00      	nop
 8010464:	e7fd      	b.n	8010462 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010466:	f000 f88b 	bl	8010580 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801046a:	2100      	movs	r1, #0
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f000 fd09 	bl	8010e84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010472:	f000 f893 	bl	801059c <xTaskResumeAll>
 8010476:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d107      	bne.n	801048e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801047e:	4b07      	ldr	r3, [pc, #28]	@ (801049c <vTaskDelay+0x68>)
 8010480:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010484:	601a      	str	r2, [r3, #0]
 8010486:	f3bf 8f4f 	dsb	sy
 801048a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801048e:	bf00      	nop
 8010490:	3710      	adds	r7, #16
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}
 8010496:	bf00      	nop
 8010498:	20006984 	.word	0x20006984
 801049c:	e000ed04 	.word	0xe000ed04

080104a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b08a      	sub	sp, #40	@ 0x28
 80104a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80104a6:	2300      	movs	r3, #0
 80104a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80104aa:	2300      	movs	r3, #0
 80104ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80104ae:	463a      	mov	r2, r7
 80104b0:	1d39      	adds	r1, r7, #4
 80104b2:	f107 0308 	add.w	r3, r7, #8
 80104b6:	4618      	mov	r0, r3
 80104b8:	f7fe ff5e 	bl	800f378 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80104bc:	6839      	ldr	r1, [r7, #0]
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	68ba      	ldr	r2, [r7, #8]
 80104c2:	9202      	str	r2, [sp, #8]
 80104c4:	9301      	str	r3, [sp, #4]
 80104c6:	2300      	movs	r3, #0
 80104c8:	9300      	str	r3, [sp, #0]
 80104ca:	2300      	movs	r3, #0
 80104cc:	460a      	mov	r2, r1
 80104ce:	4924      	ldr	r1, [pc, #144]	@ (8010560 <vTaskStartScheduler+0xc0>)
 80104d0:	4824      	ldr	r0, [pc, #144]	@ (8010564 <vTaskStartScheduler+0xc4>)
 80104d2:	f7ff fdf1 	bl	80100b8 <xTaskCreateStatic>
 80104d6:	4603      	mov	r3, r0
 80104d8:	4a23      	ldr	r2, [pc, #140]	@ (8010568 <vTaskStartScheduler+0xc8>)
 80104da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80104dc:	4b22      	ldr	r3, [pc, #136]	@ (8010568 <vTaskStartScheduler+0xc8>)
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d002      	beq.n	80104ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80104e4:	2301      	movs	r3, #1
 80104e6:	617b      	str	r3, [r7, #20]
 80104e8:	e001      	b.n	80104ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80104ea:	2300      	movs	r3, #0
 80104ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80104ee:	697b      	ldr	r3, [r7, #20]
 80104f0:	2b01      	cmp	r3, #1
 80104f2:	d102      	bne.n	80104fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80104f4:	f000 fd1a 	bl	8010f2c <xTimerCreateTimerTask>
 80104f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80104fa:	697b      	ldr	r3, [r7, #20]
 80104fc:	2b01      	cmp	r3, #1
 80104fe:	d11b      	bne.n	8010538 <vTaskStartScheduler+0x98>
	__asm volatile
 8010500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010504:	f383 8811 	msr	BASEPRI, r3
 8010508:	f3bf 8f6f 	isb	sy
 801050c:	f3bf 8f4f 	dsb	sy
 8010510:	613b      	str	r3, [r7, #16]
}
 8010512:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010514:	4b15      	ldr	r3, [pc, #84]	@ (801056c <vTaskStartScheduler+0xcc>)
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	3354      	adds	r3, #84	@ 0x54
 801051a:	4a15      	ldr	r2, [pc, #84]	@ (8010570 <vTaskStartScheduler+0xd0>)
 801051c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801051e:	4b15      	ldr	r3, [pc, #84]	@ (8010574 <vTaskStartScheduler+0xd4>)
 8010520:	f04f 32ff 	mov.w	r2, #4294967295
 8010524:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010526:	4b14      	ldr	r3, [pc, #80]	@ (8010578 <vTaskStartScheduler+0xd8>)
 8010528:	2201      	movs	r2, #1
 801052a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801052c:	4b13      	ldr	r3, [pc, #76]	@ (801057c <vTaskStartScheduler+0xdc>)
 801052e:	2200      	movs	r2, #0
 8010530:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010532:	f001 f8e5 	bl	8011700 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010536:	e00f      	b.n	8010558 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010538:	697b      	ldr	r3, [r7, #20]
 801053a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801053e:	d10b      	bne.n	8010558 <vTaskStartScheduler+0xb8>
	__asm volatile
 8010540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010544:	f383 8811 	msr	BASEPRI, r3
 8010548:	f3bf 8f6f 	isb	sy
 801054c:	f3bf 8f4f 	dsb	sy
 8010550:	60fb      	str	r3, [r7, #12]
}
 8010552:	bf00      	nop
 8010554:	bf00      	nop
 8010556:	e7fd      	b.n	8010554 <vTaskStartScheduler+0xb4>
}
 8010558:	bf00      	nop
 801055a:	3718      	adds	r7, #24
 801055c:	46bd      	mov	sp, r7
 801055e:	bd80      	pop	{r7, pc}
 8010560:	08015750 	.word	0x08015750
 8010564:	08010bb1 	.word	0x08010bb1
 8010568:	20006980 	.word	0x20006980
 801056c:	20006488 	.word	0x20006488
 8010570:	20000198 	.word	0x20000198
 8010574:	2000697c 	.word	0x2000697c
 8010578:	20006968 	.word	0x20006968
 801057c:	20006960 	.word	0x20006960

08010580 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010580:	b480      	push	{r7}
 8010582:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010584:	4b04      	ldr	r3, [pc, #16]	@ (8010598 <vTaskSuspendAll+0x18>)
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	3301      	adds	r3, #1
 801058a:	4a03      	ldr	r2, [pc, #12]	@ (8010598 <vTaskSuspendAll+0x18>)
 801058c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801058e:	bf00      	nop
 8010590:	46bd      	mov	sp, r7
 8010592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010596:	4770      	bx	lr
 8010598:	20006984 	.word	0x20006984

0801059c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b084      	sub	sp, #16
 80105a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80105a2:	2300      	movs	r3, #0
 80105a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80105a6:	2300      	movs	r3, #0
 80105a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80105aa:	4b42      	ldr	r3, [pc, #264]	@ (80106b4 <xTaskResumeAll+0x118>)
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d10b      	bne.n	80105ca <xTaskResumeAll+0x2e>
	__asm volatile
 80105b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105b6:	f383 8811 	msr	BASEPRI, r3
 80105ba:	f3bf 8f6f 	isb	sy
 80105be:	f3bf 8f4f 	dsb	sy
 80105c2:	603b      	str	r3, [r7, #0]
}
 80105c4:	bf00      	nop
 80105c6:	bf00      	nop
 80105c8:	e7fd      	b.n	80105c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80105ca:	f001 f93d 	bl	8011848 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80105ce:	4b39      	ldr	r3, [pc, #228]	@ (80106b4 <xTaskResumeAll+0x118>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	3b01      	subs	r3, #1
 80105d4:	4a37      	ldr	r2, [pc, #220]	@ (80106b4 <xTaskResumeAll+0x118>)
 80105d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80105d8:	4b36      	ldr	r3, [pc, #216]	@ (80106b4 <xTaskResumeAll+0x118>)
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d162      	bne.n	80106a6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80105e0:	4b35      	ldr	r3, [pc, #212]	@ (80106b8 <xTaskResumeAll+0x11c>)
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d05e      	beq.n	80106a6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80105e8:	e02f      	b.n	801064a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105ea:	4b34      	ldr	r3, [pc, #208]	@ (80106bc <xTaskResumeAll+0x120>)
 80105ec:	68db      	ldr	r3, [r3, #12]
 80105ee:	68db      	ldr	r3, [r3, #12]
 80105f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	3318      	adds	r3, #24
 80105f6:	4618      	mov	r0, r3
 80105f8:	f7fe ff7c 	bl	800f4f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	3304      	adds	r3, #4
 8010600:	4618      	mov	r0, r3
 8010602:	f7fe ff77 	bl	800f4f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801060a:	4b2d      	ldr	r3, [pc, #180]	@ (80106c0 <xTaskResumeAll+0x124>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	429a      	cmp	r2, r3
 8010610:	d903      	bls.n	801061a <xTaskResumeAll+0x7e>
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010616:	4a2a      	ldr	r2, [pc, #168]	@ (80106c0 <xTaskResumeAll+0x124>)
 8010618:	6013      	str	r3, [r2, #0]
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801061e:	4613      	mov	r3, r2
 8010620:	009b      	lsls	r3, r3, #2
 8010622:	4413      	add	r3, r2
 8010624:	009b      	lsls	r3, r3, #2
 8010626:	4a27      	ldr	r2, [pc, #156]	@ (80106c4 <xTaskResumeAll+0x128>)
 8010628:	441a      	add	r2, r3
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	3304      	adds	r3, #4
 801062e:	4619      	mov	r1, r3
 8010630:	4610      	mov	r0, r2
 8010632:	f7fe ff02 	bl	800f43a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801063a:	4b23      	ldr	r3, [pc, #140]	@ (80106c8 <xTaskResumeAll+0x12c>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010640:	429a      	cmp	r2, r3
 8010642:	d302      	bcc.n	801064a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8010644:	4b21      	ldr	r3, [pc, #132]	@ (80106cc <xTaskResumeAll+0x130>)
 8010646:	2201      	movs	r2, #1
 8010648:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801064a:	4b1c      	ldr	r3, [pc, #112]	@ (80106bc <xTaskResumeAll+0x120>)
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d1cb      	bne.n	80105ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d001      	beq.n	801065c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010658:	f000 fb66 	bl	8010d28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801065c:	4b1c      	ldr	r3, [pc, #112]	@ (80106d0 <xTaskResumeAll+0x134>)
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d010      	beq.n	801068a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010668:	f000 f846 	bl	80106f8 <xTaskIncrementTick>
 801066c:	4603      	mov	r3, r0
 801066e:	2b00      	cmp	r3, #0
 8010670:	d002      	beq.n	8010678 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8010672:	4b16      	ldr	r3, [pc, #88]	@ (80106cc <xTaskResumeAll+0x130>)
 8010674:	2201      	movs	r2, #1
 8010676:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	3b01      	subs	r3, #1
 801067c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d1f1      	bne.n	8010668 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8010684:	4b12      	ldr	r3, [pc, #72]	@ (80106d0 <xTaskResumeAll+0x134>)
 8010686:	2200      	movs	r2, #0
 8010688:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801068a:	4b10      	ldr	r3, [pc, #64]	@ (80106cc <xTaskResumeAll+0x130>)
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d009      	beq.n	80106a6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010692:	2301      	movs	r3, #1
 8010694:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010696:	4b0f      	ldr	r3, [pc, #60]	@ (80106d4 <xTaskResumeAll+0x138>)
 8010698:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801069c:	601a      	str	r2, [r3, #0]
 801069e:	f3bf 8f4f 	dsb	sy
 80106a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80106a6:	f001 f901 	bl	80118ac <vPortExitCritical>

	return xAlreadyYielded;
 80106aa:	68bb      	ldr	r3, [r7, #8]
}
 80106ac:	4618      	mov	r0, r3
 80106ae:	3710      	adds	r7, #16
 80106b0:	46bd      	mov	sp, r7
 80106b2:	bd80      	pop	{r7, pc}
 80106b4:	20006984 	.word	0x20006984
 80106b8:	2000695c 	.word	0x2000695c
 80106bc:	2000691c 	.word	0x2000691c
 80106c0:	20006964 	.word	0x20006964
 80106c4:	2000648c 	.word	0x2000648c
 80106c8:	20006488 	.word	0x20006488
 80106cc:	20006970 	.word	0x20006970
 80106d0:	2000696c 	.word	0x2000696c
 80106d4:	e000ed04 	.word	0xe000ed04

080106d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80106d8:	b480      	push	{r7}
 80106da:	b083      	sub	sp, #12
 80106dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80106de:	4b05      	ldr	r3, [pc, #20]	@ (80106f4 <xTaskGetTickCount+0x1c>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80106e4:	687b      	ldr	r3, [r7, #4]
}
 80106e6:	4618      	mov	r0, r3
 80106e8:	370c      	adds	r7, #12
 80106ea:	46bd      	mov	sp, r7
 80106ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f0:	4770      	bx	lr
 80106f2:	bf00      	nop
 80106f4:	20006960 	.word	0x20006960

080106f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b086      	sub	sp, #24
 80106fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80106fe:	2300      	movs	r3, #0
 8010700:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010702:	4b4f      	ldr	r3, [pc, #316]	@ (8010840 <xTaskIncrementTick+0x148>)
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	2b00      	cmp	r3, #0
 8010708:	f040 8090 	bne.w	801082c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801070c:	4b4d      	ldr	r3, [pc, #308]	@ (8010844 <xTaskIncrementTick+0x14c>)
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	3301      	adds	r3, #1
 8010712:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010714:	4a4b      	ldr	r2, [pc, #300]	@ (8010844 <xTaskIncrementTick+0x14c>)
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801071a:	693b      	ldr	r3, [r7, #16]
 801071c:	2b00      	cmp	r3, #0
 801071e:	d121      	bne.n	8010764 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010720:	4b49      	ldr	r3, [pc, #292]	@ (8010848 <xTaskIncrementTick+0x150>)
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d00b      	beq.n	8010742 <xTaskIncrementTick+0x4a>
	__asm volatile
 801072a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801072e:	f383 8811 	msr	BASEPRI, r3
 8010732:	f3bf 8f6f 	isb	sy
 8010736:	f3bf 8f4f 	dsb	sy
 801073a:	603b      	str	r3, [r7, #0]
}
 801073c:	bf00      	nop
 801073e:	bf00      	nop
 8010740:	e7fd      	b.n	801073e <xTaskIncrementTick+0x46>
 8010742:	4b41      	ldr	r3, [pc, #260]	@ (8010848 <xTaskIncrementTick+0x150>)
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	60fb      	str	r3, [r7, #12]
 8010748:	4b40      	ldr	r3, [pc, #256]	@ (801084c <xTaskIncrementTick+0x154>)
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	4a3e      	ldr	r2, [pc, #248]	@ (8010848 <xTaskIncrementTick+0x150>)
 801074e:	6013      	str	r3, [r2, #0]
 8010750:	4a3e      	ldr	r2, [pc, #248]	@ (801084c <xTaskIncrementTick+0x154>)
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	6013      	str	r3, [r2, #0]
 8010756:	4b3e      	ldr	r3, [pc, #248]	@ (8010850 <xTaskIncrementTick+0x158>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	3301      	adds	r3, #1
 801075c:	4a3c      	ldr	r2, [pc, #240]	@ (8010850 <xTaskIncrementTick+0x158>)
 801075e:	6013      	str	r3, [r2, #0]
 8010760:	f000 fae2 	bl	8010d28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010764:	4b3b      	ldr	r3, [pc, #236]	@ (8010854 <xTaskIncrementTick+0x15c>)
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	693a      	ldr	r2, [r7, #16]
 801076a:	429a      	cmp	r2, r3
 801076c:	d349      	bcc.n	8010802 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801076e:	4b36      	ldr	r3, [pc, #216]	@ (8010848 <xTaskIncrementTick+0x150>)
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d104      	bne.n	8010782 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010778:	4b36      	ldr	r3, [pc, #216]	@ (8010854 <xTaskIncrementTick+0x15c>)
 801077a:	f04f 32ff 	mov.w	r2, #4294967295
 801077e:	601a      	str	r2, [r3, #0]
					break;
 8010780:	e03f      	b.n	8010802 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010782:	4b31      	ldr	r3, [pc, #196]	@ (8010848 <xTaskIncrementTick+0x150>)
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	68db      	ldr	r3, [r3, #12]
 8010788:	68db      	ldr	r3, [r3, #12]
 801078a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801078c:	68bb      	ldr	r3, [r7, #8]
 801078e:	685b      	ldr	r3, [r3, #4]
 8010790:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010792:	693a      	ldr	r2, [r7, #16]
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	429a      	cmp	r2, r3
 8010798:	d203      	bcs.n	80107a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801079a:	4a2e      	ldr	r2, [pc, #184]	@ (8010854 <xTaskIncrementTick+0x15c>)
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80107a0:	e02f      	b.n	8010802 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107a2:	68bb      	ldr	r3, [r7, #8]
 80107a4:	3304      	adds	r3, #4
 80107a6:	4618      	mov	r0, r3
 80107a8:	f7fe fea4 	bl	800f4f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80107ac:	68bb      	ldr	r3, [r7, #8]
 80107ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d004      	beq.n	80107be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	3318      	adds	r3, #24
 80107b8:	4618      	mov	r0, r3
 80107ba:	f7fe fe9b 	bl	800f4f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80107be:	68bb      	ldr	r3, [r7, #8]
 80107c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107c2:	4b25      	ldr	r3, [pc, #148]	@ (8010858 <xTaskIncrementTick+0x160>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	429a      	cmp	r2, r3
 80107c8:	d903      	bls.n	80107d2 <xTaskIncrementTick+0xda>
 80107ca:	68bb      	ldr	r3, [r7, #8]
 80107cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107ce:	4a22      	ldr	r2, [pc, #136]	@ (8010858 <xTaskIncrementTick+0x160>)
 80107d0:	6013      	str	r3, [r2, #0]
 80107d2:	68bb      	ldr	r3, [r7, #8]
 80107d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107d6:	4613      	mov	r3, r2
 80107d8:	009b      	lsls	r3, r3, #2
 80107da:	4413      	add	r3, r2
 80107dc:	009b      	lsls	r3, r3, #2
 80107de:	4a1f      	ldr	r2, [pc, #124]	@ (801085c <xTaskIncrementTick+0x164>)
 80107e0:	441a      	add	r2, r3
 80107e2:	68bb      	ldr	r3, [r7, #8]
 80107e4:	3304      	adds	r3, #4
 80107e6:	4619      	mov	r1, r3
 80107e8:	4610      	mov	r0, r2
 80107ea:	f7fe fe26 	bl	800f43a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107f2:	4b1b      	ldr	r3, [pc, #108]	@ (8010860 <xTaskIncrementTick+0x168>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107f8:	429a      	cmp	r2, r3
 80107fa:	d3b8      	bcc.n	801076e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80107fc:	2301      	movs	r3, #1
 80107fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010800:	e7b5      	b.n	801076e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010802:	4b17      	ldr	r3, [pc, #92]	@ (8010860 <xTaskIncrementTick+0x168>)
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010808:	4914      	ldr	r1, [pc, #80]	@ (801085c <xTaskIncrementTick+0x164>)
 801080a:	4613      	mov	r3, r2
 801080c:	009b      	lsls	r3, r3, #2
 801080e:	4413      	add	r3, r2
 8010810:	009b      	lsls	r3, r3, #2
 8010812:	440b      	add	r3, r1
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	2b01      	cmp	r3, #1
 8010818:	d901      	bls.n	801081e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801081a:	2301      	movs	r3, #1
 801081c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801081e:	4b11      	ldr	r3, [pc, #68]	@ (8010864 <xTaskIncrementTick+0x16c>)
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d007      	beq.n	8010836 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010826:	2301      	movs	r3, #1
 8010828:	617b      	str	r3, [r7, #20]
 801082a:	e004      	b.n	8010836 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801082c:	4b0e      	ldr	r3, [pc, #56]	@ (8010868 <xTaskIncrementTick+0x170>)
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	3301      	adds	r3, #1
 8010832:	4a0d      	ldr	r2, [pc, #52]	@ (8010868 <xTaskIncrementTick+0x170>)
 8010834:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010836:	697b      	ldr	r3, [r7, #20]
}
 8010838:	4618      	mov	r0, r3
 801083a:	3718      	adds	r7, #24
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}
 8010840:	20006984 	.word	0x20006984
 8010844:	20006960 	.word	0x20006960
 8010848:	20006914 	.word	0x20006914
 801084c:	20006918 	.word	0x20006918
 8010850:	20006974 	.word	0x20006974
 8010854:	2000697c 	.word	0x2000697c
 8010858:	20006964 	.word	0x20006964
 801085c:	2000648c 	.word	0x2000648c
 8010860:	20006488 	.word	0x20006488
 8010864:	20006970 	.word	0x20006970
 8010868:	2000696c 	.word	0x2000696c

0801086c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801086c:	b480      	push	{r7}
 801086e:	b085      	sub	sp, #20
 8010870:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010872:	4b2b      	ldr	r3, [pc, #172]	@ (8010920 <vTaskSwitchContext+0xb4>)
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d003      	beq.n	8010882 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801087a:	4b2a      	ldr	r3, [pc, #168]	@ (8010924 <vTaskSwitchContext+0xb8>)
 801087c:	2201      	movs	r2, #1
 801087e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010880:	e047      	b.n	8010912 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8010882:	4b28      	ldr	r3, [pc, #160]	@ (8010924 <vTaskSwitchContext+0xb8>)
 8010884:	2200      	movs	r2, #0
 8010886:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010888:	4b27      	ldr	r3, [pc, #156]	@ (8010928 <vTaskSwitchContext+0xbc>)
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	60fb      	str	r3, [r7, #12]
 801088e:	e011      	b.n	80108b4 <vTaskSwitchContext+0x48>
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d10b      	bne.n	80108ae <vTaskSwitchContext+0x42>
	__asm volatile
 8010896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801089a:	f383 8811 	msr	BASEPRI, r3
 801089e:	f3bf 8f6f 	isb	sy
 80108a2:	f3bf 8f4f 	dsb	sy
 80108a6:	607b      	str	r3, [r7, #4]
}
 80108a8:	bf00      	nop
 80108aa:	bf00      	nop
 80108ac:	e7fd      	b.n	80108aa <vTaskSwitchContext+0x3e>
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	3b01      	subs	r3, #1
 80108b2:	60fb      	str	r3, [r7, #12]
 80108b4:	491d      	ldr	r1, [pc, #116]	@ (801092c <vTaskSwitchContext+0xc0>)
 80108b6:	68fa      	ldr	r2, [r7, #12]
 80108b8:	4613      	mov	r3, r2
 80108ba:	009b      	lsls	r3, r3, #2
 80108bc:	4413      	add	r3, r2
 80108be:	009b      	lsls	r3, r3, #2
 80108c0:	440b      	add	r3, r1
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d0e3      	beq.n	8010890 <vTaskSwitchContext+0x24>
 80108c8:	68fa      	ldr	r2, [r7, #12]
 80108ca:	4613      	mov	r3, r2
 80108cc:	009b      	lsls	r3, r3, #2
 80108ce:	4413      	add	r3, r2
 80108d0:	009b      	lsls	r3, r3, #2
 80108d2:	4a16      	ldr	r2, [pc, #88]	@ (801092c <vTaskSwitchContext+0xc0>)
 80108d4:	4413      	add	r3, r2
 80108d6:	60bb      	str	r3, [r7, #8]
 80108d8:	68bb      	ldr	r3, [r7, #8]
 80108da:	685b      	ldr	r3, [r3, #4]
 80108dc:	685a      	ldr	r2, [r3, #4]
 80108de:	68bb      	ldr	r3, [r7, #8]
 80108e0:	605a      	str	r2, [r3, #4]
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	685a      	ldr	r2, [r3, #4]
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	3308      	adds	r3, #8
 80108ea:	429a      	cmp	r2, r3
 80108ec:	d104      	bne.n	80108f8 <vTaskSwitchContext+0x8c>
 80108ee:	68bb      	ldr	r3, [r7, #8]
 80108f0:	685b      	ldr	r3, [r3, #4]
 80108f2:	685a      	ldr	r2, [r3, #4]
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	605a      	str	r2, [r3, #4]
 80108f8:	68bb      	ldr	r3, [r7, #8]
 80108fa:	685b      	ldr	r3, [r3, #4]
 80108fc:	68db      	ldr	r3, [r3, #12]
 80108fe:	4a0c      	ldr	r2, [pc, #48]	@ (8010930 <vTaskSwitchContext+0xc4>)
 8010900:	6013      	str	r3, [r2, #0]
 8010902:	4a09      	ldr	r2, [pc, #36]	@ (8010928 <vTaskSwitchContext+0xbc>)
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010908:	4b09      	ldr	r3, [pc, #36]	@ (8010930 <vTaskSwitchContext+0xc4>)
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	3354      	adds	r3, #84	@ 0x54
 801090e:	4a09      	ldr	r2, [pc, #36]	@ (8010934 <vTaskSwitchContext+0xc8>)
 8010910:	6013      	str	r3, [r2, #0]
}
 8010912:	bf00      	nop
 8010914:	3714      	adds	r7, #20
 8010916:	46bd      	mov	sp, r7
 8010918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091c:	4770      	bx	lr
 801091e:	bf00      	nop
 8010920:	20006984 	.word	0x20006984
 8010924:	20006970 	.word	0x20006970
 8010928:	20006964 	.word	0x20006964
 801092c:	2000648c 	.word	0x2000648c
 8010930:	20006488 	.word	0x20006488
 8010934:	20000198 	.word	0x20000198

08010938 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b084      	sub	sp, #16
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
 8010940:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d10b      	bne.n	8010960 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801094c:	f383 8811 	msr	BASEPRI, r3
 8010950:	f3bf 8f6f 	isb	sy
 8010954:	f3bf 8f4f 	dsb	sy
 8010958:	60fb      	str	r3, [r7, #12]
}
 801095a:	bf00      	nop
 801095c:	bf00      	nop
 801095e:	e7fd      	b.n	801095c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010960:	4b07      	ldr	r3, [pc, #28]	@ (8010980 <vTaskPlaceOnEventList+0x48>)
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	3318      	adds	r3, #24
 8010966:	4619      	mov	r1, r3
 8010968:	6878      	ldr	r0, [r7, #4]
 801096a:	f7fe fd8a 	bl	800f482 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801096e:	2101      	movs	r1, #1
 8010970:	6838      	ldr	r0, [r7, #0]
 8010972:	f000 fa87 	bl	8010e84 <prvAddCurrentTaskToDelayedList>
}
 8010976:	bf00      	nop
 8010978:	3710      	adds	r7, #16
 801097a:	46bd      	mov	sp, r7
 801097c:	bd80      	pop	{r7, pc}
 801097e:	bf00      	nop
 8010980:	20006488 	.word	0x20006488

08010984 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010984:	b580      	push	{r7, lr}
 8010986:	b086      	sub	sp, #24
 8010988:	af00      	add	r7, sp, #0
 801098a:	60f8      	str	r0, [r7, #12]
 801098c:	60b9      	str	r1, [r7, #8]
 801098e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d10b      	bne.n	80109ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8010996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801099a:	f383 8811 	msr	BASEPRI, r3
 801099e:	f3bf 8f6f 	isb	sy
 80109a2:	f3bf 8f4f 	dsb	sy
 80109a6:	617b      	str	r3, [r7, #20]
}
 80109a8:	bf00      	nop
 80109aa:	bf00      	nop
 80109ac:	e7fd      	b.n	80109aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80109ae:	4b0a      	ldr	r3, [pc, #40]	@ (80109d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	3318      	adds	r3, #24
 80109b4:	4619      	mov	r1, r3
 80109b6:	68f8      	ldr	r0, [r7, #12]
 80109b8:	f7fe fd3f 	bl	800f43a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d002      	beq.n	80109c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80109c2:	f04f 33ff 	mov.w	r3, #4294967295
 80109c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80109c8:	6879      	ldr	r1, [r7, #4]
 80109ca:	68b8      	ldr	r0, [r7, #8]
 80109cc:	f000 fa5a 	bl	8010e84 <prvAddCurrentTaskToDelayedList>
	}
 80109d0:	bf00      	nop
 80109d2:	3718      	adds	r7, #24
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	20006488 	.word	0x20006488

080109dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80109dc:	b580      	push	{r7, lr}
 80109de:	b086      	sub	sp, #24
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	68db      	ldr	r3, [r3, #12]
 80109e8:	68db      	ldr	r3, [r3, #12]
 80109ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80109ec:	693b      	ldr	r3, [r7, #16]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d10b      	bne.n	8010a0a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80109f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109f6:	f383 8811 	msr	BASEPRI, r3
 80109fa:	f3bf 8f6f 	isb	sy
 80109fe:	f3bf 8f4f 	dsb	sy
 8010a02:	60fb      	str	r3, [r7, #12]
}
 8010a04:	bf00      	nop
 8010a06:	bf00      	nop
 8010a08:	e7fd      	b.n	8010a06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010a0a:	693b      	ldr	r3, [r7, #16]
 8010a0c:	3318      	adds	r3, #24
 8010a0e:	4618      	mov	r0, r3
 8010a10:	f7fe fd70 	bl	800f4f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010a14:	4b1d      	ldr	r3, [pc, #116]	@ (8010a8c <xTaskRemoveFromEventList+0xb0>)
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d11d      	bne.n	8010a58 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	3304      	adds	r3, #4
 8010a20:	4618      	mov	r0, r3
 8010a22:	f7fe fd67 	bl	800f4f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010a26:	693b      	ldr	r3, [r7, #16]
 8010a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a2a:	4b19      	ldr	r3, [pc, #100]	@ (8010a90 <xTaskRemoveFromEventList+0xb4>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	429a      	cmp	r2, r3
 8010a30:	d903      	bls.n	8010a3a <xTaskRemoveFromEventList+0x5e>
 8010a32:	693b      	ldr	r3, [r7, #16]
 8010a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a36:	4a16      	ldr	r2, [pc, #88]	@ (8010a90 <xTaskRemoveFromEventList+0xb4>)
 8010a38:	6013      	str	r3, [r2, #0]
 8010a3a:	693b      	ldr	r3, [r7, #16]
 8010a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a3e:	4613      	mov	r3, r2
 8010a40:	009b      	lsls	r3, r3, #2
 8010a42:	4413      	add	r3, r2
 8010a44:	009b      	lsls	r3, r3, #2
 8010a46:	4a13      	ldr	r2, [pc, #76]	@ (8010a94 <xTaskRemoveFromEventList+0xb8>)
 8010a48:	441a      	add	r2, r3
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	3304      	adds	r3, #4
 8010a4e:	4619      	mov	r1, r3
 8010a50:	4610      	mov	r0, r2
 8010a52:	f7fe fcf2 	bl	800f43a <vListInsertEnd>
 8010a56:	e005      	b.n	8010a64 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010a58:	693b      	ldr	r3, [r7, #16]
 8010a5a:	3318      	adds	r3, #24
 8010a5c:	4619      	mov	r1, r3
 8010a5e:	480e      	ldr	r0, [pc, #56]	@ (8010a98 <xTaskRemoveFromEventList+0xbc>)
 8010a60:	f7fe fceb 	bl	800f43a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010a64:	693b      	ldr	r3, [r7, #16]
 8010a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a68:	4b0c      	ldr	r3, [pc, #48]	@ (8010a9c <xTaskRemoveFromEventList+0xc0>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a6e:	429a      	cmp	r2, r3
 8010a70:	d905      	bls.n	8010a7e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010a72:	2301      	movs	r3, #1
 8010a74:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010a76:	4b0a      	ldr	r3, [pc, #40]	@ (8010aa0 <xTaskRemoveFromEventList+0xc4>)
 8010a78:	2201      	movs	r2, #1
 8010a7a:	601a      	str	r2, [r3, #0]
 8010a7c:	e001      	b.n	8010a82 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010a82:	697b      	ldr	r3, [r7, #20]
}
 8010a84:	4618      	mov	r0, r3
 8010a86:	3718      	adds	r7, #24
 8010a88:	46bd      	mov	sp, r7
 8010a8a:	bd80      	pop	{r7, pc}
 8010a8c:	20006984 	.word	0x20006984
 8010a90:	20006964 	.word	0x20006964
 8010a94:	2000648c 	.word	0x2000648c
 8010a98:	2000691c 	.word	0x2000691c
 8010a9c:	20006488 	.word	0x20006488
 8010aa0:	20006970 	.word	0x20006970

08010aa4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010aa4:	b480      	push	{r7}
 8010aa6:	b083      	sub	sp, #12
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010aac:	4b06      	ldr	r3, [pc, #24]	@ (8010ac8 <vTaskInternalSetTimeOutState+0x24>)
 8010aae:	681a      	ldr	r2, [r3, #0]
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010ab4:	4b05      	ldr	r3, [pc, #20]	@ (8010acc <vTaskInternalSetTimeOutState+0x28>)
 8010ab6:	681a      	ldr	r2, [r3, #0]
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	605a      	str	r2, [r3, #4]
}
 8010abc:	bf00      	nop
 8010abe:	370c      	adds	r7, #12
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac6:	4770      	bx	lr
 8010ac8:	20006974 	.word	0x20006974
 8010acc:	20006960 	.word	0x20006960

08010ad0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010ad0:	b580      	push	{r7, lr}
 8010ad2:	b088      	sub	sp, #32
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
 8010ad8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d10b      	bne.n	8010af8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ae4:	f383 8811 	msr	BASEPRI, r3
 8010ae8:	f3bf 8f6f 	isb	sy
 8010aec:	f3bf 8f4f 	dsb	sy
 8010af0:	613b      	str	r3, [r7, #16]
}
 8010af2:	bf00      	nop
 8010af4:	bf00      	nop
 8010af6:	e7fd      	b.n	8010af4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d10b      	bne.n	8010b16 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b02:	f383 8811 	msr	BASEPRI, r3
 8010b06:	f3bf 8f6f 	isb	sy
 8010b0a:	f3bf 8f4f 	dsb	sy
 8010b0e:	60fb      	str	r3, [r7, #12]
}
 8010b10:	bf00      	nop
 8010b12:	bf00      	nop
 8010b14:	e7fd      	b.n	8010b12 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010b16:	f000 fe97 	bl	8011848 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8010b90 <xTaskCheckForTimeOut+0xc0>)
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	685b      	ldr	r3, [r3, #4]
 8010b24:	69ba      	ldr	r2, [r7, #24]
 8010b26:	1ad3      	subs	r3, r2, r3
 8010b28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b32:	d102      	bne.n	8010b3a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010b34:	2300      	movs	r3, #0
 8010b36:	61fb      	str	r3, [r7, #28]
 8010b38:	e023      	b.n	8010b82 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	681a      	ldr	r2, [r3, #0]
 8010b3e:	4b15      	ldr	r3, [pc, #84]	@ (8010b94 <xTaskCheckForTimeOut+0xc4>)
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	429a      	cmp	r2, r3
 8010b44:	d007      	beq.n	8010b56 <xTaskCheckForTimeOut+0x86>
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	685b      	ldr	r3, [r3, #4]
 8010b4a:	69ba      	ldr	r2, [r7, #24]
 8010b4c:	429a      	cmp	r2, r3
 8010b4e:	d302      	bcc.n	8010b56 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010b50:	2301      	movs	r3, #1
 8010b52:	61fb      	str	r3, [r7, #28]
 8010b54:	e015      	b.n	8010b82 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010b56:	683b      	ldr	r3, [r7, #0]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	697a      	ldr	r2, [r7, #20]
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d20b      	bcs.n	8010b78 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010b60:	683b      	ldr	r3, [r7, #0]
 8010b62:	681a      	ldr	r2, [r3, #0]
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	1ad2      	subs	r2, r2, r3
 8010b68:	683b      	ldr	r3, [r7, #0]
 8010b6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010b6c:	6878      	ldr	r0, [r7, #4]
 8010b6e:	f7ff ff99 	bl	8010aa4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010b72:	2300      	movs	r3, #0
 8010b74:	61fb      	str	r3, [r7, #28]
 8010b76:	e004      	b.n	8010b82 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	2200      	movs	r2, #0
 8010b7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010b7e:	2301      	movs	r3, #1
 8010b80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010b82:	f000 fe93 	bl	80118ac <vPortExitCritical>

	return xReturn;
 8010b86:	69fb      	ldr	r3, [r7, #28]
}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3720      	adds	r7, #32
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}
 8010b90:	20006960 	.word	0x20006960
 8010b94:	20006974 	.word	0x20006974

08010b98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010b98:	b480      	push	{r7}
 8010b9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010b9c:	4b03      	ldr	r3, [pc, #12]	@ (8010bac <vTaskMissedYield+0x14>)
 8010b9e:	2201      	movs	r2, #1
 8010ba0:	601a      	str	r2, [r3, #0]
}
 8010ba2:	bf00      	nop
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010baa:	4770      	bx	lr
 8010bac:	20006970 	.word	0x20006970

08010bb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b082      	sub	sp, #8
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010bb8:	f000 f852 	bl	8010c60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010bbc:	4b06      	ldr	r3, [pc, #24]	@ (8010bd8 <prvIdleTask+0x28>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	2b01      	cmp	r3, #1
 8010bc2:	d9f9      	bls.n	8010bb8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010bc4:	4b05      	ldr	r3, [pc, #20]	@ (8010bdc <prvIdleTask+0x2c>)
 8010bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bca:	601a      	str	r2, [r3, #0]
 8010bcc:	f3bf 8f4f 	dsb	sy
 8010bd0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010bd4:	e7f0      	b.n	8010bb8 <prvIdleTask+0x8>
 8010bd6:	bf00      	nop
 8010bd8:	2000648c 	.word	0x2000648c
 8010bdc:	e000ed04 	.word	0xe000ed04

08010be0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010be6:	2300      	movs	r3, #0
 8010be8:	607b      	str	r3, [r7, #4]
 8010bea:	e00c      	b.n	8010c06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010bec:	687a      	ldr	r2, [r7, #4]
 8010bee:	4613      	mov	r3, r2
 8010bf0:	009b      	lsls	r3, r3, #2
 8010bf2:	4413      	add	r3, r2
 8010bf4:	009b      	lsls	r3, r3, #2
 8010bf6:	4a12      	ldr	r2, [pc, #72]	@ (8010c40 <prvInitialiseTaskLists+0x60>)
 8010bf8:	4413      	add	r3, r2
 8010bfa:	4618      	mov	r0, r3
 8010bfc:	f7fe fbf0 	bl	800f3e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	3301      	adds	r3, #1
 8010c04:	607b      	str	r3, [r7, #4]
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	2b37      	cmp	r3, #55	@ 0x37
 8010c0a:	d9ef      	bls.n	8010bec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010c0c:	480d      	ldr	r0, [pc, #52]	@ (8010c44 <prvInitialiseTaskLists+0x64>)
 8010c0e:	f7fe fbe7 	bl	800f3e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010c12:	480d      	ldr	r0, [pc, #52]	@ (8010c48 <prvInitialiseTaskLists+0x68>)
 8010c14:	f7fe fbe4 	bl	800f3e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010c18:	480c      	ldr	r0, [pc, #48]	@ (8010c4c <prvInitialiseTaskLists+0x6c>)
 8010c1a:	f7fe fbe1 	bl	800f3e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010c1e:	480c      	ldr	r0, [pc, #48]	@ (8010c50 <prvInitialiseTaskLists+0x70>)
 8010c20:	f7fe fbde 	bl	800f3e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010c24:	480b      	ldr	r0, [pc, #44]	@ (8010c54 <prvInitialiseTaskLists+0x74>)
 8010c26:	f7fe fbdb 	bl	800f3e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8010c58 <prvInitialiseTaskLists+0x78>)
 8010c2c:	4a05      	ldr	r2, [pc, #20]	@ (8010c44 <prvInitialiseTaskLists+0x64>)
 8010c2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010c30:	4b0a      	ldr	r3, [pc, #40]	@ (8010c5c <prvInitialiseTaskLists+0x7c>)
 8010c32:	4a05      	ldr	r2, [pc, #20]	@ (8010c48 <prvInitialiseTaskLists+0x68>)
 8010c34:	601a      	str	r2, [r3, #0]
}
 8010c36:	bf00      	nop
 8010c38:	3708      	adds	r7, #8
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	bd80      	pop	{r7, pc}
 8010c3e:	bf00      	nop
 8010c40:	2000648c 	.word	0x2000648c
 8010c44:	200068ec 	.word	0x200068ec
 8010c48:	20006900 	.word	0x20006900
 8010c4c:	2000691c 	.word	0x2000691c
 8010c50:	20006930 	.word	0x20006930
 8010c54:	20006948 	.word	0x20006948
 8010c58:	20006914 	.word	0x20006914
 8010c5c:	20006918 	.word	0x20006918

08010c60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b082      	sub	sp, #8
 8010c64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c66:	e019      	b.n	8010c9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010c68:	f000 fdee 	bl	8011848 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c6c:	4b10      	ldr	r3, [pc, #64]	@ (8010cb0 <prvCheckTasksWaitingTermination+0x50>)
 8010c6e:	68db      	ldr	r3, [r3, #12]
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	3304      	adds	r3, #4
 8010c78:	4618      	mov	r0, r3
 8010c7a:	f7fe fc3b 	bl	800f4f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8010cb4 <prvCheckTasksWaitingTermination+0x54>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	3b01      	subs	r3, #1
 8010c84:	4a0b      	ldr	r2, [pc, #44]	@ (8010cb4 <prvCheckTasksWaitingTermination+0x54>)
 8010c86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010c88:	4b0b      	ldr	r3, [pc, #44]	@ (8010cb8 <prvCheckTasksWaitingTermination+0x58>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	3b01      	subs	r3, #1
 8010c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8010cb8 <prvCheckTasksWaitingTermination+0x58>)
 8010c90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010c92:	f000 fe0b 	bl	80118ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010c96:	6878      	ldr	r0, [r7, #4]
 8010c98:	f000 f810 	bl	8010cbc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c9c:	4b06      	ldr	r3, [pc, #24]	@ (8010cb8 <prvCheckTasksWaitingTermination+0x58>)
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d1e1      	bne.n	8010c68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010ca4:	bf00      	nop
 8010ca6:	bf00      	nop
 8010ca8:	3708      	adds	r7, #8
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	20006930 	.word	0x20006930
 8010cb4:	2000695c 	.word	0x2000695c
 8010cb8:	20006944 	.word	0x20006944

08010cbc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b084      	sub	sp, #16
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	3354      	adds	r3, #84	@ 0x54
 8010cc8:	4618      	mov	r0, r3
 8010cca:	f002 fbad 	bl	8013428 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d108      	bne.n	8010cea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010cdc:	4618      	mov	r0, r3
 8010cde:	f000 ffa3 	bl	8011c28 <vPortFree>
				vPortFree( pxTCB );
 8010ce2:	6878      	ldr	r0, [r7, #4]
 8010ce4:	f000 ffa0 	bl	8011c28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010ce8:	e019      	b.n	8010d1e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010cf0:	2b01      	cmp	r3, #1
 8010cf2:	d103      	bne.n	8010cfc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010cf4:	6878      	ldr	r0, [r7, #4]
 8010cf6:	f000 ff97 	bl	8011c28 <vPortFree>
	}
 8010cfa:	e010      	b.n	8010d1e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010d02:	2b02      	cmp	r3, #2
 8010d04:	d00b      	beq.n	8010d1e <prvDeleteTCB+0x62>
	__asm volatile
 8010d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d0a:	f383 8811 	msr	BASEPRI, r3
 8010d0e:	f3bf 8f6f 	isb	sy
 8010d12:	f3bf 8f4f 	dsb	sy
 8010d16:	60fb      	str	r3, [r7, #12]
}
 8010d18:	bf00      	nop
 8010d1a:	bf00      	nop
 8010d1c:	e7fd      	b.n	8010d1a <prvDeleteTCB+0x5e>
	}
 8010d1e:	bf00      	nop
 8010d20:	3710      	adds	r7, #16
 8010d22:	46bd      	mov	sp, r7
 8010d24:	bd80      	pop	{r7, pc}
	...

08010d28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010d28:	b480      	push	{r7}
 8010d2a:	b083      	sub	sp, #12
 8010d2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8010d60 <prvResetNextTaskUnblockTime+0x38>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d104      	bne.n	8010d42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010d38:	4b0a      	ldr	r3, [pc, #40]	@ (8010d64 <prvResetNextTaskUnblockTime+0x3c>)
 8010d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010d40:	e008      	b.n	8010d54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d42:	4b07      	ldr	r3, [pc, #28]	@ (8010d60 <prvResetNextTaskUnblockTime+0x38>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	68db      	ldr	r3, [r3, #12]
 8010d48:	68db      	ldr	r3, [r3, #12]
 8010d4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	685b      	ldr	r3, [r3, #4]
 8010d50:	4a04      	ldr	r2, [pc, #16]	@ (8010d64 <prvResetNextTaskUnblockTime+0x3c>)
 8010d52:	6013      	str	r3, [r2, #0]
}
 8010d54:	bf00      	nop
 8010d56:	370c      	adds	r7, #12
 8010d58:	46bd      	mov	sp, r7
 8010d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5e:	4770      	bx	lr
 8010d60:	20006914 	.word	0x20006914
 8010d64:	2000697c 	.word	0x2000697c

08010d68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010d68:	b480      	push	{r7}
 8010d6a:	b083      	sub	sp, #12
 8010d6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8010d9c <xTaskGetSchedulerState+0x34>)
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d102      	bne.n	8010d7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010d76:	2301      	movs	r3, #1
 8010d78:	607b      	str	r3, [r7, #4]
 8010d7a:	e008      	b.n	8010d8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d7c:	4b08      	ldr	r3, [pc, #32]	@ (8010da0 <xTaskGetSchedulerState+0x38>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d102      	bne.n	8010d8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010d84:	2302      	movs	r3, #2
 8010d86:	607b      	str	r3, [r7, #4]
 8010d88:	e001      	b.n	8010d8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010d8e:	687b      	ldr	r3, [r7, #4]
	}
 8010d90:	4618      	mov	r0, r3
 8010d92:	370c      	adds	r7, #12
 8010d94:	46bd      	mov	sp, r7
 8010d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d9a:	4770      	bx	lr
 8010d9c:	20006968 	.word	0x20006968
 8010da0:	20006984 	.word	0x20006984

08010da4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b086      	sub	sp, #24
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010db0:	2300      	movs	r3, #0
 8010db2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d058      	beq.n	8010e6c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010dba:	4b2f      	ldr	r3, [pc, #188]	@ (8010e78 <xTaskPriorityDisinherit+0xd4>)
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	693a      	ldr	r2, [r7, #16]
 8010dc0:	429a      	cmp	r2, r3
 8010dc2:	d00b      	beq.n	8010ddc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dc8:	f383 8811 	msr	BASEPRI, r3
 8010dcc:	f3bf 8f6f 	isb	sy
 8010dd0:	f3bf 8f4f 	dsb	sy
 8010dd4:	60fb      	str	r3, [r7, #12]
}
 8010dd6:	bf00      	nop
 8010dd8:	bf00      	nop
 8010dda:	e7fd      	b.n	8010dd8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010ddc:	693b      	ldr	r3, [r7, #16]
 8010dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d10b      	bne.n	8010dfc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010de8:	f383 8811 	msr	BASEPRI, r3
 8010dec:	f3bf 8f6f 	isb	sy
 8010df0:	f3bf 8f4f 	dsb	sy
 8010df4:	60bb      	str	r3, [r7, #8]
}
 8010df6:	bf00      	nop
 8010df8:	bf00      	nop
 8010dfa:	e7fd      	b.n	8010df8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010dfc:	693b      	ldr	r3, [r7, #16]
 8010dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e00:	1e5a      	subs	r2, r3, #1
 8010e02:	693b      	ldr	r3, [r7, #16]
 8010e04:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010e06:	693b      	ldr	r3, [r7, #16]
 8010e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e0a:	693b      	ldr	r3, [r7, #16]
 8010e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e0e:	429a      	cmp	r2, r3
 8010e10:	d02c      	beq.n	8010e6c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010e12:	693b      	ldr	r3, [r7, #16]
 8010e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d128      	bne.n	8010e6c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	3304      	adds	r3, #4
 8010e1e:	4618      	mov	r0, r3
 8010e20:	f7fe fb68 	bl	800f4f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010e24:	693b      	ldr	r3, [r7, #16]
 8010e26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010e28:	693b      	ldr	r3, [r7, #16]
 8010e2a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e2c:	693b      	ldr	r3, [r7, #16]
 8010e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010e34:	693b      	ldr	r3, [r7, #16]
 8010e36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010e38:	693b      	ldr	r3, [r7, #16]
 8010e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8010e7c <xTaskPriorityDisinherit+0xd8>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	429a      	cmp	r2, r3
 8010e42:	d903      	bls.n	8010e4c <xTaskPriorityDisinherit+0xa8>
 8010e44:	693b      	ldr	r3, [r7, #16]
 8010e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e48:	4a0c      	ldr	r2, [pc, #48]	@ (8010e7c <xTaskPriorityDisinherit+0xd8>)
 8010e4a:	6013      	str	r3, [r2, #0]
 8010e4c:	693b      	ldr	r3, [r7, #16]
 8010e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e50:	4613      	mov	r3, r2
 8010e52:	009b      	lsls	r3, r3, #2
 8010e54:	4413      	add	r3, r2
 8010e56:	009b      	lsls	r3, r3, #2
 8010e58:	4a09      	ldr	r2, [pc, #36]	@ (8010e80 <xTaskPriorityDisinherit+0xdc>)
 8010e5a:	441a      	add	r2, r3
 8010e5c:	693b      	ldr	r3, [r7, #16]
 8010e5e:	3304      	adds	r3, #4
 8010e60:	4619      	mov	r1, r3
 8010e62:	4610      	mov	r0, r2
 8010e64:	f7fe fae9 	bl	800f43a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010e68:	2301      	movs	r3, #1
 8010e6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010e6c:	697b      	ldr	r3, [r7, #20]
	}
 8010e6e:	4618      	mov	r0, r3
 8010e70:	3718      	adds	r7, #24
 8010e72:	46bd      	mov	sp, r7
 8010e74:	bd80      	pop	{r7, pc}
 8010e76:	bf00      	nop
 8010e78:	20006488 	.word	0x20006488
 8010e7c:	20006964 	.word	0x20006964
 8010e80:	2000648c 	.word	0x2000648c

08010e84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b084      	sub	sp, #16
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	6078      	str	r0, [r7, #4]
 8010e8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010e8e:	4b21      	ldr	r3, [pc, #132]	@ (8010f14 <prvAddCurrentTaskToDelayedList+0x90>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e94:	4b20      	ldr	r3, [pc, #128]	@ (8010f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	3304      	adds	r3, #4
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	f7fe fb2a 	bl	800f4f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ea6:	d10a      	bne.n	8010ebe <prvAddCurrentTaskToDelayedList+0x3a>
 8010ea8:	683b      	ldr	r3, [r7, #0]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d007      	beq.n	8010ebe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010eae:	4b1a      	ldr	r3, [pc, #104]	@ (8010f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	3304      	adds	r3, #4
 8010eb4:	4619      	mov	r1, r3
 8010eb6:	4819      	ldr	r0, [pc, #100]	@ (8010f1c <prvAddCurrentTaskToDelayedList+0x98>)
 8010eb8:	f7fe fabf 	bl	800f43a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010ebc:	e026      	b.n	8010f0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010ebe:	68fa      	ldr	r2, [r7, #12]
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	4413      	add	r3, r2
 8010ec4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010ec6:	4b14      	ldr	r3, [pc, #80]	@ (8010f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	68ba      	ldr	r2, [r7, #8]
 8010ecc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010ece:	68ba      	ldr	r2, [r7, #8]
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	429a      	cmp	r2, r3
 8010ed4:	d209      	bcs.n	8010eea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010ed6:	4b12      	ldr	r3, [pc, #72]	@ (8010f20 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010ed8:	681a      	ldr	r2, [r3, #0]
 8010eda:	4b0f      	ldr	r3, [pc, #60]	@ (8010f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	3304      	adds	r3, #4
 8010ee0:	4619      	mov	r1, r3
 8010ee2:	4610      	mov	r0, r2
 8010ee4:	f7fe facd 	bl	800f482 <vListInsert>
}
 8010ee8:	e010      	b.n	8010f0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010eea:	4b0e      	ldr	r3, [pc, #56]	@ (8010f24 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010eec:	681a      	ldr	r2, [r3, #0]
 8010eee:	4b0a      	ldr	r3, [pc, #40]	@ (8010f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	3304      	adds	r3, #4
 8010ef4:	4619      	mov	r1, r3
 8010ef6:	4610      	mov	r0, r2
 8010ef8:	f7fe fac3 	bl	800f482 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010efc:	4b0a      	ldr	r3, [pc, #40]	@ (8010f28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	68ba      	ldr	r2, [r7, #8]
 8010f02:	429a      	cmp	r2, r3
 8010f04:	d202      	bcs.n	8010f0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010f06:	4a08      	ldr	r2, [pc, #32]	@ (8010f28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010f08:	68bb      	ldr	r3, [r7, #8]
 8010f0a:	6013      	str	r3, [r2, #0]
}
 8010f0c:	bf00      	nop
 8010f0e:	3710      	adds	r7, #16
 8010f10:	46bd      	mov	sp, r7
 8010f12:	bd80      	pop	{r7, pc}
 8010f14:	20006960 	.word	0x20006960
 8010f18:	20006488 	.word	0x20006488
 8010f1c:	20006948 	.word	0x20006948
 8010f20:	20006918 	.word	0x20006918
 8010f24:	20006914 	.word	0x20006914
 8010f28:	2000697c 	.word	0x2000697c

08010f2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	b08a      	sub	sp, #40	@ 0x28
 8010f30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010f32:	2300      	movs	r3, #0
 8010f34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010f36:	f000 fb13 	bl	8011560 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8010fb0 <xTimerCreateTimerTask+0x84>)
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d021      	beq.n	8010f86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010f42:	2300      	movs	r3, #0
 8010f44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010f46:	2300      	movs	r3, #0
 8010f48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010f4a:	1d3a      	adds	r2, r7, #4
 8010f4c:	f107 0108 	add.w	r1, r7, #8
 8010f50:	f107 030c 	add.w	r3, r7, #12
 8010f54:	4618      	mov	r0, r3
 8010f56:	f7fe fa29 	bl	800f3ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010f5a:	6879      	ldr	r1, [r7, #4]
 8010f5c:	68bb      	ldr	r3, [r7, #8]
 8010f5e:	68fa      	ldr	r2, [r7, #12]
 8010f60:	9202      	str	r2, [sp, #8]
 8010f62:	9301      	str	r3, [sp, #4]
 8010f64:	2302      	movs	r3, #2
 8010f66:	9300      	str	r3, [sp, #0]
 8010f68:	2300      	movs	r3, #0
 8010f6a:	460a      	mov	r2, r1
 8010f6c:	4911      	ldr	r1, [pc, #68]	@ (8010fb4 <xTimerCreateTimerTask+0x88>)
 8010f6e:	4812      	ldr	r0, [pc, #72]	@ (8010fb8 <xTimerCreateTimerTask+0x8c>)
 8010f70:	f7ff f8a2 	bl	80100b8 <xTaskCreateStatic>
 8010f74:	4603      	mov	r3, r0
 8010f76:	4a11      	ldr	r2, [pc, #68]	@ (8010fbc <xTimerCreateTimerTask+0x90>)
 8010f78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010f7a:	4b10      	ldr	r3, [pc, #64]	@ (8010fbc <xTimerCreateTimerTask+0x90>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d001      	beq.n	8010f86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010f82:	2301      	movs	r3, #1
 8010f84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010f86:	697b      	ldr	r3, [r7, #20]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d10b      	bne.n	8010fa4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f90:	f383 8811 	msr	BASEPRI, r3
 8010f94:	f3bf 8f6f 	isb	sy
 8010f98:	f3bf 8f4f 	dsb	sy
 8010f9c:	613b      	str	r3, [r7, #16]
}
 8010f9e:	bf00      	nop
 8010fa0:	bf00      	nop
 8010fa2:	e7fd      	b.n	8010fa0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010fa4:	697b      	ldr	r3, [r7, #20]
}
 8010fa6:	4618      	mov	r0, r3
 8010fa8:	3718      	adds	r7, #24
 8010faa:	46bd      	mov	sp, r7
 8010fac:	bd80      	pop	{r7, pc}
 8010fae:	bf00      	nop
 8010fb0:	200069b8 	.word	0x200069b8
 8010fb4:	08015758 	.word	0x08015758
 8010fb8:	080110f9 	.word	0x080110f9
 8010fbc:	200069bc 	.word	0x200069bc

08010fc0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010fc0:	b580      	push	{r7, lr}
 8010fc2:	b08a      	sub	sp, #40	@ 0x28
 8010fc4:	af00      	add	r7, sp, #0
 8010fc6:	60f8      	str	r0, [r7, #12]
 8010fc8:	60b9      	str	r1, [r7, #8]
 8010fca:	607a      	str	r2, [r7, #4]
 8010fcc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010fce:	2300      	movs	r3, #0
 8010fd0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d10b      	bne.n	8010ff0 <xTimerGenericCommand+0x30>
	__asm volatile
 8010fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fdc:	f383 8811 	msr	BASEPRI, r3
 8010fe0:	f3bf 8f6f 	isb	sy
 8010fe4:	f3bf 8f4f 	dsb	sy
 8010fe8:	623b      	str	r3, [r7, #32]
}
 8010fea:	bf00      	nop
 8010fec:	bf00      	nop
 8010fee:	e7fd      	b.n	8010fec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010ff0:	4b19      	ldr	r3, [pc, #100]	@ (8011058 <xTimerGenericCommand+0x98>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d02a      	beq.n	801104e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010ff8:	68bb      	ldr	r3, [r7, #8]
 8010ffa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011004:	68bb      	ldr	r3, [r7, #8]
 8011006:	2b05      	cmp	r3, #5
 8011008:	dc18      	bgt.n	801103c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801100a:	f7ff fead 	bl	8010d68 <xTaskGetSchedulerState>
 801100e:	4603      	mov	r3, r0
 8011010:	2b02      	cmp	r3, #2
 8011012:	d109      	bne.n	8011028 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011014:	4b10      	ldr	r3, [pc, #64]	@ (8011058 <xTimerGenericCommand+0x98>)
 8011016:	6818      	ldr	r0, [r3, #0]
 8011018:	f107 0110 	add.w	r1, r7, #16
 801101c:	2300      	movs	r3, #0
 801101e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011020:	f7fe fbd8 	bl	800f7d4 <xQueueGenericSend>
 8011024:	6278      	str	r0, [r7, #36]	@ 0x24
 8011026:	e012      	b.n	801104e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011028:	4b0b      	ldr	r3, [pc, #44]	@ (8011058 <xTimerGenericCommand+0x98>)
 801102a:	6818      	ldr	r0, [r3, #0]
 801102c:	f107 0110 	add.w	r1, r7, #16
 8011030:	2300      	movs	r3, #0
 8011032:	2200      	movs	r2, #0
 8011034:	f7fe fbce 	bl	800f7d4 <xQueueGenericSend>
 8011038:	6278      	str	r0, [r7, #36]	@ 0x24
 801103a:	e008      	b.n	801104e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801103c:	4b06      	ldr	r3, [pc, #24]	@ (8011058 <xTimerGenericCommand+0x98>)
 801103e:	6818      	ldr	r0, [r3, #0]
 8011040:	f107 0110 	add.w	r1, r7, #16
 8011044:	2300      	movs	r3, #0
 8011046:	683a      	ldr	r2, [r7, #0]
 8011048:	f7fe fcc6 	bl	800f9d8 <xQueueGenericSendFromISR>
 801104c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801104e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011050:	4618      	mov	r0, r3
 8011052:	3728      	adds	r7, #40	@ 0x28
 8011054:	46bd      	mov	sp, r7
 8011056:	bd80      	pop	{r7, pc}
 8011058:	200069b8 	.word	0x200069b8

0801105c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b088      	sub	sp, #32
 8011060:	af02      	add	r7, sp, #8
 8011062:	6078      	str	r0, [r7, #4]
 8011064:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011066:	4b23      	ldr	r3, [pc, #140]	@ (80110f4 <prvProcessExpiredTimer+0x98>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	68db      	ldr	r3, [r3, #12]
 801106c:	68db      	ldr	r3, [r3, #12]
 801106e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011070:	697b      	ldr	r3, [r7, #20]
 8011072:	3304      	adds	r3, #4
 8011074:	4618      	mov	r0, r3
 8011076:	f7fe fa3d 	bl	800f4f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011080:	f003 0304 	and.w	r3, r3, #4
 8011084:	2b00      	cmp	r3, #0
 8011086:	d023      	beq.n	80110d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011088:	697b      	ldr	r3, [r7, #20]
 801108a:	699a      	ldr	r2, [r3, #24]
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	18d1      	adds	r1, r2, r3
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	683a      	ldr	r2, [r7, #0]
 8011094:	6978      	ldr	r0, [r7, #20]
 8011096:	f000 f8d5 	bl	8011244 <prvInsertTimerInActiveList>
 801109a:	4603      	mov	r3, r0
 801109c:	2b00      	cmp	r3, #0
 801109e:	d020      	beq.n	80110e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80110a0:	2300      	movs	r3, #0
 80110a2:	9300      	str	r3, [sp, #0]
 80110a4:	2300      	movs	r3, #0
 80110a6:	687a      	ldr	r2, [r7, #4]
 80110a8:	2100      	movs	r1, #0
 80110aa:	6978      	ldr	r0, [r7, #20]
 80110ac:	f7ff ff88 	bl	8010fc0 <xTimerGenericCommand>
 80110b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80110b2:	693b      	ldr	r3, [r7, #16]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d114      	bne.n	80110e2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80110b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110bc:	f383 8811 	msr	BASEPRI, r3
 80110c0:	f3bf 8f6f 	isb	sy
 80110c4:	f3bf 8f4f 	dsb	sy
 80110c8:	60fb      	str	r3, [r7, #12]
}
 80110ca:	bf00      	nop
 80110cc:	bf00      	nop
 80110ce:	e7fd      	b.n	80110cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80110d0:	697b      	ldr	r3, [r7, #20]
 80110d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80110d6:	f023 0301 	bic.w	r3, r3, #1
 80110da:	b2da      	uxtb	r2, r3
 80110dc:	697b      	ldr	r3, [r7, #20]
 80110de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80110e2:	697b      	ldr	r3, [r7, #20]
 80110e4:	6a1b      	ldr	r3, [r3, #32]
 80110e6:	6978      	ldr	r0, [r7, #20]
 80110e8:	4798      	blx	r3
}
 80110ea:	bf00      	nop
 80110ec:	3718      	adds	r7, #24
 80110ee:	46bd      	mov	sp, r7
 80110f0:	bd80      	pop	{r7, pc}
 80110f2:	bf00      	nop
 80110f4:	200069b0 	.word	0x200069b0

080110f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b084      	sub	sp, #16
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011100:	f107 0308 	add.w	r3, r7, #8
 8011104:	4618      	mov	r0, r3
 8011106:	f000 f859 	bl	80111bc <prvGetNextExpireTime>
 801110a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801110c:	68bb      	ldr	r3, [r7, #8]
 801110e:	4619      	mov	r1, r3
 8011110:	68f8      	ldr	r0, [r7, #12]
 8011112:	f000 f805 	bl	8011120 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011116:	f000 f8d7 	bl	80112c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801111a:	bf00      	nop
 801111c:	e7f0      	b.n	8011100 <prvTimerTask+0x8>
	...

08011120 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b084      	sub	sp, #16
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
 8011128:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801112a:	f7ff fa29 	bl	8010580 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801112e:	f107 0308 	add.w	r3, r7, #8
 8011132:	4618      	mov	r0, r3
 8011134:	f000 f866 	bl	8011204 <prvSampleTimeNow>
 8011138:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801113a:	68bb      	ldr	r3, [r7, #8]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d130      	bne.n	80111a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011140:	683b      	ldr	r3, [r7, #0]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d10a      	bne.n	801115c <prvProcessTimerOrBlockTask+0x3c>
 8011146:	687a      	ldr	r2, [r7, #4]
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	429a      	cmp	r2, r3
 801114c:	d806      	bhi.n	801115c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801114e:	f7ff fa25 	bl	801059c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011152:	68f9      	ldr	r1, [r7, #12]
 8011154:	6878      	ldr	r0, [r7, #4]
 8011156:	f7ff ff81 	bl	801105c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801115a:	e024      	b.n	80111a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d008      	beq.n	8011174 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011162:	4b13      	ldr	r3, [pc, #76]	@ (80111b0 <prvProcessTimerOrBlockTask+0x90>)
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	2b00      	cmp	r3, #0
 801116a:	d101      	bne.n	8011170 <prvProcessTimerOrBlockTask+0x50>
 801116c:	2301      	movs	r3, #1
 801116e:	e000      	b.n	8011172 <prvProcessTimerOrBlockTask+0x52>
 8011170:	2300      	movs	r3, #0
 8011172:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011174:	4b0f      	ldr	r3, [pc, #60]	@ (80111b4 <prvProcessTimerOrBlockTask+0x94>)
 8011176:	6818      	ldr	r0, [r3, #0]
 8011178:	687a      	ldr	r2, [r7, #4]
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	1ad3      	subs	r3, r2, r3
 801117e:	683a      	ldr	r2, [r7, #0]
 8011180:	4619      	mov	r1, r3
 8011182:	f7fe ff65 	bl	8010050 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011186:	f7ff fa09 	bl	801059c <xTaskResumeAll>
 801118a:	4603      	mov	r3, r0
 801118c:	2b00      	cmp	r3, #0
 801118e:	d10a      	bne.n	80111a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011190:	4b09      	ldr	r3, [pc, #36]	@ (80111b8 <prvProcessTimerOrBlockTask+0x98>)
 8011192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011196:	601a      	str	r2, [r3, #0]
 8011198:	f3bf 8f4f 	dsb	sy
 801119c:	f3bf 8f6f 	isb	sy
}
 80111a0:	e001      	b.n	80111a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80111a2:	f7ff f9fb 	bl	801059c <xTaskResumeAll>
}
 80111a6:	bf00      	nop
 80111a8:	3710      	adds	r7, #16
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	200069b4 	.word	0x200069b4
 80111b4:	200069b8 	.word	0x200069b8
 80111b8:	e000ed04 	.word	0xe000ed04

080111bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80111bc:	b480      	push	{r7}
 80111be:	b085      	sub	sp, #20
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80111c4:	4b0e      	ldr	r3, [pc, #56]	@ (8011200 <prvGetNextExpireTime+0x44>)
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d101      	bne.n	80111d2 <prvGetNextExpireTime+0x16>
 80111ce:	2201      	movs	r2, #1
 80111d0:	e000      	b.n	80111d4 <prvGetNextExpireTime+0x18>
 80111d2:	2200      	movs	r2, #0
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d105      	bne.n	80111ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80111e0:	4b07      	ldr	r3, [pc, #28]	@ (8011200 <prvGetNextExpireTime+0x44>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	68db      	ldr	r3, [r3, #12]
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	60fb      	str	r3, [r7, #12]
 80111ea:	e001      	b.n	80111f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80111ec:	2300      	movs	r3, #0
 80111ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80111f0:	68fb      	ldr	r3, [r7, #12]
}
 80111f2:	4618      	mov	r0, r3
 80111f4:	3714      	adds	r7, #20
 80111f6:	46bd      	mov	sp, r7
 80111f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fc:	4770      	bx	lr
 80111fe:	bf00      	nop
 8011200:	200069b0 	.word	0x200069b0

08011204 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b084      	sub	sp, #16
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801120c:	f7ff fa64 	bl	80106d8 <xTaskGetTickCount>
 8011210:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011212:	4b0b      	ldr	r3, [pc, #44]	@ (8011240 <prvSampleTimeNow+0x3c>)
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	68fa      	ldr	r2, [r7, #12]
 8011218:	429a      	cmp	r2, r3
 801121a:	d205      	bcs.n	8011228 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801121c:	f000 f93a 	bl	8011494 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	2201      	movs	r2, #1
 8011224:	601a      	str	r2, [r3, #0]
 8011226:	e002      	b.n	801122e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	2200      	movs	r2, #0
 801122c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801122e:	4a04      	ldr	r2, [pc, #16]	@ (8011240 <prvSampleTimeNow+0x3c>)
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011234:	68fb      	ldr	r3, [r7, #12]
}
 8011236:	4618      	mov	r0, r3
 8011238:	3710      	adds	r7, #16
 801123a:	46bd      	mov	sp, r7
 801123c:	bd80      	pop	{r7, pc}
 801123e:	bf00      	nop
 8011240:	200069c0 	.word	0x200069c0

08011244 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b086      	sub	sp, #24
 8011248:	af00      	add	r7, sp, #0
 801124a:	60f8      	str	r0, [r7, #12]
 801124c:	60b9      	str	r1, [r7, #8]
 801124e:	607a      	str	r2, [r7, #4]
 8011250:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011252:	2300      	movs	r3, #0
 8011254:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	68ba      	ldr	r2, [r7, #8]
 801125a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	68fa      	ldr	r2, [r7, #12]
 8011260:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011262:	68ba      	ldr	r2, [r7, #8]
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	429a      	cmp	r2, r3
 8011268:	d812      	bhi.n	8011290 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801126a:	687a      	ldr	r2, [r7, #4]
 801126c:	683b      	ldr	r3, [r7, #0]
 801126e:	1ad2      	subs	r2, r2, r3
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	699b      	ldr	r3, [r3, #24]
 8011274:	429a      	cmp	r2, r3
 8011276:	d302      	bcc.n	801127e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011278:	2301      	movs	r3, #1
 801127a:	617b      	str	r3, [r7, #20]
 801127c:	e01b      	b.n	80112b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801127e:	4b10      	ldr	r3, [pc, #64]	@ (80112c0 <prvInsertTimerInActiveList+0x7c>)
 8011280:	681a      	ldr	r2, [r3, #0]
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	3304      	adds	r3, #4
 8011286:	4619      	mov	r1, r3
 8011288:	4610      	mov	r0, r2
 801128a:	f7fe f8fa 	bl	800f482 <vListInsert>
 801128e:	e012      	b.n	80112b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011290:	687a      	ldr	r2, [r7, #4]
 8011292:	683b      	ldr	r3, [r7, #0]
 8011294:	429a      	cmp	r2, r3
 8011296:	d206      	bcs.n	80112a6 <prvInsertTimerInActiveList+0x62>
 8011298:	68ba      	ldr	r2, [r7, #8]
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	429a      	cmp	r2, r3
 801129e:	d302      	bcc.n	80112a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80112a0:	2301      	movs	r3, #1
 80112a2:	617b      	str	r3, [r7, #20]
 80112a4:	e007      	b.n	80112b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80112a6:	4b07      	ldr	r3, [pc, #28]	@ (80112c4 <prvInsertTimerInActiveList+0x80>)
 80112a8:	681a      	ldr	r2, [r3, #0]
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	3304      	adds	r3, #4
 80112ae:	4619      	mov	r1, r3
 80112b0:	4610      	mov	r0, r2
 80112b2:	f7fe f8e6 	bl	800f482 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80112b6:	697b      	ldr	r3, [r7, #20]
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3718      	adds	r7, #24
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}
 80112c0:	200069b4 	.word	0x200069b4
 80112c4:	200069b0 	.word	0x200069b0

080112c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b08e      	sub	sp, #56	@ 0x38
 80112cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80112ce:	e0ce      	b.n	801146e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	da19      	bge.n	801130a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80112d6:	1d3b      	adds	r3, r7, #4
 80112d8:	3304      	adds	r3, #4
 80112da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80112dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d10b      	bne.n	80112fa <prvProcessReceivedCommands+0x32>
	__asm volatile
 80112e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112e6:	f383 8811 	msr	BASEPRI, r3
 80112ea:	f3bf 8f6f 	isb	sy
 80112ee:	f3bf 8f4f 	dsb	sy
 80112f2:	61fb      	str	r3, [r7, #28]
}
 80112f4:	bf00      	nop
 80112f6:	bf00      	nop
 80112f8:	e7fd      	b.n	80112f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80112fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011300:	6850      	ldr	r0, [r2, #4]
 8011302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011304:	6892      	ldr	r2, [r2, #8]
 8011306:	4611      	mov	r1, r2
 8011308:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	2b00      	cmp	r3, #0
 801130e:	f2c0 80ae 	blt.w	801146e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011318:	695b      	ldr	r3, [r3, #20]
 801131a:	2b00      	cmp	r3, #0
 801131c:	d004      	beq.n	8011328 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801131e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011320:	3304      	adds	r3, #4
 8011322:	4618      	mov	r0, r3
 8011324:	f7fe f8e6 	bl	800f4f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011328:	463b      	mov	r3, r7
 801132a:	4618      	mov	r0, r3
 801132c:	f7ff ff6a 	bl	8011204 <prvSampleTimeNow>
 8011330:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	2b09      	cmp	r3, #9
 8011336:	f200 8097 	bhi.w	8011468 <prvProcessReceivedCommands+0x1a0>
 801133a:	a201      	add	r2, pc, #4	@ (adr r2, 8011340 <prvProcessReceivedCommands+0x78>)
 801133c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011340:	08011369 	.word	0x08011369
 8011344:	08011369 	.word	0x08011369
 8011348:	08011369 	.word	0x08011369
 801134c:	080113df 	.word	0x080113df
 8011350:	080113f3 	.word	0x080113f3
 8011354:	0801143f 	.word	0x0801143f
 8011358:	08011369 	.word	0x08011369
 801135c:	08011369 	.word	0x08011369
 8011360:	080113df 	.word	0x080113df
 8011364:	080113f3 	.word	0x080113f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801136a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801136e:	f043 0301 	orr.w	r3, r3, #1
 8011372:	b2da      	uxtb	r2, r3
 8011374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011376:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801137a:	68ba      	ldr	r2, [r7, #8]
 801137c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801137e:	699b      	ldr	r3, [r3, #24]
 8011380:	18d1      	adds	r1, r2, r3
 8011382:	68bb      	ldr	r3, [r7, #8]
 8011384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011386:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011388:	f7ff ff5c 	bl	8011244 <prvInsertTimerInActiveList>
 801138c:	4603      	mov	r3, r0
 801138e:	2b00      	cmp	r3, #0
 8011390:	d06c      	beq.n	801146c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011394:	6a1b      	ldr	r3, [r3, #32]
 8011396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011398:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801139a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801139c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80113a0:	f003 0304 	and.w	r3, r3, #4
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d061      	beq.n	801146c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80113a8:	68ba      	ldr	r2, [r7, #8]
 80113aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113ac:	699b      	ldr	r3, [r3, #24]
 80113ae:	441a      	add	r2, r3
 80113b0:	2300      	movs	r3, #0
 80113b2:	9300      	str	r3, [sp, #0]
 80113b4:	2300      	movs	r3, #0
 80113b6:	2100      	movs	r1, #0
 80113b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80113ba:	f7ff fe01 	bl	8010fc0 <xTimerGenericCommand>
 80113be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80113c0:	6a3b      	ldr	r3, [r7, #32]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d152      	bne.n	801146c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80113c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113ca:	f383 8811 	msr	BASEPRI, r3
 80113ce:	f3bf 8f6f 	isb	sy
 80113d2:	f3bf 8f4f 	dsb	sy
 80113d6:	61bb      	str	r3, [r7, #24]
}
 80113d8:	bf00      	nop
 80113da:	bf00      	nop
 80113dc:	e7fd      	b.n	80113da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80113de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80113e4:	f023 0301 	bic.w	r3, r3, #1
 80113e8:	b2da      	uxtb	r2, r3
 80113ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80113f0:	e03d      	b.n	801146e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80113f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80113f8:	f043 0301 	orr.w	r3, r3, #1
 80113fc:	b2da      	uxtb	r2, r3
 80113fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011400:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011404:	68ba      	ldr	r2, [r7, #8]
 8011406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011408:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801140a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801140c:	699b      	ldr	r3, [r3, #24]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d10b      	bne.n	801142a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8011412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011416:	f383 8811 	msr	BASEPRI, r3
 801141a:	f3bf 8f6f 	isb	sy
 801141e:	f3bf 8f4f 	dsb	sy
 8011422:	617b      	str	r3, [r7, #20]
}
 8011424:	bf00      	nop
 8011426:	bf00      	nop
 8011428:	e7fd      	b.n	8011426 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801142a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801142c:	699a      	ldr	r2, [r3, #24]
 801142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011430:	18d1      	adds	r1, r2, r3
 8011432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011438:	f7ff ff04 	bl	8011244 <prvInsertTimerInActiveList>
					break;
 801143c:	e017      	b.n	801146e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801143e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011440:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011444:	f003 0302 	and.w	r3, r3, #2
 8011448:	2b00      	cmp	r3, #0
 801144a:	d103      	bne.n	8011454 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801144c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801144e:	f000 fbeb 	bl	8011c28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011452:	e00c      	b.n	801146e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011456:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801145a:	f023 0301 	bic.w	r3, r3, #1
 801145e:	b2da      	uxtb	r2, r3
 8011460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011462:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011466:	e002      	b.n	801146e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011468:	bf00      	nop
 801146a:	e000      	b.n	801146e <prvProcessReceivedCommands+0x1a6>
					break;
 801146c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801146e:	4b08      	ldr	r3, [pc, #32]	@ (8011490 <prvProcessReceivedCommands+0x1c8>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	1d39      	adds	r1, r7, #4
 8011474:	2200      	movs	r2, #0
 8011476:	4618      	mov	r0, r3
 8011478:	f7fe fb4c 	bl	800fb14 <xQueueReceive>
 801147c:	4603      	mov	r3, r0
 801147e:	2b00      	cmp	r3, #0
 8011480:	f47f af26 	bne.w	80112d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011484:	bf00      	nop
 8011486:	bf00      	nop
 8011488:	3730      	adds	r7, #48	@ 0x30
 801148a:	46bd      	mov	sp, r7
 801148c:	bd80      	pop	{r7, pc}
 801148e:	bf00      	nop
 8011490:	200069b8 	.word	0x200069b8

08011494 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011494:	b580      	push	{r7, lr}
 8011496:	b088      	sub	sp, #32
 8011498:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801149a:	e049      	b.n	8011530 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801149c:	4b2e      	ldr	r3, [pc, #184]	@ (8011558 <prvSwitchTimerLists+0xc4>)
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114a6:	4b2c      	ldr	r3, [pc, #176]	@ (8011558 <prvSwitchTimerLists+0xc4>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	68db      	ldr	r3, [r3, #12]
 80114ac:	68db      	ldr	r3, [r3, #12]
 80114ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	3304      	adds	r3, #4
 80114b4:	4618      	mov	r0, r3
 80114b6:	f7fe f81d 	bl	800f4f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	6a1b      	ldr	r3, [r3, #32]
 80114be:	68f8      	ldr	r0, [r7, #12]
 80114c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80114c8:	f003 0304 	and.w	r3, r3, #4
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d02f      	beq.n	8011530 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	699b      	ldr	r3, [r3, #24]
 80114d4:	693a      	ldr	r2, [r7, #16]
 80114d6:	4413      	add	r3, r2
 80114d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80114da:	68ba      	ldr	r2, [r7, #8]
 80114dc:	693b      	ldr	r3, [r7, #16]
 80114de:	429a      	cmp	r2, r3
 80114e0:	d90e      	bls.n	8011500 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	68ba      	ldr	r2, [r7, #8]
 80114e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	68fa      	ldr	r2, [r7, #12]
 80114ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80114ee:	4b1a      	ldr	r3, [pc, #104]	@ (8011558 <prvSwitchTimerLists+0xc4>)
 80114f0:	681a      	ldr	r2, [r3, #0]
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	3304      	adds	r3, #4
 80114f6:	4619      	mov	r1, r3
 80114f8:	4610      	mov	r0, r2
 80114fa:	f7fd ffc2 	bl	800f482 <vListInsert>
 80114fe:	e017      	b.n	8011530 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011500:	2300      	movs	r3, #0
 8011502:	9300      	str	r3, [sp, #0]
 8011504:	2300      	movs	r3, #0
 8011506:	693a      	ldr	r2, [r7, #16]
 8011508:	2100      	movs	r1, #0
 801150a:	68f8      	ldr	r0, [r7, #12]
 801150c:	f7ff fd58 	bl	8010fc0 <xTimerGenericCommand>
 8011510:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d10b      	bne.n	8011530 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801151c:	f383 8811 	msr	BASEPRI, r3
 8011520:	f3bf 8f6f 	isb	sy
 8011524:	f3bf 8f4f 	dsb	sy
 8011528:	603b      	str	r3, [r7, #0]
}
 801152a:	bf00      	nop
 801152c:	bf00      	nop
 801152e:	e7fd      	b.n	801152c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011530:	4b09      	ldr	r3, [pc, #36]	@ (8011558 <prvSwitchTimerLists+0xc4>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d1b0      	bne.n	801149c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801153a:	4b07      	ldr	r3, [pc, #28]	@ (8011558 <prvSwitchTimerLists+0xc4>)
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011540:	4b06      	ldr	r3, [pc, #24]	@ (801155c <prvSwitchTimerLists+0xc8>)
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	4a04      	ldr	r2, [pc, #16]	@ (8011558 <prvSwitchTimerLists+0xc4>)
 8011546:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011548:	4a04      	ldr	r2, [pc, #16]	@ (801155c <prvSwitchTimerLists+0xc8>)
 801154a:	697b      	ldr	r3, [r7, #20]
 801154c:	6013      	str	r3, [r2, #0]
}
 801154e:	bf00      	nop
 8011550:	3718      	adds	r7, #24
 8011552:	46bd      	mov	sp, r7
 8011554:	bd80      	pop	{r7, pc}
 8011556:	bf00      	nop
 8011558:	200069b0 	.word	0x200069b0
 801155c:	200069b4 	.word	0x200069b4

08011560 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011560:	b580      	push	{r7, lr}
 8011562:	b082      	sub	sp, #8
 8011564:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011566:	f000 f96f 	bl	8011848 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801156a:	4b15      	ldr	r3, [pc, #84]	@ (80115c0 <prvCheckForValidListAndQueue+0x60>)
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	2b00      	cmp	r3, #0
 8011570:	d120      	bne.n	80115b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011572:	4814      	ldr	r0, [pc, #80]	@ (80115c4 <prvCheckForValidListAndQueue+0x64>)
 8011574:	f7fd ff34 	bl	800f3e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011578:	4813      	ldr	r0, [pc, #76]	@ (80115c8 <prvCheckForValidListAndQueue+0x68>)
 801157a:	f7fd ff31 	bl	800f3e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801157e:	4b13      	ldr	r3, [pc, #76]	@ (80115cc <prvCheckForValidListAndQueue+0x6c>)
 8011580:	4a10      	ldr	r2, [pc, #64]	@ (80115c4 <prvCheckForValidListAndQueue+0x64>)
 8011582:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011584:	4b12      	ldr	r3, [pc, #72]	@ (80115d0 <prvCheckForValidListAndQueue+0x70>)
 8011586:	4a10      	ldr	r2, [pc, #64]	@ (80115c8 <prvCheckForValidListAndQueue+0x68>)
 8011588:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801158a:	2300      	movs	r3, #0
 801158c:	9300      	str	r3, [sp, #0]
 801158e:	4b11      	ldr	r3, [pc, #68]	@ (80115d4 <prvCheckForValidListAndQueue+0x74>)
 8011590:	4a11      	ldr	r2, [pc, #68]	@ (80115d8 <prvCheckForValidListAndQueue+0x78>)
 8011592:	2110      	movs	r1, #16
 8011594:	200a      	movs	r0, #10
 8011596:	f7fe f841 	bl	800f61c <xQueueGenericCreateStatic>
 801159a:	4603      	mov	r3, r0
 801159c:	4a08      	ldr	r2, [pc, #32]	@ (80115c0 <prvCheckForValidListAndQueue+0x60>)
 801159e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80115a0:	4b07      	ldr	r3, [pc, #28]	@ (80115c0 <prvCheckForValidListAndQueue+0x60>)
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d005      	beq.n	80115b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80115a8:	4b05      	ldr	r3, [pc, #20]	@ (80115c0 <prvCheckForValidListAndQueue+0x60>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	490b      	ldr	r1, [pc, #44]	@ (80115dc <prvCheckForValidListAndQueue+0x7c>)
 80115ae:	4618      	mov	r0, r3
 80115b0:	f7fe fd24 	bl	800fffc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80115b4:	f000 f97a 	bl	80118ac <vPortExitCritical>
}
 80115b8:	bf00      	nop
 80115ba:	46bd      	mov	sp, r7
 80115bc:	bd80      	pop	{r7, pc}
 80115be:	bf00      	nop
 80115c0:	200069b8 	.word	0x200069b8
 80115c4:	20006988 	.word	0x20006988
 80115c8:	2000699c 	.word	0x2000699c
 80115cc:	200069b0 	.word	0x200069b0
 80115d0:	200069b4 	.word	0x200069b4
 80115d4:	20006a64 	.word	0x20006a64
 80115d8:	200069c4 	.word	0x200069c4
 80115dc:	08015760 	.word	0x08015760

080115e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80115e0:	b480      	push	{r7}
 80115e2:	b085      	sub	sp, #20
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	60f8      	str	r0, [r7, #12]
 80115e8:	60b9      	str	r1, [r7, #8]
 80115ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	3b04      	subs	r3, #4
 80115f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80115f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	3b04      	subs	r3, #4
 80115fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011600:	68bb      	ldr	r3, [r7, #8]
 8011602:	f023 0201 	bic.w	r2, r3, #1
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	3b04      	subs	r3, #4
 801160e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011610:	4a0c      	ldr	r2, [pc, #48]	@ (8011644 <pxPortInitialiseStack+0x64>)
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	3b14      	subs	r3, #20
 801161a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801161c:	687a      	ldr	r2, [r7, #4]
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	3b04      	subs	r3, #4
 8011626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	f06f 0202 	mvn.w	r2, #2
 801162e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	3b20      	subs	r3, #32
 8011634:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011636:	68fb      	ldr	r3, [r7, #12]
}
 8011638:	4618      	mov	r0, r3
 801163a:	3714      	adds	r7, #20
 801163c:	46bd      	mov	sp, r7
 801163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011642:	4770      	bx	lr
 8011644:	08011649 	.word	0x08011649

08011648 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011648:	b480      	push	{r7}
 801164a:	b085      	sub	sp, #20
 801164c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801164e:	2300      	movs	r3, #0
 8011650:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011652:	4b13      	ldr	r3, [pc, #76]	@ (80116a0 <prvTaskExitError+0x58>)
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	f1b3 3fff 	cmp.w	r3, #4294967295
 801165a:	d00b      	beq.n	8011674 <prvTaskExitError+0x2c>
	__asm volatile
 801165c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011660:	f383 8811 	msr	BASEPRI, r3
 8011664:	f3bf 8f6f 	isb	sy
 8011668:	f3bf 8f4f 	dsb	sy
 801166c:	60fb      	str	r3, [r7, #12]
}
 801166e:	bf00      	nop
 8011670:	bf00      	nop
 8011672:	e7fd      	b.n	8011670 <prvTaskExitError+0x28>
	__asm volatile
 8011674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011678:	f383 8811 	msr	BASEPRI, r3
 801167c:	f3bf 8f6f 	isb	sy
 8011680:	f3bf 8f4f 	dsb	sy
 8011684:	60bb      	str	r3, [r7, #8]
}
 8011686:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011688:	bf00      	nop
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	2b00      	cmp	r3, #0
 801168e:	d0fc      	beq.n	801168a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011690:	bf00      	nop
 8011692:	bf00      	nop
 8011694:	3714      	adds	r7, #20
 8011696:	46bd      	mov	sp, r7
 8011698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801169c:	4770      	bx	lr
 801169e:	bf00      	nop
 80116a0:	20000120 	.word	0x20000120
	...

080116b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80116b0:	4b07      	ldr	r3, [pc, #28]	@ (80116d0 <pxCurrentTCBConst2>)
 80116b2:	6819      	ldr	r1, [r3, #0]
 80116b4:	6808      	ldr	r0, [r1, #0]
 80116b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116ba:	f380 8809 	msr	PSP, r0
 80116be:	f3bf 8f6f 	isb	sy
 80116c2:	f04f 0000 	mov.w	r0, #0
 80116c6:	f380 8811 	msr	BASEPRI, r0
 80116ca:	4770      	bx	lr
 80116cc:	f3af 8000 	nop.w

080116d0 <pxCurrentTCBConst2>:
 80116d0:	20006488 	.word	0x20006488
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80116d4:	bf00      	nop
 80116d6:	bf00      	nop

080116d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80116d8:	4808      	ldr	r0, [pc, #32]	@ (80116fc <prvPortStartFirstTask+0x24>)
 80116da:	6800      	ldr	r0, [r0, #0]
 80116dc:	6800      	ldr	r0, [r0, #0]
 80116de:	f380 8808 	msr	MSP, r0
 80116e2:	f04f 0000 	mov.w	r0, #0
 80116e6:	f380 8814 	msr	CONTROL, r0
 80116ea:	b662      	cpsie	i
 80116ec:	b661      	cpsie	f
 80116ee:	f3bf 8f4f 	dsb	sy
 80116f2:	f3bf 8f6f 	isb	sy
 80116f6:	df00      	svc	0
 80116f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80116fa:	bf00      	nop
 80116fc:	e000ed08 	.word	0xe000ed08

08011700 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b086      	sub	sp, #24
 8011704:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011706:	4b47      	ldr	r3, [pc, #284]	@ (8011824 <xPortStartScheduler+0x124>)
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	4a47      	ldr	r2, [pc, #284]	@ (8011828 <xPortStartScheduler+0x128>)
 801170c:	4293      	cmp	r3, r2
 801170e:	d10b      	bne.n	8011728 <xPortStartScheduler+0x28>
	__asm volatile
 8011710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011714:	f383 8811 	msr	BASEPRI, r3
 8011718:	f3bf 8f6f 	isb	sy
 801171c:	f3bf 8f4f 	dsb	sy
 8011720:	613b      	str	r3, [r7, #16]
}
 8011722:	bf00      	nop
 8011724:	bf00      	nop
 8011726:	e7fd      	b.n	8011724 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011728:	4b3e      	ldr	r3, [pc, #248]	@ (8011824 <xPortStartScheduler+0x124>)
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	4a3f      	ldr	r2, [pc, #252]	@ (801182c <xPortStartScheduler+0x12c>)
 801172e:	4293      	cmp	r3, r2
 8011730:	d10b      	bne.n	801174a <xPortStartScheduler+0x4a>
	__asm volatile
 8011732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011736:	f383 8811 	msr	BASEPRI, r3
 801173a:	f3bf 8f6f 	isb	sy
 801173e:	f3bf 8f4f 	dsb	sy
 8011742:	60fb      	str	r3, [r7, #12]
}
 8011744:	bf00      	nop
 8011746:	bf00      	nop
 8011748:	e7fd      	b.n	8011746 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801174a:	4b39      	ldr	r3, [pc, #228]	@ (8011830 <xPortStartScheduler+0x130>)
 801174c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801174e:	697b      	ldr	r3, [r7, #20]
 8011750:	781b      	ldrb	r3, [r3, #0]
 8011752:	b2db      	uxtb	r3, r3
 8011754:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011756:	697b      	ldr	r3, [r7, #20]
 8011758:	22ff      	movs	r2, #255	@ 0xff
 801175a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801175c:	697b      	ldr	r3, [r7, #20]
 801175e:	781b      	ldrb	r3, [r3, #0]
 8011760:	b2db      	uxtb	r3, r3
 8011762:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011764:	78fb      	ldrb	r3, [r7, #3]
 8011766:	b2db      	uxtb	r3, r3
 8011768:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801176c:	b2da      	uxtb	r2, r3
 801176e:	4b31      	ldr	r3, [pc, #196]	@ (8011834 <xPortStartScheduler+0x134>)
 8011770:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011772:	4b31      	ldr	r3, [pc, #196]	@ (8011838 <xPortStartScheduler+0x138>)
 8011774:	2207      	movs	r2, #7
 8011776:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011778:	e009      	b.n	801178e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801177a:	4b2f      	ldr	r3, [pc, #188]	@ (8011838 <xPortStartScheduler+0x138>)
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	3b01      	subs	r3, #1
 8011780:	4a2d      	ldr	r2, [pc, #180]	@ (8011838 <xPortStartScheduler+0x138>)
 8011782:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011784:	78fb      	ldrb	r3, [r7, #3]
 8011786:	b2db      	uxtb	r3, r3
 8011788:	005b      	lsls	r3, r3, #1
 801178a:	b2db      	uxtb	r3, r3
 801178c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801178e:	78fb      	ldrb	r3, [r7, #3]
 8011790:	b2db      	uxtb	r3, r3
 8011792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011796:	2b80      	cmp	r3, #128	@ 0x80
 8011798:	d0ef      	beq.n	801177a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801179a:	4b27      	ldr	r3, [pc, #156]	@ (8011838 <xPortStartScheduler+0x138>)
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	f1c3 0307 	rsb	r3, r3, #7
 80117a2:	2b04      	cmp	r3, #4
 80117a4:	d00b      	beq.n	80117be <xPortStartScheduler+0xbe>
	__asm volatile
 80117a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117aa:	f383 8811 	msr	BASEPRI, r3
 80117ae:	f3bf 8f6f 	isb	sy
 80117b2:	f3bf 8f4f 	dsb	sy
 80117b6:	60bb      	str	r3, [r7, #8]
}
 80117b8:	bf00      	nop
 80117ba:	bf00      	nop
 80117bc:	e7fd      	b.n	80117ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80117be:	4b1e      	ldr	r3, [pc, #120]	@ (8011838 <xPortStartScheduler+0x138>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	021b      	lsls	r3, r3, #8
 80117c4:	4a1c      	ldr	r2, [pc, #112]	@ (8011838 <xPortStartScheduler+0x138>)
 80117c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80117c8:	4b1b      	ldr	r3, [pc, #108]	@ (8011838 <xPortStartScheduler+0x138>)
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80117d0:	4a19      	ldr	r2, [pc, #100]	@ (8011838 <xPortStartScheduler+0x138>)
 80117d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	b2da      	uxtb	r2, r3
 80117d8:	697b      	ldr	r3, [r7, #20]
 80117da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80117dc:	4b17      	ldr	r3, [pc, #92]	@ (801183c <xPortStartScheduler+0x13c>)
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	4a16      	ldr	r2, [pc, #88]	@ (801183c <xPortStartScheduler+0x13c>)
 80117e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80117e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80117e8:	4b14      	ldr	r3, [pc, #80]	@ (801183c <xPortStartScheduler+0x13c>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	4a13      	ldr	r2, [pc, #76]	@ (801183c <xPortStartScheduler+0x13c>)
 80117ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80117f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80117f4:	f000 f8da 	bl	80119ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80117f8:	4b11      	ldr	r3, [pc, #68]	@ (8011840 <xPortStartScheduler+0x140>)
 80117fa:	2200      	movs	r2, #0
 80117fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80117fe:	f000 f8f9 	bl	80119f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011802:	4b10      	ldr	r3, [pc, #64]	@ (8011844 <xPortStartScheduler+0x144>)
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	4a0f      	ldr	r2, [pc, #60]	@ (8011844 <xPortStartScheduler+0x144>)
 8011808:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801180c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801180e:	f7ff ff63 	bl	80116d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011812:	f7ff f82b 	bl	801086c <vTaskSwitchContext>
	prvTaskExitError();
 8011816:	f7ff ff17 	bl	8011648 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801181a:	2300      	movs	r3, #0
}
 801181c:	4618      	mov	r0, r3
 801181e:	3718      	adds	r7, #24
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}
 8011824:	e000ed00 	.word	0xe000ed00
 8011828:	410fc271 	.word	0x410fc271
 801182c:	410fc270 	.word	0x410fc270
 8011830:	e000e400 	.word	0xe000e400
 8011834:	20006ab4 	.word	0x20006ab4
 8011838:	20006ab8 	.word	0x20006ab8
 801183c:	e000ed20 	.word	0xe000ed20
 8011840:	20000120 	.word	0x20000120
 8011844:	e000ef34 	.word	0xe000ef34

08011848 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011848:	b480      	push	{r7}
 801184a:	b083      	sub	sp, #12
 801184c:	af00      	add	r7, sp, #0
	__asm volatile
 801184e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011852:	f383 8811 	msr	BASEPRI, r3
 8011856:	f3bf 8f6f 	isb	sy
 801185a:	f3bf 8f4f 	dsb	sy
 801185e:	607b      	str	r3, [r7, #4]
}
 8011860:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011862:	4b10      	ldr	r3, [pc, #64]	@ (80118a4 <vPortEnterCritical+0x5c>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	3301      	adds	r3, #1
 8011868:	4a0e      	ldr	r2, [pc, #56]	@ (80118a4 <vPortEnterCritical+0x5c>)
 801186a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801186c:	4b0d      	ldr	r3, [pc, #52]	@ (80118a4 <vPortEnterCritical+0x5c>)
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	2b01      	cmp	r3, #1
 8011872:	d110      	bne.n	8011896 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011874:	4b0c      	ldr	r3, [pc, #48]	@ (80118a8 <vPortEnterCritical+0x60>)
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	b2db      	uxtb	r3, r3
 801187a:	2b00      	cmp	r3, #0
 801187c:	d00b      	beq.n	8011896 <vPortEnterCritical+0x4e>
	__asm volatile
 801187e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011882:	f383 8811 	msr	BASEPRI, r3
 8011886:	f3bf 8f6f 	isb	sy
 801188a:	f3bf 8f4f 	dsb	sy
 801188e:	603b      	str	r3, [r7, #0]
}
 8011890:	bf00      	nop
 8011892:	bf00      	nop
 8011894:	e7fd      	b.n	8011892 <vPortEnterCritical+0x4a>
	}
}
 8011896:	bf00      	nop
 8011898:	370c      	adds	r7, #12
 801189a:	46bd      	mov	sp, r7
 801189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a0:	4770      	bx	lr
 80118a2:	bf00      	nop
 80118a4:	20000120 	.word	0x20000120
 80118a8:	e000ed04 	.word	0xe000ed04

080118ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80118ac:	b480      	push	{r7}
 80118ae:	b083      	sub	sp, #12
 80118b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80118b2:	4b12      	ldr	r3, [pc, #72]	@ (80118fc <vPortExitCritical+0x50>)
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d10b      	bne.n	80118d2 <vPortExitCritical+0x26>
	__asm volatile
 80118ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118be:	f383 8811 	msr	BASEPRI, r3
 80118c2:	f3bf 8f6f 	isb	sy
 80118c6:	f3bf 8f4f 	dsb	sy
 80118ca:	607b      	str	r3, [r7, #4]
}
 80118cc:	bf00      	nop
 80118ce:	bf00      	nop
 80118d0:	e7fd      	b.n	80118ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80118d2:	4b0a      	ldr	r3, [pc, #40]	@ (80118fc <vPortExitCritical+0x50>)
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	3b01      	subs	r3, #1
 80118d8:	4a08      	ldr	r2, [pc, #32]	@ (80118fc <vPortExitCritical+0x50>)
 80118da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80118dc:	4b07      	ldr	r3, [pc, #28]	@ (80118fc <vPortExitCritical+0x50>)
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d105      	bne.n	80118f0 <vPortExitCritical+0x44>
 80118e4:	2300      	movs	r3, #0
 80118e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80118e8:	683b      	ldr	r3, [r7, #0]
 80118ea:	f383 8811 	msr	BASEPRI, r3
}
 80118ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80118f0:	bf00      	nop
 80118f2:	370c      	adds	r7, #12
 80118f4:	46bd      	mov	sp, r7
 80118f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fa:	4770      	bx	lr
 80118fc:	20000120 	.word	0x20000120

08011900 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011900:	f3ef 8009 	mrs	r0, PSP
 8011904:	f3bf 8f6f 	isb	sy
 8011908:	4b15      	ldr	r3, [pc, #84]	@ (8011960 <pxCurrentTCBConst>)
 801190a:	681a      	ldr	r2, [r3, #0]
 801190c:	f01e 0f10 	tst.w	lr, #16
 8011910:	bf08      	it	eq
 8011912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801191a:	6010      	str	r0, [r2, #0]
 801191c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011920:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011924:	f380 8811 	msr	BASEPRI, r0
 8011928:	f3bf 8f4f 	dsb	sy
 801192c:	f3bf 8f6f 	isb	sy
 8011930:	f7fe ff9c 	bl	801086c <vTaskSwitchContext>
 8011934:	f04f 0000 	mov.w	r0, #0
 8011938:	f380 8811 	msr	BASEPRI, r0
 801193c:	bc09      	pop	{r0, r3}
 801193e:	6819      	ldr	r1, [r3, #0]
 8011940:	6808      	ldr	r0, [r1, #0]
 8011942:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011946:	f01e 0f10 	tst.w	lr, #16
 801194a:	bf08      	it	eq
 801194c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011950:	f380 8809 	msr	PSP, r0
 8011954:	f3bf 8f6f 	isb	sy
 8011958:	4770      	bx	lr
 801195a:	bf00      	nop
 801195c:	f3af 8000 	nop.w

08011960 <pxCurrentTCBConst>:
 8011960:	20006488 	.word	0x20006488
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011964:	bf00      	nop
 8011966:	bf00      	nop

08011968 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b082      	sub	sp, #8
 801196c:	af00      	add	r7, sp, #0
	__asm volatile
 801196e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011972:	f383 8811 	msr	BASEPRI, r3
 8011976:	f3bf 8f6f 	isb	sy
 801197a:	f3bf 8f4f 	dsb	sy
 801197e:	607b      	str	r3, [r7, #4]
}
 8011980:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011982:	f7fe feb9 	bl	80106f8 <xTaskIncrementTick>
 8011986:	4603      	mov	r3, r0
 8011988:	2b00      	cmp	r3, #0
 801198a:	d003      	beq.n	8011994 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801198c:	4b06      	ldr	r3, [pc, #24]	@ (80119a8 <xPortSysTickHandler+0x40>)
 801198e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011992:	601a      	str	r2, [r3, #0]
 8011994:	2300      	movs	r3, #0
 8011996:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	f383 8811 	msr	BASEPRI, r3
}
 801199e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80119a0:	bf00      	nop
 80119a2:	3708      	adds	r7, #8
 80119a4:	46bd      	mov	sp, r7
 80119a6:	bd80      	pop	{r7, pc}
 80119a8:	e000ed04 	.word	0xe000ed04

080119ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80119ac:	b480      	push	{r7}
 80119ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80119b0:	4b0b      	ldr	r3, [pc, #44]	@ (80119e0 <vPortSetupTimerInterrupt+0x34>)
 80119b2:	2200      	movs	r2, #0
 80119b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80119b6:	4b0b      	ldr	r3, [pc, #44]	@ (80119e4 <vPortSetupTimerInterrupt+0x38>)
 80119b8:	2200      	movs	r2, #0
 80119ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80119bc:	4b0a      	ldr	r3, [pc, #40]	@ (80119e8 <vPortSetupTimerInterrupt+0x3c>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	4a0a      	ldr	r2, [pc, #40]	@ (80119ec <vPortSetupTimerInterrupt+0x40>)
 80119c2:	fba2 2303 	umull	r2, r3, r2, r3
 80119c6:	099b      	lsrs	r3, r3, #6
 80119c8:	4a09      	ldr	r2, [pc, #36]	@ (80119f0 <vPortSetupTimerInterrupt+0x44>)
 80119ca:	3b01      	subs	r3, #1
 80119cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80119ce:	4b04      	ldr	r3, [pc, #16]	@ (80119e0 <vPortSetupTimerInterrupt+0x34>)
 80119d0:	2207      	movs	r2, #7
 80119d2:	601a      	str	r2, [r3, #0]
}
 80119d4:	bf00      	nop
 80119d6:	46bd      	mov	sp, r7
 80119d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119dc:	4770      	bx	lr
 80119de:	bf00      	nop
 80119e0:	e000e010 	.word	0xe000e010
 80119e4:	e000e018 	.word	0xe000e018
 80119e8:	20000004 	.word	0x20000004
 80119ec:	10624dd3 	.word	0x10624dd3
 80119f0:	e000e014 	.word	0xe000e014

080119f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80119f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011a04 <vPortEnableVFP+0x10>
 80119f8:	6801      	ldr	r1, [r0, #0]
 80119fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80119fe:	6001      	str	r1, [r0, #0]
 8011a00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011a02:	bf00      	nop
 8011a04:	e000ed88 	.word	0xe000ed88

08011a08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011a08:	b480      	push	{r7}
 8011a0a:	b085      	sub	sp, #20
 8011a0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011a0e:	f3ef 8305 	mrs	r3, IPSR
 8011a12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	2b0f      	cmp	r3, #15
 8011a18:	d915      	bls.n	8011a46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011a1a:	4a18      	ldr	r2, [pc, #96]	@ (8011a7c <vPortValidateInterruptPriority+0x74>)
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	4413      	add	r3, r2
 8011a20:	781b      	ldrb	r3, [r3, #0]
 8011a22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011a24:	4b16      	ldr	r3, [pc, #88]	@ (8011a80 <vPortValidateInterruptPriority+0x78>)
 8011a26:	781b      	ldrb	r3, [r3, #0]
 8011a28:	7afa      	ldrb	r2, [r7, #11]
 8011a2a:	429a      	cmp	r2, r3
 8011a2c:	d20b      	bcs.n	8011a46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a32:	f383 8811 	msr	BASEPRI, r3
 8011a36:	f3bf 8f6f 	isb	sy
 8011a3a:	f3bf 8f4f 	dsb	sy
 8011a3e:	607b      	str	r3, [r7, #4]
}
 8011a40:	bf00      	nop
 8011a42:	bf00      	nop
 8011a44:	e7fd      	b.n	8011a42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011a46:	4b0f      	ldr	r3, [pc, #60]	@ (8011a84 <vPortValidateInterruptPriority+0x7c>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8011a88 <vPortValidateInterruptPriority+0x80>)
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	429a      	cmp	r2, r3
 8011a54:	d90b      	bls.n	8011a6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a5a:	f383 8811 	msr	BASEPRI, r3
 8011a5e:	f3bf 8f6f 	isb	sy
 8011a62:	f3bf 8f4f 	dsb	sy
 8011a66:	603b      	str	r3, [r7, #0]
}
 8011a68:	bf00      	nop
 8011a6a:	bf00      	nop
 8011a6c:	e7fd      	b.n	8011a6a <vPortValidateInterruptPriority+0x62>
	}
 8011a6e:	bf00      	nop
 8011a70:	3714      	adds	r7, #20
 8011a72:	46bd      	mov	sp, r7
 8011a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a78:	4770      	bx	lr
 8011a7a:	bf00      	nop
 8011a7c:	e000e3f0 	.word	0xe000e3f0
 8011a80:	20006ab4 	.word	0x20006ab4
 8011a84:	e000ed0c 	.word	0xe000ed0c
 8011a88:	20006ab8 	.word	0x20006ab8

08011a8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b08a      	sub	sp, #40	@ 0x28
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011a94:	2300      	movs	r3, #0
 8011a96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011a98:	f7fe fd72 	bl	8010580 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8011c10 <pvPortMalloc+0x184>)
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d101      	bne.n	8011aa8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011aa4:	f000 f924 	bl	8011cf0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8011c14 <pvPortMalloc+0x188>)
 8011aaa:	681a      	ldr	r2, [r3, #0]
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	4013      	ands	r3, r2
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	f040 8095 	bne.w	8011be0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d01e      	beq.n	8011afa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011abc:	2208      	movs	r2, #8
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	4413      	add	r3, r2
 8011ac2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	f003 0307 	and.w	r3, r3, #7
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d015      	beq.n	8011afa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	f023 0307 	bic.w	r3, r3, #7
 8011ad4:	3308      	adds	r3, #8
 8011ad6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	f003 0307 	and.w	r3, r3, #7
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d00b      	beq.n	8011afa <pvPortMalloc+0x6e>
	__asm volatile
 8011ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ae6:	f383 8811 	msr	BASEPRI, r3
 8011aea:	f3bf 8f6f 	isb	sy
 8011aee:	f3bf 8f4f 	dsb	sy
 8011af2:	617b      	str	r3, [r7, #20]
}
 8011af4:	bf00      	nop
 8011af6:	bf00      	nop
 8011af8:	e7fd      	b.n	8011af6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d06f      	beq.n	8011be0 <pvPortMalloc+0x154>
 8011b00:	4b45      	ldr	r3, [pc, #276]	@ (8011c18 <pvPortMalloc+0x18c>)
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	687a      	ldr	r2, [r7, #4]
 8011b06:	429a      	cmp	r2, r3
 8011b08:	d86a      	bhi.n	8011be0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011b0a:	4b44      	ldr	r3, [pc, #272]	@ (8011c1c <pvPortMalloc+0x190>)
 8011b0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011b0e:	4b43      	ldr	r3, [pc, #268]	@ (8011c1c <pvPortMalloc+0x190>)
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011b14:	e004      	b.n	8011b20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b22:	685b      	ldr	r3, [r3, #4]
 8011b24:	687a      	ldr	r2, [r7, #4]
 8011b26:	429a      	cmp	r2, r3
 8011b28:	d903      	bls.n	8011b32 <pvPortMalloc+0xa6>
 8011b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d1f1      	bne.n	8011b16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011b32:	4b37      	ldr	r3, [pc, #220]	@ (8011c10 <pvPortMalloc+0x184>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b38:	429a      	cmp	r2, r3
 8011b3a:	d051      	beq.n	8011be0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011b3c:	6a3b      	ldr	r3, [r7, #32]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	2208      	movs	r2, #8
 8011b42:	4413      	add	r3, r2
 8011b44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b48:	681a      	ldr	r2, [r3, #0]
 8011b4a:	6a3b      	ldr	r3, [r7, #32]
 8011b4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b50:	685a      	ldr	r2, [r3, #4]
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	1ad2      	subs	r2, r2, r3
 8011b56:	2308      	movs	r3, #8
 8011b58:	005b      	lsls	r3, r3, #1
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d920      	bls.n	8011ba0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	4413      	add	r3, r2
 8011b64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011b66:	69bb      	ldr	r3, [r7, #24]
 8011b68:	f003 0307 	and.w	r3, r3, #7
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d00b      	beq.n	8011b88 <pvPortMalloc+0xfc>
	__asm volatile
 8011b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b74:	f383 8811 	msr	BASEPRI, r3
 8011b78:	f3bf 8f6f 	isb	sy
 8011b7c:	f3bf 8f4f 	dsb	sy
 8011b80:	613b      	str	r3, [r7, #16]
}
 8011b82:	bf00      	nop
 8011b84:	bf00      	nop
 8011b86:	e7fd      	b.n	8011b84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b8a:	685a      	ldr	r2, [r3, #4]
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	1ad2      	subs	r2, r2, r3
 8011b90:	69bb      	ldr	r3, [r7, #24]
 8011b92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b96:	687a      	ldr	r2, [r7, #4]
 8011b98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011b9a:	69b8      	ldr	r0, [r7, #24]
 8011b9c:	f000 f90a 	bl	8011db4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8011c18 <pvPortMalloc+0x18c>)
 8011ba2:	681a      	ldr	r2, [r3, #0]
 8011ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ba6:	685b      	ldr	r3, [r3, #4]
 8011ba8:	1ad3      	subs	r3, r2, r3
 8011baa:	4a1b      	ldr	r2, [pc, #108]	@ (8011c18 <pvPortMalloc+0x18c>)
 8011bac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011bae:	4b1a      	ldr	r3, [pc, #104]	@ (8011c18 <pvPortMalloc+0x18c>)
 8011bb0:	681a      	ldr	r2, [r3, #0]
 8011bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8011c20 <pvPortMalloc+0x194>)
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	429a      	cmp	r2, r3
 8011bb8:	d203      	bcs.n	8011bc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011bba:	4b17      	ldr	r3, [pc, #92]	@ (8011c18 <pvPortMalloc+0x18c>)
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	4a18      	ldr	r2, [pc, #96]	@ (8011c20 <pvPortMalloc+0x194>)
 8011bc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bc4:	685a      	ldr	r2, [r3, #4]
 8011bc6:	4b13      	ldr	r3, [pc, #76]	@ (8011c14 <pvPortMalloc+0x188>)
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	431a      	orrs	r2, r3
 8011bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011bd6:	4b13      	ldr	r3, [pc, #76]	@ (8011c24 <pvPortMalloc+0x198>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	3301      	adds	r3, #1
 8011bdc:	4a11      	ldr	r2, [pc, #68]	@ (8011c24 <pvPortMalloc+0x198>)
 8011bde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011be0:	f7fe fcdc 	bl	801059c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011be4:	69fb      	ldr	r3, [r7, #28]
 8011be6:	f003 0307 	and.w	r3, r3, #7
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d00b      	beq.n	8011c06 <pvPortMalloc+0x17a>
	__asm volatile
 8011bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bf2:	f383 8811 	msr	BASEPRI, r3
 8011bf6:	f3bf 8f6f 	isb	sy
 8011bfa:	f3bf 8f4f 	dsb	sy
 8011bfe:	60fb      	str	r3, [r7, #12]
}
 8011c00:	bf00      	nop
 8011c02:	bf00      	nop
 8011c04:	e7fd      	b.n	8011c02 <pvPortMalloc+0x176>
	return pvReturn;
 8011c06:	69fb      	ldr	r3, [r7, #28]
}
 8011c08:	4618      	mov	r0, r3
 8011c0a:	3728      	adds	r7, #40	@ 0x28
 8011c0c:	46bd      	mov	sp, r7
 8011c0e:	bd80      	pop	{r7, pc}
 8011c10:	200076c4 	.word	0x200076c4
 8011c14:	200076d8 	.word	0x200076d8
 8011c18:	200076c8 	.word	0x200076c8
 8011c1c:	200076bc 	.word	0x200076bc
 8011c20:	200076cc 	.word	0x200076cc
 8011c24:	200076d0 	.word	0x200076d0

08011c28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	b086      	sub	sp, #24
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d04f      	beq.n	8011cda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011c3a:	2308      	movs	r3, #8
 8011c3c:	425b      	negs	r3, r3
 8011c3e:	697a      	ldr	r2, [r7, #20]
 8011c40:	4413      	add	r3, r2
 8011c42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011c44:	697b      	ldr	r3, [r7, #20]
 8011c46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011c48:	693b      	ldr	r3, [r7, #16]
 8011c4a:	685a      	ldr	r2, [r3, #4]
 8011c4c:	4b25      	ldr	r3, [pc, #148]	@ (8011ce4 <vPortFree+0xbc>)
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	4013      	ands	r3, r2
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d10b      	bne.n	8011c6e <vPortFree+0x46>
	__asm volatile
 8011c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c5a:	f383 8811 	msr	BASEPRI, r3
 8011c5e:	f3bf 8f6f 	isb	sy
 8011c62:	f3bf 8f4f 	dsb	sy
 8011c66:	60fb      	str	r3, [r7, #12]
}
 8011c68:	bf00      	nop
 8011c6a:	bf00      	nop
 8011c6c:	e7fd      	b.n	8011c6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011c6e:	693b      	ldr	r3, [r7, #16]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d00b      	beq.n	8011c8e <vPortFree+0x66>
	__asm volatile
 8011c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c7a:	f383 8811 	msr	BASEPRI, r3
 8011c7e:	f3bf 8f6f 	isb	sy
 8011c82:	f3bf 8f4f 	dsb	sy
 8011c86:	60bb      	str	r3, [r7, #8]
}
 8011c88:	bf00      	nop
 8011c8a:	bf00      	nop
 8011c8c:	e7fd      	b.n	8011c8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011c8e:	693b      	ldr	r3, [r7, #16]
 8011c90:	685a      	ldr	r2, [r3, #4]
 8011c92:	4b14      	ldr	r3, [pc, #80]	@ (8011ce4 <vPortFree+0xbc>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	4013      	ands	r3, r2
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d01e      	beq.n	8011cda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011c9c:	693b      	ldr	r3, [r7, #16]
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d11a      	bne.n	8011cda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	685a      	ldr	r2, [r3, #4]
 8011ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8011ce4 <vPortFree+0xbc>)
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	43db      	mvns	r3, r3
 8011cae:	401a      	ands	r2, r3
 8011cb0:	693b      	ldr	r3, [r7, #16]
 8011cb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011cb4:	f7fe fc64 	bl	8010580 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011cb8:	693b      	ldr	r3, [r7, #16]
 8011cba:	685a      	ldr	r2, [r3, #4]
 8011cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ce8 <vPortFree+0xc0>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	4413      	add	r3, r2
 8011cc2:	4a09      	ldr	r2, [pc, #36]	@ (8011ce8 <vPortFree+0xc0>)
 8011cc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011cc6:	6938      	ldr	r0, [r7, #16]
 8011cc8:	f000 f874 	bl	8011db4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011ccc:	4b07      	ldr	r3, [pc, #28]	@ (8011cec <vPortFree+0xc4>)
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	3301      	adds	r3, #1
 8011cd2:	4a06      	ldr	r2, [pc, #24]	@ (8011cec <vPortFree+0xc4>)
 8011cd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011cd6:	f7fe fc61 	bl	801059c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011cda:	bf00      	nop
 8011cdc:	3718      	adds	r7, #24
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bd80      	pop	{r7, pc}
 8011ce2:	bf00      	nop
 8011ce4:	200076d8 	.word	0x200076d8
 8011ce8:	200076c8 	.word	0x200076c8
 8011cec:	200076d4 	.word	0x200076d4

08011cf0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011cf0:	b480      	push	{r7}
 8011cf2:	b085      	sub	sp, #20
 8011cf4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011cf6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8011cfa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011cfc:	4b27      	ldr	r3, [pc, #156]	@ (8011d9c <prvHeapInit+0xac>)
 8011cfe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	f003 0307 	and.w	r3, r3, #7
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d00c      	beq.n	8011d24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	3307      	adds	r3, #7
 8011d0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	f023 0307 	bic.w	r3, r3, #7
 8011d16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011d18:	68ba      	ldr	r2, [r7, #8]
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	1ad3      	subs	r3, r2, r3
 8011d1e:	4a1f      	ldr	r2, [pc, #124]	@ (8011d9c <prvHeapInit+0xac>)
 8011d20:	4413      	add	r3, r2
 8011d22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011d28:	4a1d      	ldr	r2, [pc, #116]	@ (8011da0 <prvHeapInit+0xb0>)
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8011da0 <prvHeapInit+0xb0>)
 8011d30:	2200      	movs	r2, #0
 8011d32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	68ba      	ldr	r2, [r7, #8]
 8011d38:	4413      	add	r3, r2
 8011d3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011d3c:	2208      	movs	r2, #8
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	1a9b      	subs	r3, r3, r2
 8011d42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	f023 0307 	bic.w	r3, r3, #7
 8011d4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	4a15      	ldr	r2, [pc, #84]	@ (8011da4 <prvHeapInit+0xb4>)
 8011d50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011d52:	4b14      	ldr	r3, [pc, #80]	@ (8011da4 <prvHeapInit+0xb4>)
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	2200      	movs	r2, #0
 8011d58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011d5a:	4b12      	ldr	r3, [pc, #72]	@ (8011da4 <prvHeapInit+0xb4>)
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	2200      	movs	r2, #0
 8011d60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011d66:	683b      	ldr	r3, [r7, #0]
 8011d68:	68fa      	ldr	r2, [r7, #12]
 8011d6a:	1ad2      	subs	r2, r2, r3
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011d70:	4b0c      	ldr	r3, [pc, #48]	@ (8011da4 <prvHeapInit+0xb4>)
 8011d72:	681a      	ldr	r2, [r3, #0]
 8011d74:	683b      	ldr	r3, [r7, #0]
 8011d76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011d78:	683b      	ldr	r3, [r7, #0]
 8011d7a:	685b      	ldr	r3, [r3, #4]
 8011d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8011da8 <prvHeapInit+0xb8>)
 8011d7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011d80:	683b      	ldr	r3, [r7, #0]
 8011d82:	685b      	ldr	r3, [r3, #4]
 8011d84:	4a09      	ldr	r2, [pc, #36]	@ (8011dac <prvHeapInit+0xbc>)
 8011d86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011d88:	4b09      	ldr	r3, [pc, #36]	@ (8011db0 <prvHeapInit+0xc0>)
 8011d8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011d8e:	601a      	str	r2, [r3, #0]
}
 8011d90:	bf00      	nop
 8011d92:	3714      	adds	r7, #20
 8011d94:	46bd      	mov	sp, r7
 8011d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d9a:	4770      	bx	lr
 8011d9c:	20006abc 	.word	0x20006abc
 8011da0:	200076bc 	.word	0x200076bc
 8011da4:	200076c4 	.word	0x200076c4
 8011da8:	200076cc 	.word	0x200076cc
 8011dac:	200076c8 	.word	0x200076c8
 8011db0:	200076d8 	.word	0x200076d8

08011db4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011db4:	b480      	push	{r7}
 8011db6:	b085      	sub	sp, #20
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011dbc:	4b28      	ldr	r3, [pc, #160]	@ (8011e60 <prvInsertBlockIntoFreeList+0xac>)
 8011dbe:	60fb      	str	r3, [r7, #12]
 8011dc0:	e002      	b.n	8011dc8 <prvInsertBlockIntoFreeList+0x14>
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	60fb      	str	r3, [r7, #12]
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	687a      	ldr	r2, [r7, #4]
 8011dce:	429a      	cmp	r2, r3
 8011dd0:	d8f7      	bhi.n	8011dc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011dd6:	68fb      	ldr	r3, [r7, #12]
 8011dd8:	685b      	ldr	r3, [r3, #4]
 8011dda:	68ba      	ldr	r2, [r7, #8]
 8011ddc:	4413      	add	r3, r2
 8011dde:	687a      	ldr	r2, [r7, #4]
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d108      	bne.n	8011df6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	685a      	ldr	r2, [r3, #4]
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	685b      	ldr	r3, [r3, #4]
 8011dec:	441a      	add	r2, r3
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	685b      	ldr	r3, [r3, #4]
 8011dfe:	68ba      	ldr	r2, [r7, #8]
 8011e00:	441a      	add	r2, r3
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	429a      	cmp	r2, r3
 8011e08:	d118      	bne.n	8011e3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	681a      	ldr	r2, [r3, #0]
 8011e0e:	4b15      	ldr	r3, [pc, #84]	@ (8011e64 <prvInsertBlockIntoFreeList+0xb0>)
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d00d      	beq.n	8011e32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	685a      	ldr	r2, [r3, #4]
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	685b      	ldr	r3, [r3, #4]
 8011e20:	441a      	add	r2, r3
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	681a      	ldr	r2, [r3, #0]
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	601a      	str	r2, [r3, #0]
 8011e30:	e008      	b.n	8011e44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011e32:	4b0c      	ldr	r3, [pc, #48]	@ (8011e64 <prvInsertBlockIntoFreeList+0xb0>)
 8011e34:	681a      	ldr	r2, [r3, #0]
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	601a      	str	r2, [r3, #0]
 8011e3a:	e003      	b.n	8011e44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	681a      	ldr	r2, [r3, #0]
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011e44:	68fa      	ldr	r2, [r7, #12]
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	429a      	cmp	r2, r3
 8011e4a:	d002      	beq.n	8011e52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	687a      	ldr	r2, [r7, #4]
 8011e50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011e52:	bf00      	nop
 8011e54:	3714      	adds	r7, #20
 8011e56:	46bd      	mov	sp, r7
 8011e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e5c:	4770      	bx	lr
 8011e5e:	bf00      	nop
 8011e60:	200076bc 	.word	0x200076bc
 8011e64:	200076c4 	.word	0x200076c4

08011e68 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	4912      	ldr	r1, [pc, #72]	@ (8011eb8 <MX_USB_Device_Init+0x50>)
 8011e70:	4812      	ldr	r0, [pc, #72]	@ (8011ebc <MX_USB_Device_Init+0x54>)
 8011e72:	f7fb fe8f 	bl	800db94 <USBD_Init>
 8011e76:	4603      	mov	r3, r0
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d001      	beq.n	8011e80 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8011e7c:	f7f0 fb54 	bl	8002528 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8011e80:	490f      	ldr	r1, [pc, #60]	@ (8011ec0 <MX_USB_Device_Init+0x58>)
 8011e82:	480e      	ldr	r0, [pc, #56]	@ (8011ebc <MX_USB_Device_Init+0x54>)
 8011e84:	f7fb feb6 	bl	800dbf4 <USBD_RegisterClass>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d001      	beq.n	8011e92 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8011e8e:	f7f0 fb4b 	bl	8002528 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8011e92:	490c      	ldr	r1, [pc, #48]	@ (8011ec4 <MX_USB_Device_Init+0x5c>)
 8011e94:	4809      	ldr	r0, [pc, #36]	@ (8011ebc <MX_USB_Device_Init+0x54>)
 8011e96:	f7fb fdd7 	bl	800da48 <USBD_CDC_RegisterInterface>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d001      	beq.n	8011ea4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8011ea0:	f7f0 fb42 	bl	8002528 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8011ea4:	4805      	ldr	r0, [pc, #20]	@ (8011ebc <MX_USB_Device_Init+0x54>)
 8011ea6:	f7fb fecc 	bl	800dc42 <USBD_Start>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d001      	beq.n	8011eb4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8011eb0:	f7f0 fb3a 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011eb4:	bf00      	nop
 8011eb6:	bd80      	pop	{r7, pc}
 8011eb8:	20000138 	.word	0x20000138
 8011ebc:	200076dc 	.word	0x200076dc
 8011ec0:	2000001c 	.word	0x2000001c
 8011ec4:	20000124 	.word	0x20000124

08011ec8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011ecc:	2200      	movs	r2, #0
 8011ece:	4905      	ldr	r1, [pc, #20]	@ (8011ee4 <CDC_Init_FS+0x1c>)
 8011ed0:	4805      	ldr	r0, [pc, #20]	@ (8011ee8 <CDC_Init_FS+0x20>)
 8011ed2:	f7fb fdce 	bl	800da72 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011ed6:	4905      	ldr	r1, [pc, #20]	@ (8011eec <CDC_Init_FS+0x24>)
 8011ed8:	4803      	ldr	r0, [pc, #12]	@ (8011ee8 <CDC_Init_FS+0x20>)
 8011eda:	f7fb fde8 	bl	800daae <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011ede:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011ee0:	4618      	mov	r0, r3
 8011ee2:	bd80      	pop	{r7, pc}
 8011ee4:	200081ac 	.word	0x200081ac
 8011ee8:	200076dc 	.word	0x200076dc
 8011eec:	200079ac 	.word	0x200079ac

08011ef0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011ef0:	b480      	push	{r7}
 8011ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011ef4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011ef6:	4618      	mov	r0, r3
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011efe:	4770      	bx	lr

08011f00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011f00:	b480      	push	{r7}
 8011f02:	b083      	sub	sp, #12
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	4603      	mov	r3, r0
 8011f08:	6039      	str	r1, [r7, #0]
 8011f0a:	71fb      	strb	r3, [r7, #7]
 8011f0c:	4613      	mov	r3, r2
 8011f0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011f10:	79fb      	ldrb	r3, [r7, #7]
 8011f12:	2b23      	cmp	r3, #35	@ 0x23
 8011f14:	d84a      	bhi.n	8011fac <CDC_Control_FS+0xac>
 8011f16:	a201      	add	r2, pc, #4	@ (adr r2, 8011f1c <CDC_Control_FS+0x1c>)
 8011f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f1c:	08011fad 	.word	0x08011fad
 8011f20:	08011fad 	.word	0x08011fad
 8011f24:	08011fad 	.word	0x08011fad
 8011f28:	08011fad 	.word	0x08011fad
 8011f2c:	08011fad 	.word	0x08011fad
 8011f30:	08011fad 	.word	0x08011fad
 8011f34:	08011fad 	.word	0x08011fad
 8011f38:	08011fad 	.word	0x08011fad
 8011f3c:	08011fad 	.word	0x08011fad
 8011f40:	08011fad 	.word	0x08011fad
 8011f44:	08011fad 	.word	0x08011fad
 8011f48:	08011fad 	.word	0x08011fad
 8011f4c:	08011fad 	.word	0x08011fad
 8011f50:	08011fad 	.word	0x08011fad
 8011f54:	08011fad 	.word	0x08011fad
 8011f58:	08011fad 	.word	0x08011fad
 8011f5c:	08011fad 	.word	0x08011fad
 8011f60:	08011fad 	.word	0x08011fad
 8011f64:	08011fad 	.word	0x08011fad
 8011f68:	08011fad 	.word	0x08011fad
 8011f6c:	08011fad 	.word	0x08011fad
 8011f70:	08011fad 	.word	0x08011fad
 8011f74:	08011fad 	.word	0x08011fad
 8011f78:	08011fad 	.word	0x08011fad
 8011f7c:	08011fad 	.word	0x08011fad
 8011f80:	08011fad 	.word	0x08011fad
 8011f84:	08011fad 	.word	0x08011fad
 8011f88:	08011fad 	.word	0x08011fad
 8011f8c:	08011fad 	.word	0x08011fad
 8011f90:	08011fad 	.word	0x08011fad
 8011f94:	08011fad 	.word	0x08011fad
 8011f98:	08011fad 	.word	0x08011fad
 8011f9c:	08011fad 	.word	0x08011fad
 8011fa0:	08011fad 	.word	0x08011fad
 8011fa4:	08011fad 	.word	0x08011fad
 8011fa8:	08011fad 	.word	0x08011fad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011fac:	bf00      	nop
  }

  return (USBD_OK);
 8011fae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011fb0:	4618      	mov	r0, r3
 8011fb2:	370c      	adds	r7, #12
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fba:	4770      	bx	lr

08011fbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011fbc:	b580      	push	{r7, lr}
 8011fbe:	b082      	sub	sp, #8
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
 8011fc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011fc6:	6879      	ldr	r1, [r7, #4]
 8011fc8:	4805      	ldr	r0, [pc, #20]	@ (8011fe0 <CDC_Receive_FS+0x24>)
 8011fca:	f7fb fd70 	bl	800daae <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011fce:	4804      	ldr	r0, [pc, #16]	@ (8011fe0 <CDC_Receive_FS+0x24>)
 8011fd0:	f7fb fdb6 	bl	800db40 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011fd4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011fd6:	4618      	mov	r0, r3
 8011fd8:	3708      	adds	r7, #8
 8011fda:	46bd      	mov	sp, r7
 8011fdc:	bd80      	pop	{r7, pc}
 8011fde:	bf00      	nop
 8011fe0:	200076dc 	.word	0x200076dc

08011fe4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b084      	sub	sp, #16
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
 8011fec:	460b      	mov	r3, r1
 8011fee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011ff4:	4b0d      	ldr	r3, [pc, #52]	@ (801202c <CDC_Transmit_FS+0x48>)
 8011ff6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011ffa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011ffc:	68bb      	ldr	r3, [r7, #8]
 8011ffe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012002:	2b00      	cmp	r3, #0
 8012004:	d001      	beq.n	801200a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012006:	2301      	movs	r3, #1
 8012008:	e00b      	b.n	8012022 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801200a:	887b      	ldrh	r3, [r7, #2]
 801200c:	461a      	mov	r2, r3
 801200e:	6879      	ldr	r1, [r7, #4]
 8012010:	4806      	ldr	r0, [pc, #24]	@ (801202c <CDC_Transmit_FS+0x48>)
 8012012:	f7fb fd2e 	bl	800da72 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012016:	4805      	ldr	r0, [pc, #20]	@ (801202c <CDC_Transmit_FS+0x48>)
 8012018:	f7fb fd62 	bl	800dae0 <USBD_CDC_TransmitPacket>
 801201c:	4603      	mov	r3, r0
 801201e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012020:	7bfb      	ldrb	r3, [r7, #15]
}
 8012022:	4618      	mov	r0, r3
 8012024:	3710      	adds	r7, #16
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}
 801202a:	bf00      	nop
 801202c:	200076dc 	.word	0x200076dc

08012030 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012030:	b480      	push	{r7}
 8012032:	b087      	sub	sp, #28
 8012034:	af00      	add	r7, sp, #0
 8012036:	60f8      	str	r0, [r7, #12]
 8012038:	60b9      	str	r1, [r7, #8]
 801203a:	4613      	mov	r3, r2
 801203c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801203e:	2300      	movs	r3, #0
 8012040:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012042:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012046:	4618      	mov	r0, r3
 8012048:	371c      	adds	r7, #28
 801204a:	46bd      	mov	sp, r7
 801204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012050:	4770      	bx	lr

08012052 <_write>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

  
int _write(int file, char *ptr, int len) {
 8012052:	b580      	push	{r7, lr}
 8012054:	b084      	sub	sp, #16
 8012056:	af00      	add	r7, sp, #0
 8012058:	60f8      	str	r0, [r7, #12]
 801205a:	60b9      	str	r1, [r7, #8]
 801205c:	607a      	str	r2, [r7, #4]
    CDC_Transmit_FS((uint8_t*) ptr, len); // Send data over USB CDC
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	b29b      	uxth	r3, r3
 8012062:	4619      	mov	r1, r3
 8012064:	68b8      	ldr	r0, [r7, #8]
 8012066:	f7ff ffbd 	bl	8011fe4 <CDC_Transmit_FS>
    return len;
 801206a:	687b      	ldr	r3, [r7, #4]
}
 801206c:	4618      	mov	r0, r3
 801206e:	3710      	adds	r7, #16
 8012070:	46bd      	mov	sp, r7
 8012072:	bd80      	pop	{r7, pc}

08012074 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012074:	b480      	push	{r7}
 8012076:	b083      	sub	sp, #12
 8012078:	af00      	add	r7, sp, #0
 801207a:	4603      	mov	r3, r0
 801207c:	6039      	str	r1, [r7, #0]
 801207e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8012080:	683b      	ldr	r3, [r7, #0]
 8012082:	2212      	movs	r2, #18
 8012084:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8012086:	4b03      	ldr	r3, [pc, #12]	@ (8012094 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8012088:	4618      	mov	r0, r3
 801208a:	370c      	adds	r7, #12
 801208c:	46bd      	mov	sp, r7
 801208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012092:	4770      	bx	lr
 8012094:	20000158 	.word	0x20000158

08012098 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012098:	b480      	push	{r7}
 801209a:	b083      	sub	sp, #12
 801209c:	af00      	add	r7, sp, #0
 801209e:	4603      	mov	r3, r0
 80120a0:	6039      	str	r1, [r7, #0]
 80120a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80120a4:	683b      	ldr	r3, [r7, #0]
 80120a6:	2204      	movs	r2, #4
 80120a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80120aa:	4b03      	ldr	r3, [pc, #12]	@ (80120b8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80120ac:	4618      	mov	r0, r3
 80120ae:	370c      	adds	r7, #12
 80120b0:	46bd      	mov	sp, r7
 80120b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120b6:	4770      	bx	lr
 80120b8:	2000016c 	.word	0x2000016c

080120bc <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b082      	sub	sp, #8
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	4603      	mov	r3, r0
 80120c4:	6039      	str	r1, [r7, #0]
 80120c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80120c8:	79fb      	ldrb	r3, [r7, #7]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d105      	bne.n	80120da <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80120ce:	683a      	ldr	r2, [r7, #0]
 80120d0:	4907      	ldr	r1, [pc, #28]	@ (80120f0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80120d2:	4808      	ldr	r0, [pc, #32]	@ (80120f4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80120d4:	f7fc fd9d 	bl	800ec12 <USBD_GetString>
 80120d8:	e004      	b.n	80120e4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80120da:	683a      	ldr	r2, [r7, #0]
 80120dc:	4904      	ldr	r1, [pc, #16]	@ (80120f0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80120de:	4805      	ldr	r0, [pc, #20]	@ (80120f4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80120e0:	f7fc fd97 	bl	800ec12 <USBD_GetString>
  }
  return USBD_StrDesc;
 80120e4:	4b02      	ldr	r3, [pc, #8]	@ (80120f0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80120e6:	4618      	mov	r0, r3
 80120e8:	3708      	adds	r7, #8
 80120ea:	46bd      	mov	sp, r7
 80120ec:	bd80      	pop	{r7, pc}
 80120ee:	bf00      	nop
 80120f0:	200089ac 	.word	0x200089ac
 80120f4:	08015768 	.word	0x08015768

080120f8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b082      	sub	sp, #8
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	4603      	mov	r3, r0
 8012100:	6039      	str	r1, [r7, #0]
 8012102:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012104:	683a      	ldr	r2, [r7, #0]
 8012106:	4904      	ldr	r1, [pc, #16]	@ (8012118 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8012108:	4804      	ldr	r0, [pc, #16]	@ (801211c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801210a:	f7fc fd82 	bl	800ec12 <USBD_GetString>
  return USBD_StrDesc;
 801210e:	4b02      	ldr	r3, [pc, #8]	@ (8012118 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8012110:	4618      	mov	r0, r3
 8012112:	3708      	adds	r7, #8
 8012114:	46bd      	mov	sp, r7
 8012116:	bd80      	pop	{r7, pc}
 8012118:	200089ac 	.word	0x200089ac
 801211c:	08015780 	.word	0x08015780

08012120 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b082      	sub	sp, #8
 8012124:	af00      	add	r7, sp, #0
 8012126:	4603      	mov	r3, r0
 8012128:	6039      	str	r1, [r7, #0]
 801212a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801212c:	683b      	ldr	r3, [r7, #0]
 801212e:	221a      	movs	r2, #26
 8012130:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012132:	f000 f843 	bl	80121bc <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8012136:	4b02      	ldr	r3, [pc, #8]	@ (8012140 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8012138:	4618      	mov	r0, r3
 801213a:	3708      	adds	r7, #8
 801213c:	46bd      	mov	sp, r7
 801213e:	bd80      	pop	{r7, pc}
 8012140:	20000170 	.word	0x20000170

08012144 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b082      	sub	sp, #8
 8012148:	af00      	add	r7, sp, #0
 801214a:	4603      	mov	r3, r0
 801214c:	6039      	str	r1, [r7, #0]
 801214e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012150:	79fb      	ldrb	r3, [r7, #7]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d105      	bne.n	8012162 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8012156:	683a      	ldr	r2, [r7, #0]
 8012158:	4907      	ldr	r1, [pc, #28]	@ (8012178 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801215a:	4808      	ldr	r0, [pc, #32]	@ (801217c <USBD_CDC_ConfigStrDescriptor+0x38>)
 801215c:	f7fc fd59 	bl	800ec12 <USBD_GetString>
 8012160:	e004      	b.n	801216c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8012162:	683a      	ldr	r2, [r7, #0]
 8012164:	4904      	ldr	r1, [pc, #16]	@ (8012178 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8012166:	4805      	ldr	r0, [pc, #20]	@ (801217c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8012168:	f7fc fd53 	bl	800ec12 <USBD_GetString>
  }
  return USBD_StrDesc;
 801216c:	4b02      	ldr	r3, [pc, #8]	@ (8012178 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801216e:	4618      	mov	r0, r3
 8012170:	3708      	adds	r7, #8
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
 8012176:	bf00      	nop
 8012178:	200089ac 	.word	0x200089ac
 801217c:	08015794 	.word	0x08015794

08012180 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b082      	sub	sp, #8
 8012184:	af00      	add	r7, sp, #0
 8012186:	4603      	mov	r3, r0
 8012188:	6039      	str	r1, [r7, #0]
 801218a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801218c:	79fb      	ldrb	r3, [r7, #7]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d105      	bne.n	801219e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8012192:	683a      	ldr	r2, [r7, #0]
 8012194:	4907      	ldr	r1, [pc, #28]	@ (80121b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8012196:	4808      	ldr	r0, [pc, #32]	@ (80121b8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8012198:	f7fc fd3b 	bl	800ec12 <USBD_GetString>
 801219c:	e004      	b.n	80121a8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801219e:	683a      	ldr	r2, [r7, #0]
 80121a0:	4904      	ldr	r1, [pc, #16]	@ (80121b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80121a2:	4805      	ldr	r0, [pc, #20]	@ (80121b8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80121a4:	f7fc fd35 	bl	800ec12 <USBD_GetString>
  }
  return USBD_StrDesc;
 80121a8:	4b02      	ldr	r3, [pc, #8]	@ (80121b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80121aa:	4618      	mov	r0, r3
 80121ac:	3708      	adds	r7, #8
 80121ae:	46bd      	mov	sp, r7
 80121b0:	bd80      	pop	{r7, pc}
 80121b2:	bf00      	nop
 80121b4:	200089ac 	.word	0x200089ac
 80121b8:	080157a0 	.word	0x080157a0

080121bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80121bc:	b580      	push	{r7, lr}
 80121be:	b084      	sub	sp, #16
 80121c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80121c2:	4b0f      	ldr	r3, [pc, #60]	@ (8012200 <Get_SerialNum+0x44>)
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80121c8:	4b0e      	ldr	r3, [pc, #56]	@ (8012204 <Get_SerialNum+0x48>)
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80121ce:	4b0e      	ldr	r3, [pc, #56]	@ (8012208 <Get_SerialNum+0x4c>)
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80121d4:	68fa      	ldr	r2, [r7, #12]
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	4413      	add	r3, r2
 80121da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d009      	beq.n	80121f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80121e2:	2208      	movs	r2, #8
 80121e4:	4909      	ldr	r1, [pc, #36]	@ (801220c <Get_SerialNum+0x50>)
 80121e6:	68f8      	ldr	r0, [r7, #12]
 80121e8:	f000 f814 	bl	8012214 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80121ec:	2204      	movs	r2, #4
 80121ee:	4908      	ldr	r1, [pc, #32]	@ (8012210 <Get_SerialNum+0x54>)
 80121f0:	68b8      	ldr	r0, [r7, #8]
 80121f2:	f000 f80f 	bl	8012214 <IntToUnicode>
  }
}
 80121f6:	bf00      	nop
 80121f8:	3710      	adds	r7, #16
 80121fa:	46bd      	mov	sp, r7
 80121fc:	bd80      	pop	{r7, pc}
 80121fe:	bf00      	nop
 8012200:	1fff7590 	.word	0x1fff7590
 8012204:	1fff7594 	.word	0x1fff7594
 8012208:	1fff7598 	.word	0x1fff7598
 801220c:	20000172 	.word	0x20000172
 8012210:	20000182 	.word	0x20000182

08012214 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012214:	b480      	push	{r7}
 8012216:	b087      	sub	sp, #28
 8012218:	af00      	add	r7, sp, #0
 801221a:	60f8      	str	r0, [r7, #12]
 801221c:	60b9      	str	r1, [r7, #8]
 801221e:	4613      	mov	r3, r2
 8012220:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012222:	2300      	movs	r3, #0
 8012224:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012226:	2300      	movs	r3, #0
 8012228:	75fb      	strb	r3, [r7, #23]
 801222a:	e027      	b.n	801227c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	0f1b      	lsrs	r3, r3, #28
 8012230:	2b09      	cmp	r3, #9
 8012232:	d80b      	bhi.n	801224c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	0f1b      	lsrs	r3, r3, #28
 8012238:	b2da      	uxtb	r2, r3
 801223a:	7dfb      	ldrb	r3, [r7, #23]
 801223c:	005b      	lsls	r3, r3, #1
 801223e:	4619      	mov	r1, r3
 8012240:	68bb      	ldr	r3, [r7, #8]
 8012242:	440b      	add	r3, r1
 8012244:	3230      	adds	r2, #48	@ 0x30
 8012246:	b2d2      	uxtb	r2, r2
 8012248:	701a      	strb	r2, [r3, #0]
 801224a:	e00a      	b.n	8012262 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	0f1b      	lsrs	r3, r3, #28
 8012250:	b2da      	uxtb	r2, r3
 8012252:	7dfb      	ldrb	r3, [r7, #23]
 8012254:	005b      	lsls	r3, r3, #1
 8012256:	4619      	mov	r1, r3
 8012258:	68bb      	ldr	r3, [r7, #8]
 801225a:	440b      	add	r3, r1
 801225c:	3237      	adds	r2, #55	@ 0x37
 801225e:	b2d2      	uxtb	r2, r2
 8012260:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	011b      	lsls	r3, r3, #4
 8012266:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012268:	7dfb      	ldrb	r3, [r7, #23]
 801226a:	005b      	lsls	r3, r3, #1
 801226c:	3301      	adds	r3, #1
 801226e:	68ba      	ldr	r2, [r7, #8]
 8012270:	4413      	add	r3, r2
 8012272:	2200      	movs	r2, #0
 8012274:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012276:	7dfb      	ldrb	r3, [r7, #23]
 8012278:	3301      	adds	r3, #1
 801227a:	75fb      	strb	r3, [r7, #23]
 801227c:	7dfa      	ldrb	r2, [r7, #23]
 801227e:	79fb      	ldrb	r3, [r7, #7]
 8012280:	429a      	cmp	r2, r3
 8012282:	d3d3      	bcc.n	801222c <IntToUnicode+0x18>
  }
}
 8012284:	bf00      	nop
 8012286:	bf00      	nop
 8012288:	371c      	adds	r7, #28
 801228a:	46bd      	mov	sp, r7
 801228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012290:	4770      	bx	lr
	...

08012294 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b098      	sub	sp, #96	@ 0x60
 8012298:	af00      	add	r7, sp, #0
 801229a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801229c:	f107 0310 	add.w	r3, r7, #16
 80122a0:	2250      	movs	r2, #80	@ 0x50
 80122a2:	2100      	movs	r1, #0
 80122a4:	4618      	mov	r0, r3
 80122a6:	f001 f8a2 	bl	80133ee <memset>
  if(pcdHandle->Instance==USB)
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	4a15      	ldr	r2, [pc, #84]	@ (8012304 <HAL_PCD_MspInit+0x70>)
 80122b0:	4293      	cmp	r3, r2
 80122b2:	d122      	bne.n	80122fa <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80122b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80122b8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80122ba:	2300      	movs	r3, #0
 80122bc:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80122be:	f107 0310 	add.w	r3, r7, #16
 80122c2:	4618      	mov	r0, r3
 80122c4:	f7f7 fe0e 	bl	8009ee4 <HAL_RCCEx_PeriphCLKConfig>
 80122c8:	4603      	mov	r3, r0
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d001      	beq.n	80122d2 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80122ce:	f7f0 f92b 	bl	8002528 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80122d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012308 <HAL_PCD_MspInit+0x74>)
 80122d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122d6:	4a0c      	ldr	r2, [pc, #48]	@ (8012308 <HAL_PCD_MspInit+0x74>)
 80122d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80122dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80122de:	4b0a      	ldr	r3, [pc, #40]	@ (8012308 <HAL_PCD_MspInit+0x74>)
 80122e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80122e6:	60fb      	str	r3, [r7, #12]
 80122e8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 80122ea:	2200      	movs	r2, #0
 80122ec:	2105      	movs	r1, #5
 80122ee:	2014      	movs	r0, #20
 80122f0:	f7f3 f930 	bl	8005554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80122f4:	2014      	movs	r0, #20
 80122f6:	f7f3 f947 	bl	8005588 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80122fa:	bf00      	nop
 80122fc:	3760      	adds	r7, #96	@ 0x60
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd80      	pop	{r7, pc}
 8012302:	bf00      	nop
 8012304:	40005c00 	.word	0x40005c00
 8012308:	40021000 	.word	0x40021000

0801230c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801230c:	b580      	push	{r7, lr}
 801230e:	b082      	sub	sp, #8
 8012310:	af00      	add	r7, sp, #0
 8012312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8012320:	4619      	mov	r1, r3
 8012322:	4610      	mov	r0, r2
 8012324:	f7fb fcd8 	bl	800dcd8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8012328:	bf00      	nop
 801232a:	3708      	adds	r7, #8
 801232c:	46bd      	mov	sp, r7
 801232e:	bd80      	pop	{r7, pc}

08012330 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b082      	sub	sp, #8
 8012334:	af00      	add	r7, sp, #0
 8012336:	6078      	str	r0, [r7, #4]
 8012338:	460b      	mov	r3, r1
 801233a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8012342:	78fa      	ldrb	r2, [r7, #3]
 8012344:	6879      	ldr	r1, [r7, #4]
 8012346:	4613      	mov	r3, r2
 8012348:	009b      	lsls	r3, r3, #2
 801234a:	4413      	add	r3, r2
 801234c:	00db      	lsls	r3, r3, #3
 801234e:	440b      	add	r3, r1
 8012350:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012354:	681a      	ldr	r2, [r3, #0]
 8012356:	78fb      	ldrb	r3, [r7, #3]
 8012358:	4619      	mov	r1, r3
 801235a:	f7fb fd12 	bl	800dd82 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801235e:	bf00      	nop
 8012360:	3708      	adds	r7, #8
 8012362:	46bd      	mov	sp, r7
 8012364:	bd80      	pop	{r7, pc}

08012366 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012366:	b580      	push	{r7, lr}
 8012368:	b082      	sub	sp, #8
 801236a:	af00      	add	r7, sp, #0
 801236c:	6078      	str	r0, [r7, #4]
 801236e:	460b      	mov	r3, r1
 8012370:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8012378:	78fa      	ldrb	r2, [r7, #3]
 801237a:	6879      	ldr	r1, [r7, #4]
 801237c:	4613      	mov	r3, r2
 801237e:	009b      	lsls	r3, r3, #2
 8012380:	4413      	add	r3, r2
 8012382:	00db      	lsls	r3, r3, #3
 8012384:	440b      	add	r3, r1
 8012386:	3324      	adds	r3, #36	@ 0x24
 8012388:	681a      	ldr	r2, [r3, #0]
 801238a:	78fb      	ldrb	r3, [r7, #3]
 801238c:	4619      	mov	r1, r3
 801238e:	f7fb fd5b 	bl	800de48 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8012392:	bf00      	nop
 8012394:	3708      	adds	r7, #8
 8012396:	46bd      	mov	sp, r7
 8012398:	bd80      	pop	{r7, pc}

0801239a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801239a:	b580      	push	{r7, lr}
 801239c:	b082      	sub	sp, #8
 801239e:	af00      	add	r7, sp, #0
 80123a0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80123a8:	4618      	mov	r0, r3
 80123aa:	f7fb fe6f 	bl	800e08c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80123ae:	bf00      	nop
 80123b0:	3708      	adds	r7, #8
 80123b2:	46bd      	mov	sp, r7
 80123b4:	bd80      	pop	{r7, pc}

080123b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123b6:	b580      	push	{r7, lr}
 80123b8:	b084      	sub	sp, #16
 80123ba:	af00      	add	r7, sp, #0
 80123bc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80123be:	2301      	movs	r3, #1
 80123c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	795b      	ldrb	r3, [r3, #5]
 80123c6:	2b02      	cmp	r3, #2
 80123c8:	d001      	beq.n	80123ce <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80123ca:	f7f0 f8ad 	bl	8002528 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80123d4:	7bfa      	ldrb	r2, [r7, #15]
 80123d6:	4611      	mov	r1, r2
 80123d8:	4618      	mov	r0, r3
 80123da:	f7fb fe19 	bl	800e010 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80123e4:	4618      	mov	r0, r3
 80123e6:	f7fb fdc5 	bl	800df74 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80123ea:	bf00      	nop
 80123ec:	3710      	adds	r7, #16
 80123ee:	46bd      	mov	sp, r7
 80123f0:	bd80      	pop	{r7, pc}
	...

080123f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b082      	sub	sp, #8
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012402:	4618      	mov	r0, r3
 8012404:	f7fb fe14 	bl	800e030 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	7a5b      	ldrb	r3, [r3, #9]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d005      	beq.n	801241c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012410:	4b04      	ldr	r3, [pc, #16]	@ (8012424 <HAL_PCD_SuspendCallback+0x30>)
 8012412:	691b      	ldr	r3, [r3, #16]
 8012414:	4a03      	ldr	r2, [pc, #12]	@ (8012424 <HAL_PCD_SuspendCallback+0x30>)
 8012416:	f043 0306 	orr.w	r3, r3, #6
 801241a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 801241c:	bf00      	nop
 801241e:	3708      	adds	r7, #8
 8012420:	46bd      	mov	sp, r7
 8012422:	bd80      	pop	{r7, pc}
 8012424:	e000ed00 	.word	0xe000ed00

08012428 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012428:	b580      	push	{r7, lr}
 801242a:	b082      	sub	sp, #8
 801242c:	af00      	add	r7, sp, #0
 801242e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	7a5b      	ldrb	r3, [r3, #9]
 8012434:	2b00      	cmp	r3, #0
 8012436:	d007      	beq.n	8012448 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012438:	4b08      	ldr	r3, [pc, #32]	@ (801245c <HAL_PCD_ResumeCallback+0x34>)
 801243a:	691b      	ldr	r3, [r3, #16]
 801243c:	4a07      	ldr	r2, [pc, #28]	@ (801245c <HAL_PCD_ResumeCallback+0x34>)
 801243e:	f023 0306 	bic.w	r3, r3, #6
 8012442:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012444:	f000 f9f8 	bl	8012838 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801244e:	4618      	mov	r0, r3
 8012450:	f7fb fe04 	bl	800e05c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8012454:	bf00      	nop
 8012456:	3708      	adds	r7, #8
 8012458:	46bd      	mov	sp, r7
 801245a:	bd80      	pop	{r7, pc}
 801245c:	e000ed00 	.word	0xe000ed00

08012460 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b082      	sub	sp, #8
 8012464:	af00      	add	r7, sp, #0
 8012466:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8012468:	4a2b      	ldr	r2, [pc, #172]	@ (8012518 <USBD_LL_Init+0xb8>)
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	4a29      	ldr	r2, [pc, #164]	@ (8012518 <USBD_LL_Init+0xb8>)
 8012474:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8012478:	4b27      	ldr	r3, [pc, #156]	@ (8012518 <USBD_LL_Init+0xb8>)
 801247a:	4a28      	ldr	r2, [pc, #160]	@ (801251c <USBD_LL_Init+0xbc>)
 801247c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801247e:	4b26      	ldr	r3, [pc, #152]	@ (8012518 <USBD_LL_Init+0xb8>)
 8012480:	2208      	movs	r2, #8
 8012482:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8012484:	4b24      	ldr	r3, [pc, #144]	@ (8012518 <USBD_LL_Init+0xb8>)
 8012486:	2202      	movs	r2, #2
 8012488:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801248a:	4b23      	ldr	r3, [pc, #140]	@ (8012518 <USBD_LL_Init+0xb8>)
 801248c:	2202      	movs	r2, #2
 801248e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8012490:	4b21      	ldr	r3, [pc, #132]	@ (8012518 <USBD_LL_Init+0xb8>)
 8012492:	2200      	movs	r2, #0
 8012494:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8012496:	4b20      	ldr	r3, [pc, #128]	@ (8012518 <USBD_LL_Init+0xb8>)
 8012498:	2200      	movs	r2, #0
 801249a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801249c:	4b1e      	ldr	r3, [pc, #120]	@ (8012518 <USBD_LL_Init+0xb8>)
 801249e:	2200      	movs	r2, #0
 80124a0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80124a2:	4b1d      	ldr	r3, [pc, #116]	@ (8012518 <USBD_LL_Init+0xb8>)
 80124a4:	2200      	movs	r2, #0
 80124a6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80124a8:	481b      	ldr	r0, [pc, #108]	@ (8012518 <USBD_LL_Init+0xb8>)
 80124aa:	f7f5 fa1c 	bl	80078e6 <HAL_PCD_Init>
 80124ae:	4603      	mov	r3, r0
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d001      	beq.n	80124b8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80124b4:	f7f0 f838 	bl	8002528 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80124be:	2318      	movs	r3, #24
 80124c0:	2200      	movs	r2, #0
 80124c2:	2100      	movs	r1, #0
 80124c4:	f7f6 fea3 	bl	800920e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80124ce:	2358      	movs	r3, #88	@ 0x58
 80124d0:	2200      	movs	r2, #0
 80124d2:	2180      	movs	r1, #128	@ 0x80
 80124d4:	f7f6 fe9b 	bl	800920e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80124de:	23c0      	movs	r3, #192	@ 0xc0
 80124e0:	2200      	movs	r2, #0
 80124e2:	2181      	movs	r1, #129	@ 0x81
 80124e4:	f7f6 fe93 	bl	800920e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80124ee:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80124f2:	2200      	movs	r2, #0
 80124f4:	2101      	movs	r1, #1
 80124f6:	f7f6 fe8a 	bl	800920e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8012500:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012504:	2200      	movs	r2, #0
 8012506:	2182      	movs	r1, #130	@ 0x82
 8012508:	f7f6 fe81 	bl	800920e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801250c:	2300      	movs	r3, #0
}
 801250e:	4618      	mov	r0, r3
 8012510:	3708      	adds	r7, #8
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}
 8012516:	bf00      	nop
 8012518:	20008bac 	.word	0x20008bac
 801251c:	40005c00 	.word	0x40005c00

08012520 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012520:	b580      	push	{r7, lr}
 8012522:	b084      	sub	sp, #16
 8012524:	af00      	add	r7, sp, #0
 8012526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012528:	2300      	movs	r3, #0
 801252a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801252c:	2300      	movs	r3, #0
 801252e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8012536:	4618      	mov	r0, r3
 8012538:	f7f5 faa3 	bl	8007a82 <HAL_PCD_Start>
 801253c:	4603      	mov	r3, r0
 801253e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012540:	7bfb      	ldrb	r3, [r7, #15]
 8012542:	4618      	mov	r0, r3
 8012544:	f000 f97e 	bl	8012844 <USBD_Get_USB_Status>
 8012548:	4603      	mov	r3, r0
 801254a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801254c:	7bbb      	ldrb	r3, [r7, #14]
}
 801254e:	4618      	mov	r0, r3
 8012550:	3710      	adds	r7, #16
 8012552:	46bd      	mov	sp, r7
 8012554:	bd80      	pop	{r7, pc}

08012556 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012556:	b580      	push	{r7, lr}
 8012558:	b084      	sub	sp, #16
 801255a:	af00      	add	r7, sp, #0
 801255c:	6078      	str	r0, [r7, #4]
 801255e:	4608      	mov	r0, r1
 8012560:	4611      	mov	r1, r2
 8012562:	461a      	mov	r2, r3
 8012564:	4603      	mov	r3, r0
 8012566:	70fb      	strb	r3, [r7, #3]
 8012568:	460b      	mov	r3, r1
 801256a:	70bb      	strb	r3, [r7, #2]
 801256c:	4613      	mov	r3, r2
 801256e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012570:	2300      	movs	r3, #0
 8012572:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012574:	2300      	movs	r3, #0
 8012576:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801257e:	78bb      	ldrb	r3, [r7, #2]
 8012580:	883a      	ldrh	r2, [r7, #0]
 8012582:	78f9      	ldrb	r1, [r7, #3]
 8012584:	f7f5 fbea 	bl	8007d5c <HAL_PCD_EP_Open>
 8012588:	4603      	mov	r3, r0
 801258a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801258c:	7bfb      	ldrb	r3, [r7, #15]
 801258e:	4618      	mov	r0, r3
 8012590:	f000 f958 	bl	8012844 <USBD_Get_USB_Status>
 8012594:	4603      	mov	r3, r0
 8012596:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012598:	7bbb      	ldrb	r3, [r7, #14]
}
 801259a:	4618      	mov	r0, r3
 801259c:	3710      	adds	r7, #16
 801259e:	46bd      	mov	sp, r7
 80125a0:	bd80      	pop	{r7, pc}

080125a2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125a2:	b580      	push	{r7, lr}
 80125a4:	b084      	sub	sp, #16
 80125a6:	af00      	add	r7, sp, #0
 80125a8:	6078      	str	r0, [r7, #4]
 80125aa:	460b      	mov	r3, r1
 80125ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125ae:	2300      	movs	r3, #0
 80125b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125b2:	2300      	movs	r3, #0
 80125b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80125bc:	78fa      	ldrb	r2, [r7, #3]
 80125be:	4611      	mov	r1, r2
 80125c0:	4618      	mov	r0, r3
 80125c2:	f7f5 fc2a 	bl	8007e1a <HAL_PCD_EP_Close>
 80125c6:	4603      	mov	r3, r0
 80125c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80125ca:	7bfb      	ldrb	r3, [r7, #15]
 80125cc:	4618      	mov	r0, r3
 80125ce:	f000 f939 	bl	8012844 <USBD_Get_USB_Status>
 80125d2:	4603      	mov	r3, r0
 80125d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80125d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80125d8:	4618      	mov	r0, r3
 80125da:	3710      	adds	r7, #16
 80125dc:	46bd      	mov	sp, r7
 80125de:	bd80      	pop	{r7, pc}

080125e0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125e0:	b580      	push	{r7, lr}
 80125e2:	b084      	sub	sp, #16
 80125e4:	af00      	add	r7, sp, #0
 80125e6:	6078      	str	r0, [r7, #4]
 80125e8:	460b      	mov	r3, r1
 80125ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125ec:	2300      	movs	r3, #0
 80125ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125f0:	2300      	movs	r3, #0
 80125f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80125fa:	78fa      	ldrb	r2, [r7, #3]
 80125fc:	4611      	mov	r1, r2
 80125fe:	4618      	mov	r0, r3
 8012600:	f7f5 fcd3 	bl	8007faa <HAL_PCD_EP_SetStall>
 8012604:	4603      	mov	r3, r0
 8012606:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012608:	7bfb      	ldrb	r3, [r7, #15]
 801260a:	4618      	mov	r0, r3
 801260c:	f000 f91a 	bl	8012844 <USBD_Get_USB_Status>
 8012610:	4603      	mov	r3, r0
 8012612:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012614:	7bbb      	ldrb	r3, [r7, #14]
}
 8012616:	4618      	mov	r0, r3
 8012618:	3710      	adds	r7, #16
 801261a:	46bd      	mov	sp, r7
 801261c:	bd80      	pop	{r7, pc}

0801261e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801261e:	b580      	push	{r7, lr}
 8012620:	b084      	sub	sp, #16
 8012622:	af00      	add	r7, sp, #0
 8012624:	6078      	str	r0, [r7, #4]
 8012626:	460b      	mov	r3, r1
 8012628:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801262a:	2300      	movs	r3, #0
 801262c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801262e:	2300      	movs	r3, #0
 8012630:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8012638:	78fa      	ldrb	r2, [r7, #3]
 801263a:	4611      	mov	r1, r2
 801263c:	4618      	mov	r0, r3
 801263e:	f7f5 fd06 	bl	800804e <HAL_PCD_EP_ClrStall>
 8012642:	4603      	mov	r3, r0
 8012644:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012646:	7bfb      	ldrb	r3, [r7, #15]
 8012648:	4618      	mov	r0, r3
 801264a:	f000 f8fb 	bl	8012844 <USBD_Get_USB_Status>
 801264e:	4603      	mov	r3, r0
 8012650:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012652:	7bbb      	ldrb	r3, [r7, #14]
}
 8012654:	4618      	mov	r0, r3
 8012656:	3710      	adds	r7, #16
 8012658:	46bd      	mov	sp, r7
 801265a:	bd80      	pop	{r7, pc}

0801265c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801265c:	b480      	push	{r7}
 801265e:	b085      	sub	sp, #20
 8012660:	af00      	add	r7, sp, #0
 8012662:	6078      	str	r0, [r7, #4]
 8012664:	460b      	mov	r3, r1
 8012666:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801266e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012670:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012674:	2b00      	cmp	r3, #0
 8012676:	da0b      	bge.n	8012690 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012678:	78fb      	ldrb	r3, [r7, #3]
 801267a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801267e:	68f9      	ldr	r1, [r7, #12]
 8012680:	4613      	mov	r3, r2
 8012682:	009b      	lsls	r3, r3, #2
 8012684:	4413      	add	r3, r2
 8012686:	00db      	lsls	r3, r3, #3
 8012688:	440b      	add	r3, r1
 801268a:	3312      	adds	r3, #18
 801268c:	781b      	ldrb	r3, [r3, #0]
 801268e:	e00b      	b.n	80126a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012690:	78fb      	ldrb	r3, [r7, #3]
 8012692:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012696:	68f9      	ldr	r1, [r7, #12]
 8012698:	4613      	mov	r3, r2
 801269a:	009b      	lsls	r3, r3, #2
 801269c:	4413      	add	r3, r2
 801269e:	00db      	lsls	r3, r3, #3
 80126a0:	440b      	add	r3, r1
 80126a2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80126a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80126a8:	4618      	mov	r0, r3
 80126aa:	3714      	adds	r7, #20
 80126ac:	46bd      	mov	sp, r7
 80126ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b2:	4770      	bx	lr

080126b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	b084      	sub	sp, #16
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
 80126bc:	460b      	mov	r3, r1
 80126be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126c0:	2300      	movs	r3, #0
 80126c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126c4:	2300      	movs	r3, #0
 80126c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80126ce:	78fa      	ldrb	r2, [r7, #3]
 80126d0:	4611      	mov	r1, r2
 80126d2:	4618      	mov	r0, r3
 80126d4:	f7f5 fb1e 	bl	8007d14 <HAL_PCD_SetAddress>
 80126d8:	4603      	mov	r3, r0
 80126da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80126dc:	7bfb      	ldrb	r3, [r7, #15]
 80126de:	4618      	mov	r0, r3
 80126e0:	f000 f8b0 	bl	8012844 <USBD_Get_USB_Status>
 80126e4:	4603      	mov	r3, r0
 80126e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80126e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80126ea:	4618      	mov	r0, r3
 80126ec:	3710      	adds	r7, #16
 80126ee:	46bd      	mov	sp, r7
 80126f0:	bd80      	pop	{r7, pc}

080126f2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80126f2:	b580      	push	{r7, lr}
 80126f4:	b086      	sub	sp, #24
 80126f6:	af00      	add	r7, sp, #0
 80126f8:	60f8      	str	r0, [r7, #12]
 80126fa:	607a      	str	r2, [r7, #4]
 80126fc:	603b      	str	r3, [r7, #0]
 80126fe:	460b      	mov	r3, r1
 8012700:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012702:	2300      	movs	r3, #0
 8012704:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012706:	2300      	movs	r3, #0
 8012708:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8012710:	7af9      	ldrb	r1, [r7, #11]
 8012712:	683b      	ldr	r3, [r7, #0]
 8012714:	687a      	ldr	r2, [r7, #4]
 8012716:	f7f5 fc11 	bl	8007f3c <HAL_PCD_EP_Transmit>
 801271a:	4603      	mov	r3, r0
 801271c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801271e:	7dfb      	ldrb	r3, [r7, #23]
 8012720:	4618      	mov	r0, r3
 8012722:	f000 f88f 	bl	8012844 <USBD_Get_USB_Status>
 8012726:	4603      	mov	r3, r0
 8012728:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801272a:	7dbb      	ldrb	r3, [r7, #22]
}
 801272c:	4618      	mov	r0, r3
 801272e:	3718      	adds	r7, #24
 8012730:	46bd      	mov	sp, r7
 8012732:	bd80      	pop	{r7, pc}

08012734 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012734:	b580      	push	{r7, lr}
 8012736:	b086      	sub	sp, #24
 8012738:	af00      	add	r7, sp, #0
 801273a:	60f8      	str	r0, [r7, #12]
 801273c:	607a      	str	r2, [r7, #4]
 801273e:	603b      	str	r3, [r7, #0]
 8012740:	460b      	mov	r3, r1
 8012742:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012744:	2300      	movs	r3, #0
 8012746:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012748:	2300      	movs	r3, #0
 801274a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8012752:	7af9      	ldrb	r1, [r7, #11]
 8012754:	683b      	ldr	r3, [r7, #0]
 8012756:	687a      	ldr	r2, [r7, #4]
 8012758:	f7f5 fba7 	bl	8007eaa <HAL_PCD_EP_Receive>
 801275c:	4603      	mov	r3, r0
 801275e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012760:	7dfb      	ldrb	r3, [r7, #23]
 8012762:	4618      	mov	r0, r3
 8012764:	f000 f86e 	bl	8012844 <USBD_Get_USB_Status>
 8012768:	4603      	mov	r3, r0
 801276a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801276c:	7dbb      	ldrb	r3, [r7, #22]
}
 801276e:	4618      	mov	r0, r3
 8012770:	3718      	adds	r7, #24
 8012772:	46bd      	mov	sp, r7
 8012774:	bd80      	pop	{r7, pc}

08012776 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012776:	b580      	push	{r7, lr}
 8012778:	b082      	sub	sp, #8
 801277a:	af00      	add	r7, sp, #0
 801277c:	6078      	str	r0, [r7, #4]
 801277e:	460b      	mov	r3, r1
 8012780:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8012788:	78fa      	ldrb	r2, [r7, #3]
 801278a:	4611      	mov	r1, r2
 801278c:	4618      	mov	r0, r3
 801278e:	f7f5 fbbd 	bl	8007f0c <HAL_PCD_EP_GetRxCount>
 8012792:	4603      	mov	r3, r0
}
 8012794:	4618      	mov	r0, r3
 8012796:	3708      	adds	r7, #8
 8012798:	46bd      	mov	sp, r7
 801279a:	bd80      	pop	{r7, pc}

0801279c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801279c:	b580      	push	{r7, lr}
 801279e:	b082      	sub	sp, #8
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	6078      	str	r0, [r7, #4]
 80127a4:	460b      	mov	r3, r1
 80127a6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80127a8:	78fb      	ldrb	r3, [r7, #3]
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d002      	beq.n	80127b4 <HAL_PCDEx_LPM_Callback+0x18>
 80127ae:	2b01      	cmp	r3, #1
 80127b0:	d013      	beq.n	80127da <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80127b2:	e023      	b.n	80127fc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	7a5b      	ldrb	r3, [r3, #9]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d007      	beq.n	80127cc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80127bc:	f000 f83c 	bl	8012838 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80127c0:	4b10      	ldr	r3, [pc, #64]	@ (8012804 <HAL_PCDEx_LPM_Callback+0x68>)
 80127c2:	691b      	ldr	r3, [r3, #16]
 80127c4:	4a0f      	ldr	r2, [pc, #60]	@ (8012804 <HAL_PCDEx_LPM_Callback+0x68>)
 80127c6:	f023 0306 	bic.w	r3, r3, #6
 80127ca:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80127d2:	4618      	mov	r0, r3
 80127d4:	f7fb fc42 	bl	800e05c <USBD_LL_Resume>
    break;
 80127d8:	e010      	b.n	80127fc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80127e0:	4618      	mov	r0, r3
 80127e2:	f7fb fc25 	bl	800e030 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	7a5b      	ldrb	r3, [r3, #9]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d005      	beq.n	80127fa <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80127ee:	4b05      	ldr	r3, [pc, #20]	@ (8012804 <HAL_PCDEx_LPM_Callback+0x68>)
 80127f0:	691b      	ldr	r3, [r3, #16]
 80127f2:	4a04      	ldr	r2, [pc, #16]	@ (8012804 <HAL_PCDEx_LPM_Callback+0x68>)
 80127f4:	f043 0306 	orr.w	r3, r3, #6
 80127f8:	6113      	str	r3, [r2, #16]
    break;
 80127fa:	bf00      	nop
}
 80127fc:	bf00      	nop
 80127fe:	3708      	adds	r7, #8
 8012800:	46bd      	mov	sp, r7
 8012802:	bd80      	pop	{r7, pc}
 8012804:	e000ed00 	.word	0xe000ed00

08012808 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012808:	b480      	push	{r7}
 801280a:	b083      	sub	sp, #12
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012810:	4b03      	ldr	r3, [pc, #12]	@ (8012820 <USBD_static_malloc+0x18>)
}
 8012812:	4618      	mov	r0, r3
 8012814:	370c      	adds	r7, #12
 8012816:	46bd      	mov	sp, r7
 8012818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281c:	4770      	bx	lr
 801281e:	bf00      	nop
 8012820:	20008e88 	.word	0x20008e88

08012824 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012824:	b480      	push	{r7}
 8012826:	b083      	sub	sp, #12
 8012828:	af00      	add	r7, sp, #0
 801282a:	6078      	str	r0, [r7, #4]

}
 801282c:	bf00      	nop
 801282e:	370c      	adds	r7, #12
 8012830:	46bd      	mov	sp, r7
 8012832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012836:	4770      	bx	lr

08012838 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8012838:	b580      	push	{r7, lr}
 801283a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801283c:	f7ef fe16 	bl	800246c <SystemClock_Config>
}
 8012840:	bf00      	nop
 8012842:	bd80      	pop	{r7, pc}

08012844 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012844:	b480      	push	{r7}
 8012846:	b085      	sub	sp, #20
 8012848:	af00      	add	r7, sp, #0
 801284a:	4603      	mov	r3, r0
 801284c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801284e:	2300      	movs	r3, #0
 8012850:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012852:	79fb      	ldrb	r3, [r7, #7]
 8012854:	2b03      	cmp	r3, #3
 8012856:	d817      	bhi.n	8012888 <USBD_Get_USB_Status+0x44>
 8012858:	a201      	add	r2, pc, #4	@ (adr r2, 8012860 <USBD_Get_USB_Status+0x1c>)
 801285a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801285e:	bf00      	nop
 8012860:	08012871 	.word	0x08012871
 8012864:	08012877 	.word	0x08012877
 8012868:	0801287d 	.word	0x0801287d
 801286c:	08012883 	.word	0x08012883
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012870:	2300      	movs	r3, #0
 8012872:	73fb      	strb	r3, [r7, #15]
    break;
 8012874:	e00b      	b.n	801288e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012876:	2303      	movs	r3, #3
 8012878:	73fb      	strb	r3, [r7, #15]
    break;
 801287a:	e008      	b.n	801288e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801287c:	2301      	movs	r3, #1
 801287e:	73fb      	strb	r3, [r7, #15]
    break;
 8012880:	e005      	b.n	801288e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012882:	2303      	movs	r3, #3
 8012884:	73fb      	strb	r3, [r7, #15]
    break;
 8012886:	e002      	b.n	801288e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012888:	2303      	movs	r3, #3
 801288a:	73fb      	strb	r3, [r7, #15]
    break;
 801288c:	bf00      	nop
  }
  return usb_status;
 801288e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012890:	4618      	mov	r0, r3
 8012892:	3714      	adds	r7, #20
 8012894:	46bd      	mov	sp, r7
 8012896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801289a:	4770      	bx	lr

0801289c <__cvt>:
 801289c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80128a0:	ec57 6b10 	vmov	r6, r7, d0
 80128a4:	2f00      	cmp	r7, #0
 80128a6:	460c      	mov	r4, r1
 80128a8:	4619      	mov	r1, r3
 80128aa:	463b      	mov	r3, r7
 80128ac:	bfbb      	ittet	lt
 80128ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80128b2:	461f      	movlt	r7, r3
 80128b4:	2300      	movge	r3, #0
 80128b6:	232d      	movlt	r3, #45	@ 0x2d
 80128b8:	700b      	strb	r3, [r1, #0]
 80128ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80128bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80128c0:	4691      	mov	r9, r2
 80128c2:	f023 0820 	bic.w	r8, r3, #32
 80128c6:	bfbc      	itt	lt
 80128c8:	4632      	movlt	r2, r6
 80128ca:	4616      	movlt	r6, r2
 80128cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80128d0:	d005      	beq.n	80128de <__cvt+0x42>
 80128d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80128d6:	d100      	bne.n	80128da <__cvt+0x3e>
 80128d8:	3401      	adds	r4, #1
 80128da:	2102      	movs	r1, #2
 80128dc:	e000      	b.n	80128e0 <__cvt+0x44>
 80128de:	2103      	movs	r1, #3
 80128e0:	ab03      	add	r3, sp, #12
 80128e2:	9301      	str	r3, [sp, #4]
 80128e4:	ab02      	add	r3, sp, #8
 80128e6:	9300      	str	r3, [sp, #0]
 80128e8:	ec47 6b10 	vmov	d0, r6, r7
 80128ec:	4653      	mov	r3, sl
 80128ee:	4622      	mov	r2, r4
 80128f0:	f000 feea 	bl	80136c8 <_dtoa_r>
 80128f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80128f8:	4605      	mov	r5, r0
 80128fa:	d119      	bne.n	8012930 <__cvt+0x94>
 80128fc:	f019 0f01 	tst.w	r9, #1
 8012900:	d00e      	beq.n	8012920 <__cvt+0x84>
 8012902:	eb00 0904 	add.w	r9, r0, r4
 8012906:	2200      	movs	r2, #0
 8012908:	2300      	movs	r3, #0
 801290a:	4630      	mov	r0, r6
 801290c:	4639      	mov	r1, r7
 801290e:	f7ee f903 	bl	8000b18 <__aeabi_dcmpeq>
 8012912:	b108      	cbz	r0, 8012918 <__cvt+0x7c>
 8012914:	f8cd 900c 	str.w	r9, [sp, #12]
 8012918:	2230      	movs	r2, #48	@ 0x30
 801291a:	9b03      	ldr	r3, [sp, #12]
 801291c:	454b      	cmp	r3, r9
 801291e:	d31e      	bcc.n	801295e <__cvt+0xc2>
 8012920:	9b03      	ldr	r3, [sp, #12]
 8012922:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012924:	1b5b      	subs	r3, r3, r5
 8012926:	4628      	mov	r0, r5
 8012928:	6013      	str	r3, [r2, #0]
 801292a:	b004      	add	sp, #16
 801292c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012930:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012934:	eb00 0904 	add.w	r9, r0, r4
 8012938:	d1e5      	bne.n	8012906 <__cvt+0x6a>
 801293a:	7803      	ldrb	r3, [r0, #0]
 801293c:	2b30      	cmp	r3, #48	@ 0x30
 801293e:	d10a      	bne.n	8012956 <__cvt+0xba>
 8012940:	2200      	movs	r2, #0
 8012942:	2300      	movs	r3, #0
 8012944:	4630      	mov	r0, r6
 8012946:	4639      	mov	r1, r7
 8012948:	f7ee f8e6 	bl	8000b18 <__aeabi_dcmpeq>
 801294c:	b918      	cbnz	r0, 8012956 <__cvt+0xba>
 801294e:	f1c4 0401 	rsb	r4, r4, #1
 8012952:	f8ca 4000 	str.w	r4, [sl]
 8012956:	f8da 3000 	ldr.w	r3, [sl]
 801295a:	4499      	add	r9, r3
 801295c:	e7d3      	b.n	8012906 <__cvt+0x6a>
 801295e:	1c59      	adds	r1, r3, #1
 8012960:	9103      	str	r1, [sp, #12]
 8012962:	701a      	strb	r2, [r3, #0]
 8012964:	e7d9      	b.n	801291a <__cvt+0x7e>

08012966 <__exponent>:
 8012966:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012968:	2900      	cmp	r1, #0
 801296a:	bfba      	itte	lt
 801296c:	4249      	neglt	r1, r1
 801296e:	232d      	movlt	r3, #45	@ 0x2d
 8012970:	232b      	movge	r3, #43	@ 0x2b
 8012972:	2909      	cmp	r1, #9
 8012974:	7002      	strb	r2, [r0, #0]
 8012976:	7043      	strb	r3, [r0, #1]
 8012978:	dd29      	ble.n	80129ce <__exponent+0x68>
 801297a:	f10d 0307 	add.w	r3, sp, #7
 801297e:	461d      	mov	r5, r3
 8012980:	270a      	movs	r7, #10
 8012982:	461a      	mov	r2, r3
 8012984:	fbb1 f6f7 	udiv	r6, r1, r7
 8012988:	fb07 1416 	mls	r4, r7, r6, r1
 801298c:	3430      	adds	r4, #48	@ 0x30
 801298e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012992:	460c      	mov	r4, r1
 8012994:	2c63      	cmp	r4, #99	@ 0x63
 8012996:	f103 33ff 	add.w	r3, r3, #4294967295
 801299a:	4631      	mov	r1, r6
 801299c:	dcf1      	bgt.n	8012982 <__exponent+0x1c>
 801299e:	3130      	adds	r1, #48	@ 0x30
 80129a0:	1e94      	subs	r4, r2, #2
 80129a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80129a6:	1c41      	adds	r1, r0, #1
 80129a8:	4623      	mov	r3, r4
 80129aa:	42ab      	cmp	r3, r5
 80129ac:	d30a      	bcc.n	80129c4 <__exponent+0x5e>
 80129ae:	f10d 0309 	add.w	r3, sp, #9
 80129b2:	1a9b      	subs	r3, r3, r2
 80129b4:	42ac      	cmp	r4, r5
 80129b6:	bf88      	it	hi
 80129b8:	2300      	movhi	r3, #0
 80129ba:	3302      	adds	r3, #2
 80129bc:	4403      	add	r3, r0
 80129be:	1a18      	subs	r0, r3, r0
 80129c0:	b003      	add	sp, #12
 80129c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80129c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80129c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80129cc:	e7ed      	b.n	80129aa <__exponent+0x44>
 80129ce:	2330      	movs	r3, #48	@ 0x30
 80129d0:	3130      	adds	r1, #48	@ 0x30
 80129d2:	7083      	strb	r3, [r0, #2]
 80129d4:	70c1      	strb	r1, [r0, #3]
 80129d6:	1d03      	adds	r3, r0, #4
 80129d8:	e7f1      	b.n	80129be <__exponent+0x58>
	...

080129dc <_printf_float>:
 80129dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129e0:	b08d      	sub	sp, #52	@ 0x34
 80129e2:	460c      	mov	r4, r1
 80129e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80129e8:	4616      	mov	r6, r2
 80129ea:	461f      	mov	r7, r3
 80129ec:	4605      	mov	r5, r0
 80129ee:	f000 fd07 	bl	8013400 <_localeconv_r>
 80129f2:	6803      	ldr	r3, [r0, #0]
 80129f4:	9304      	str	r3, [sp, #16]
 80129f6:	4618      	mov	r0, r3
 80129f8:	f7ed fc62 	bl	80002c0 <strlen>
 80129fc:	2300      	movs	r3, #0
 80129fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a00:	f8d8 3000 	ldr.w	r3, [r8]
 8012a04:	9005      	str	r0, [sp, #20]
 8012a06:	3307      	adds	r3, #7
 8012a08:	f023 0307 	bic.w	r3, r3, #7
 8012a0c:	f103 0208 	add.w	r2, r3, #8
 8012a10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012a14:	f8d4 b000 	ldr.w	fp, [r4]
 8012a18:	f8c8 2000 	str.w	r2, [r8]
 8012a1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012a20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012a24:	9307      	str	r3, [sp, #28]
 8012a26:	f8cd 8018 	str.w	r8, [sp, #24]
 8012a2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012a32:	4b9c      	ldr	r3, [pc, #624]	@ (8012ca4 <_printf_float+0x2c8>)
 8012a34:	f04f 32ff 	mov.w	r2, #4294967295
 8012a38:	f7ee f8a0 	bl	8000b7c <__aeabi_dcmpun>
 8012a3c:	bb70      	cbnz	r0, 8012a9c <_printf_float+0xc0>
 8012a3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012a42:	4b98      	ldr	r3, [pc, #608]	@ (8012ca4 <_printf_float+0x2c8>)
 8012a44:	f04f 32ff 	mov.w	r2, #4294967295
 8012a48:	f7ee f87a 	bl	8000b40 <__aeabi_dcmple>
 8012a4c:	bb30      	cbnz	r0, 8012a9c <_printf_float+0xc0>
 8012a4e:	2200      	movs	r2, #0
 8012a50:	2300      	movs	r3, #0
 8012a52:	4640      	mov	r0, r8
 8012a54:	4649      	mov	r1, r9
 8012a56:	f7ee f869 	bl	8000b2c <__aeabi_dcmplt>
 8012a5a:	b110      	cbz	r0, 8012a62 <_printf_float+0x86>
 8012a5c:	232d      	movs	r3, #45	@ 0x2d
 8012a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012a62:	4a91      	ldr	r2, [pc, #580]	@ (8012ca8 <_printf_float+0x2cc>)
 8012a64:	4b91      	ldr	r3, [pc, #580]	@ (8012cac <_printf_float+0x2d0>)
 8012a66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012a6a:	bf94      	ite	ls
 8012a6c:	4690      	movls	r8, r2
 8012a6e:	4698      	movhi	r8, r3
 8012a70:	2303      	movs	r3, #3
 8012a72:	6123      	str	r3, [r4, #16]
 8012a74:	f02b 0304 	bic.w	r3, fp, #4
 8012a78:	6023      	str	r3, [r4, #0]
 8012a7a:	f04f 0900 	mov.w	r9, #0
 8012a7e:	9700      	str	r7, [sp, #0]
 8012a80:	4633      	mov	r3, r6
 8012a82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012a84:	4621      	mov	r1, r4
 8012a86:	4628      	mov	r0, r5
 8012a88:	f000 f9d2 	bl	8012e30 <_printf_common>
 8012a8c:	3001      	adds	r0, #1
 8012a8e:	f040 808d 	bne.w	8012bac <_printf_float+0x1d0>
 8012a92:	f04f 30ff 	mov.w	r0, #4294967295
 8012a96:	b00d      	add	sp, #52	@ 0x34
 8012a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a9c:	4642      	mov	r2, r8
 8012a9e:	464b      	mov	r3, r9
 8012aa0:	4640      	mov	r0, r8
 8012aa2:	4649      	mov	r1, r9
 8012aa4:	f7ee f86a 	bl	8000b7c <__aeabi_dcmpun>
 8012aa8:	b140      	cbz	r0, 8012abc <_printf_float+0xe0>
 8012aaa:	464b      	mov	r3, r9
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	bfbc      	itt	lt
 8012ab0:	232d      	movlt	r3, #45	@ 0x2d
 8012ab2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8012cb0 <_printf_float+0x2d4>)
 8012ab8:	4b7e      	ldr	r3, [pc, #504]	@ (8012cb4 <_printf_float+0x2d8>)
 8012aba:	e7d4      	b.n	8012a66 <_printf_float+0x8a>
 8012abc:	6863      	ldr	r3, [r4, #4]
 8012abe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012ac2:	9206      	str	r2, [sp, #24]
 8012ac4:	1c5a      	adds	r2, r3, #1
 8012ac6:	d13b      	bne.n	8012b40 <_printf_float+0x164>
 8012ac8:	2306      	movs	r3, #6
 8012aca:	6063      	str	r3, [r4, #4]
 8012acc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	6022      	str	r2, [r4, #0]
 8012ad4:	9303      	str	r3, [sp, #12]
 8012ad6:	ab0a      	add	r3, sp, #40	@ 0x28
 8012ad8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012adc:	ab09      	add	r3, sp, #36	@ 0x24
 8012ade:	9300      	str	r3, [sp, #0]
 8012ae0:	6861      	ldr	r1, [r4, #4]
 8012ae2:	ec49 8b10 	vmov	d0, r8, r9
 8012ae6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012aea:	4628      	mov	r0, r5
 8012aec:	f7ff fed6 	bl	801289c <__cvt>
 8012af0:	9b06      	ldr	r3, [sp, #24]
 8012af2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012af4:	2b47      	cmp	r3, #71	@ 0x47
 8012af6:	4680      	mov	r8, r0
 8012af8:	d129      	bne.n	8012b4e <_printf_float+0x172>
 8012afa:	1cc8      	adds	r0, r1, #3
 8012afc:	db02      	blt.n	8012b04 <_printf_float+0x128>
 8012afe:	6863      	ldr	r3, [r4, #4]
 8012b00:	4299      	cmp	r1, r3
 8012b02:	dd41      	ble.n	8012b88 <_printf_float+0x1ac>
 8012b04:	f1aa 0a02 	sub.w	sl, sl, #2
 8012b08:	fa5f fa8a 	uxtb.w	sl, sl
 8012b0c:	3901      	subs	r1, #1
 8012b0e:	4652      	mov	r2, sl
 8012b10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012b14:	9109      	str	r1, [sp, #36]	@ 0x24
 8012b16:	f7ff ff26 	bl	8012966 <__exponent>
 8012b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012b1c:	1813      	adds	r3, r2, r0
 8012b1e:	2a01      	cmp	r2, #1
 8012b20:	4681      	mov	r9, r0
 8012b22:	6123      	str	r3, [r4, #16]
 8012b24:	dc02      	bgt.n	8012b2c <_printf_float+0x150>
 8012b26:	6822      	ldr	r2, [r4, #0]
 8012b28:	07d2      	lsls	r2, r2, #31
 8012b2a:	d501      	bpl.n	8012b30 <_printf_float+0x154>
 8012b2c:	3301      	adds	r3, #1
 8012b2e:	6123      	str	r3, [r4, #16]
 8012b30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d0a2      	beq.n	8012a7e <_printf_float+0xa2>
 8012b38:	232d      	movs	r3, #45	@ 0x2d
 8012b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012b3e:	e79e      	b.n	8012a7e <_printf_float+0xa2>
 8012b40:	9a06      	ldr	r2, [sp, #24]
 8012b42:	2a47      	cmp	r2, #71	@ 0x47
 8012b44:	d1c2      	bne.n	8012acc <_printf_float+0xf0>
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d1c0      	bne.n	8012acc <_printf_float+0xf0>
 8012b4a:	2301      	movs	r3, #1
 8012b4c:	e7bd      	b.n	8012aca <_printf_float+0xee>
 8012b4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012b52:	d9db      	bls.n	8012b0c <_printf_float+0x130>
 8012b54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012b58:	d118      	bne.n	8012b8c <_printf_float+0x1b0>
 8012b5a:	2900      	cmp	r1, #0
 8012b5c:	6863      	ldr	r3, [r4, #4]
 8012b5e:	dd0b      	ble.n	8012b78 <_printf_float+0x19c>
 8012b60:	6121      	str	r1, [r4, #16]
 8012b62:	b913      	cbnz	r3, 8012b6a <_printf_float+0x18e>
 8012b64:	6822      	ldr	r2, [r4, #0]
 8012b66:	07d0      	lsls	r0, r2, #31
 8012b68:	d502      	bpl.n	8012b70 <_printf_float+0x194>
 8012b6a:	3301      	adds	r3, #1
 8012b6c:	440b      	add	r3, r1
 8012b6e:	6123      	str	r3, [r4, #16]
 8012b70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012b72:	f04f 0900 	mov.w	r9, #0
 8012b76:	e7db      	b.n	8012b30 <_printf_float+0x154>
 8012b78:	b913      	cbnz	r3, 8012b80 <_printf_float+0x1a4>
 8012b7a:	6822      	ldr	r2, [r4, #0]
 8012b7c:	07d2      	lsls	r2, r2, #31
 8012b7e:	d501      	bpl.n	8012b84 <_printf_float+0x1a8>
 8012b80:	3302      	adds	r3, #2
 8012b82:	e7f4      	b.n	8012b6e <_printf_float+0x192>
 8012b84:	2301      	movs	r3, #1
 8012b86:	e7f2      	b.n	8012b6e <_printf_float+0x192>
 8012b88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012b8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012b8e:	4299      	cmp	r1, r3
 8012b90:	db05      	blt.n	8012b9e <_printf_float+0x1c2>
 8012b92:	6823      	ldr	r3, [r4, #0]
 8012b94:	6121      	str	r1, [r4, #16]
 8012b96:	07d8      	lsls	r0, r3, #31
 8012b98:	d5ea      	bpl.n	8012b70 <_printf_float+0x194>
 8012b9a:	1c4b      	adds	r3, r1, #1
 8012b9c:	e7e7      	b.n	8012b6e <_printf_float+0x192>
 8012b9e:	2900      	cmp	r1, #0
 8012ba0:	bfd4      	ite	le
 8012ba2:	f1c1 0202 	rsble	r2, r1, #2
 8012ba6:	2201      	movgt	r2, #1
 8012ba8:	4413      	add	r3, r2
 8012baa:	e7e0      	b.n	8012b6e <_printf_float+0x192>
 8012bac:	6823      	ldr	r3, [r4, #0]
 8012bae:	055a      	lsls	r2, r3, #21
 8012bb0:	d407      	bmi.n	8012bc2 <_printf_float+0x1e6>
 8012bb2:	6923      	ldr	r3, [r4, #16]
 8012bb4:	4642      	mov	r2, r8
 8012bb6:	4631      	mov	r1, r6
 8012bb8:	4628      	mov	r0, r5
 8012bba:	47b8      	blx	r7
 8012bbc:	3001      	adds	r0, #1
 8012bbe:	d12b      	bne.n	8012c18 <_printf_float+0x23c>
 8012bc0:	e767      	b.n	8012a92 <_printf_float+0xb6>
 8012bc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012bc6:	f240 80dd 	bls.w	8012d84 <_printf_float+0x3a8>
 8012bca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012bce:	2200      	movs	r2, #0
 8012bd0:	2300      	movs	r3, #0
 8012bd2:	f7ed ffa1 	bl	8000b18 <__aeabi_dcmpeq>
 8012bd6:	2800      	cmp	r0, #0
 8012bd8:	d033      	beq.n	8012c42 <_printf_float+0x266>
 8012bda:	4a37      	ldr	r2, [pc, #220]	@ (8012cb8 <_printf_float+0x2dc>)
 8012bdc:	2301      	movs	r3, #1
 8012bde:	4631      	mov	r1, r6
 8012be0:	4628      	mov	r0, r5
 8012be2:	47b8      	blx	r7
 8012be4:	3001      	adds	r0, #1
 8012be6:	f43f af54 	beq.w	8012a92 <_printf_float+0xb6>
 8012bea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012bee:	4543      	cmp	r3, r8
 8012bf0:	db02      	blt.n	8012bf8 <_printf_float+0x21c>
 8012bf2:	6823      	ldr	r3, [r4, #0]
 8012bf4:	07d8      	lsls	r0, r3, #31
 8012bf6:	d50f      	bpl.n	8012c18 <_printf_float+0x23c>
 8012bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012bfc:	4631      	mov	r1, r6
 8012bfe:	4628      	mov	r0, r5
 8012c00:	47b8      	blx	r7
 8012c02:	3001      	adds	r0, #1
 8012c04:	f43f af45 	beq.w	8012a92 <_printf_float+0xb6>
 8012c08:	f04f 0900 	mov.w	r9, #0
 8012c0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8012c10:	f104 0a1a 	add.w	sl, r4, #26
 8012c14:	45c8      	cmp	r8, r9
 8012c16:	dc09      	bgt.n	8012c2c <_printf_float+0x250>
 8012c18:	6823      	ldr	r3, [r4, #0]
 8012c1a:	079b      	lsls	r3, r3, #30
 8012c1c:	f100 8103 	bmi.w	8012e26 <_printf_float+0x44a>
 8012c20:	68e0      	ldr	r0, [r4, #12]
 8012c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012c24:	4298      	cmp	r0, r3
 8012c26:	bfb8      	it	lt
 8012c28:	4618      	movlt	r0, r3
 8012c2a:	e734      	b.n	8012a96 <_printf_float+0xba>
 8012c2c:	2301      	movs	r3, #1
 8012c2e:	4652      	mov	r2, sl
 8012c30:	4631      	mov	r1, r6
 8012c32:	4628      	mov	r0, r5
 8012c34:	47b8      	blx	r7
 8012c36:	3001      	adds	r0, #1
 8012c38:	f43f af2b 	beq.w	8012a92 <_printf_float+0xb6>
 8012c3c:	f109 0901 	add.w	r9, r9, #1
 8012c40:	e7e8      	b.n	8012c14 <_printf_float+0x238>
 8012c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	dc39      	bgt.n	8012cbc <_printf_float+0x2e0>
 8012c48:	4a1b      	ldr	r2, [pc, #108]	@ (8012cb8 <_printf_float+0x2dc>)
 8012c4a:	2301      	movs	r3, #1
 8012c4c:	4631      	mov	r1, r6
 8012c4e:	4628      	mov	r0, r5
 8012c50:	47b8      	blx	r7
 8012c52:	3001      	adds	r0, #1
 8012c54:	f43f af1d 	beq.w	8012a92 <_printf_float+0xb6>
 8012c58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012c5c:	ea59 0303 	orrs.w	r3, r9, r3
 8012c60:	d102      	bne.n	8012c68 <_printf_float+0x28c>
 8012c62:	6823      	ldr	r3, [r4, #0]
 8012c64:	07d9      	lsls	r1, r3, #31
 8012c66:	d5d7      	bpl.n	8012c18 <_printf_float+0x23c>
 8012c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c6c:	4631      	mov	r1, r6
 8012c6e:	4628      	mov	r0, r5
 8012c70:	47b8      	blx	r7
 8012c72:	3001      	adds	r0, #1
 8012c74:	f43f af0d 	beq.w	8012a92 <_printf_float+0xb6>
 8012c78:	f04f 0a00 	mov.w	sl, #0
 8012c7c:	f104 0b1a 	add.w	fp, r4, #26
 8012c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c82:	425b      	negs	r3, r3
 8012c84:	4553      	cmp	r3, sl
 8012c86:	dc01      	bgt.n	8012c8c <_printf_float+0x2b0>
 8012c88:	464b      	mov	r3, r9
 8012c8a:	e793      	b.n	8012bb4 <_printf_float+0x1d8>
 8012c8c:	2301      	movs	r3, #1
 8012c8e:	465a      	mov	r2, fp
 8012c90:	4631      	mov	r1, r6
 8012c92:	4628      	mov	r0, r5
 8012c94:	47b8      	blx	r7
 8012c96:	3001      	adds	r0, #1
 8012c98:	f43f aefb 	beq.w	8012a92 <_printf_float+0xb6>
 8012c9c:	f10a 0a01 	add.w	sl, sl, #1
 8012ca0:	e7ee      	b.n	8012c80 <_printf_float+0x2a4>
 8012ca2:	bf00      	nop
 8012ca4:	7fefffff 	.word	0x7fefffff
 8012ca8:	0802447c 	.word	0x0802447c
 8012cac:	08024480 	.word	0x08024480
 8012cb0:	08024484 	.word	0x08024484
 8012cb4:	08024488 	.word	0x08024488
 8012cb8:	0802448c 	.word	0x0802448c
 8012cbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012cbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012cc2:	4553      	cmp	r3, sl
 8012cc4:	bfa8      	it	ge
 8012cc6:	4653      	movge	r3, sl
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	4699      	mov	r9, r3
 8012ccc:	dc36      	bgt.n	8012d3c <_printf_float+0x360>
 8012cce:	f04f 0b00 	mov.w	fp, #0
 8012cd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012cd6:	f104 021a 	add.w	r2, r4, #26
 8012cda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012cdc:	9306      	str	r3, [sp, #24]
 8012cde:	eba3 0309 	sub.w	r3, r3, r9
 8012ce2:	455b      	cmp	r3, fp
 8012ce4:	dc31      	bgt.n	8012d4a <_printf_float+0x36e>
 8012ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ce8:	459a      	cmp	sl, r3
 8012cea:	dc3a      	bgt.n	8012d62 <_printf_float+0x386>
 8012cec:	6823      	ldr	r3, [r4, #0]
 8012cee:	07da      	lsls	r2, r3, #31
 8012cf0:	d437      	bmi.n	8012d62 <_printf_float+0x386>
 8012cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cf4:	ebaa 0903 	sub.w	r9, sl, r3
 8012cf8:	9b06      	ldr	r3, [sp, #24]
 8012cfa:	ebaa 0303 	sub.w	r3, sl, r3
 8012cfe:	4599      	cmp	r9, r3
 8012d00:	bfa8      	it	ge
 8012d02:	4699      	movge	r9, r3
 8012d04:	f1b9 0f00 	cmp.w	r9, #0
 8012d08:	dc33      	bgt.n	8012d72 <_printf_float+0x396>
 8012d0a:	f04f 0800 	mov.w	r8, #0
 8012d0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012d12:	f104 0b1a 	add.w	fp, r4, #26
 8012d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d18:	ebaa 0303 	sub.w	r3, sl, r3
 8012d1c:	eba3 0309 	sub.w	r3, r3, r9
 8012d20:	4543      	cmp	r3, r8
 8012d22:	f77f af79 	ble.w	8012c18 <_printf_float+0x23c>
 8012d26:	2301      	movs	r3, #1
 8012d28:	465a      	mov	r2, fp
 8012d2a:	4631      	mov	r1, r6
 8012d2c:	4628      	mov	r0, r5
 8012d2e:	47b8      	blx	r7
 8012d30:	3001      	adds	r0, #1
 8012d32:	f43f aeae 	beq.w	8012a92 <_printf_float+0xb6>
 8012d36:	f108 0801 	add.w	r8, r8, #1
 8012d3a:	e7ec      	b.n	8012d16 <_printf_float+0x33a>
 8012d3c:	4642      	mov	r2, r8
 8012d3e:	4631      	mov	r1, r6
 8012d40:	4628      	mov	r0, r5
 8012d42:	47b8      	blx	r7
 8012d44:	3001      	adds	r0, #1
 8012d46:	d1c2      	bne.n	8012cce <_printf_float+0x2f2>
 8012d48:	e6a3      	b.n	8012a92 <_printf_float+0xb6>
 8012d4a:	2301      	movs	r3, #1
 8012d4c:	4631      	mov	r1, r6
 8012d4e:	4628      	mov	r0, r5
 8012d50:	9206      	str	r2, [sp, #24]
 8012d52:	47b8      	blx	r7
 8012d54:	3001      	adds	r0, #1
 8012d56:	f43f ae9c 	beq.w	8012a92 <_printf_float+0xb6>
 8012d5a:	9a06      	ldr	r2, [sp, #24]
 8012d5c:	f10b 0b01 	add.w	fp, fp, #1
 8012d60:	e7bb      	b.n	8012cda <_printf_float+0x2fe>
 8012d62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d66:	4631      	mov	r1, r6
 8012d68:	4628      	mov	r0, r5
 8012d6a:	47b8      	blx	r7
 8012d6c:	3001      	adds	r0, #1
 8012d6e:	d1c0      	bne.n	8012cf2 <_printf_float+0x316>
 8012d70:	e68f      	b.n	8012a92 <_printf_float+0xb6>
 8012d72:	9a06      	ldr	r2, [sp, #24]
 8012d74:	464b      	mov	r3, r9
 8012d76:	4442      	add	r2, r8
 8012d78:	4631      	mov	r1, r6
 8012d7a:	4628      	mov	r0, r5
 8012d7c:	47b8      	blx	r7
 8012d7e:	3001      	adds	r0, #1
 8012d80:	d1c3      	bne.n	8012d0a <_printf_float+0x32e>
 8012d82:	e686      	b.n	8012a92 <_printf_float+0xb6>
 8012d84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012d88:	f1ba 0f01 	cmp.w	sl, #1
 8012d8c:	dc01      	bgt.n	8012d92 <_printf_float+0x3b6>
 8012d8e:	07db      	lsls	r3, r3, #31
 8012d90:	d536      	bpl.n	8012e00 <_printf_float+0x424>
 8012d92:	2301      	movs	r3, #1
 8012d94:	4642      	mov	r2, r8
 8012d96:	4631      	mov	r1, r6
 8012d98:	4628      	mov	r0, r5
 8012d9a:	47b8      	blx	r7
 8012d9c:	3001      	adds	r0, #1
 8012d9e:	f43f ae78 	beq.w	8012a92 <_printf_float+0xb6>
 8012da2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012da6:	4631      	mov	r1, r6
 8012da8:	4628      	mov	r0, r5
 8012daa:	47b8      	blx	r7
 8012dac:	3001      	adds	r0, #1
 8012dae:	f43f ae70 	beq.w	8012a92 <_printf_float+0xb6>
 8012db2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012db6:	2200      	movs	r2, #0
 8012db8:	2300      	movs	r3, #0
 8012dba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012dbe:	f7ed feab 	bl	8000b18 <__aeabi_dcmpeq>
 8012dc2:	b9c0      	cbnz	r0, 8012df6 <_printf_float+0x41a>
 8012dc4:	4653      	mov	r3, sl
 8012dc6:	f108 0201 	add.w	r2, r8, #1
 8012dca:	4631      	mov	r1, r6
 8012dcc:	4628      	mov	r0, r5
 8012dce:	47b8      	blx	r7
 8012dd0:	3001      	adds	r0, #1
 8012dd2:	d10c      	bne.n	8012dee <_printf_float+0x412>
 8012dd4:	e65d      	b.n	8012a92 <_printf_float+0xb6>
 8012dd6:	2301      	movs	r3, #1
 8012dd8:	465a      	mov	r2, fp
 8012dda:	4631      	mov	r1, r6
 8012ddc:	4628      	mov	r0, r5
 8012dde:	47b8      	blx	r7
 8012de0:	3001      	adds	r0, #1
 8012de2:	f43f ae56 	beq.w	8012a92 <_printf_float+0xb6>
 8012de6:	f108 0801 	add.w	r8, r8, #1
 8012dea:	45d0      	cmp	r8, sl
 8012dec:	dbf3      	blt.n	8012dd6 <_printf_float+0x3fa>
 8012dee:	464b      	mov	r3, r9
 8012df0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012df4:	e6df      	b.n	8012bb6 <_printf_float+0x1da>
 8012df6:	f04f 0800 	mov.w	r8, #0
 8012dfa:	f104 0b1a 	add.w	fp, r4, #26
 8012dfe:	e7f4      	b.n	8012dea <_printf_float+0x40e>
 8012e00:	2301      	movs	r3, #1
 8012e02:	4642      	mov	r2, r8
 8012e04:	e7e1      	b.n	8012dca <_printf_float+0x3ee>
 8012e06:	2301      	movs	r3, #1
 8012e08:	464a      	mov	r2, r9
 8012e0a:	4631      	mov	r1, r6
 8012e0c:	4628      	mov	r0, r5
 8012e0e:	47b8      	blx	r7
 8012e10:	3001      	adds	r0, #1
 8012e12:	f43f ae3e 	beq.w	8012a92 <_printf_float+0xb6>
 8012e16:	f108 0801 	add.w	r8, r8, #1
 8012e1a:	68e3      	ldr	r3, [r4, #12]
 8012e1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012e1e:	1a5b      	subs	r3, r3, r1
 8012e20:	4543      	cmp	r3, r8
 8012e22:	dcf0      	bgt.n	8012e06 <_printf_float+0x42a>
 8012e24:	e6fc      	b.n	8012c20 <_printf_float+0x244>
 8012e26:	f04f 0800 	mov.w	r8, #0
 8012e2a:	f104 0919 	add.w	r9, r4, #25
 8012e2e:	e7f4      	b.n	8012e1a <_printf_float+0x43e>

08012e30 <_printf_common>:
 8012e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e34:	4616      	mov	r6, r2
 8012e36:	4698      	mov	r8, r3
 8012e38:	688a      	ldr	r2, [r1, #8]
 8012e3a:	690b      	ldr	r3, [r1, #16]
 8012e3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012e40:	4293      	cmp	r3, r2
 8012e42:	bfb8      	it	lt
 8012e44:	4613      	movlt	r3, r2
 8012e46:	6033      	str	r3, [r6, #0]
 8012e48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012e4c:	4607      	mov	r7, r0
 8012e4e:	460c      	mov	r4, r1
 8012e50:	b10a      	cbz	r2, 8012e56 <_printf_common+0x26>
 8012e52:	3301      	adds	r3, #1
 8012e54:	6033      	str	r3, [r6, #0]
 8012e56:	6823      	ldr	r3, [r4, #0]
 8012e58:	0699      	lsls	r1, r3, #26
 8012e5a:	bf42      	ittt	mi
 8012e5c:	6833      	ldrmi	r3, [r6, #0]
 8012e5e:	3302      	addmi	r3, #2
 8012e60:	6033      	strmi	r3, [r6, #0]
 8012e62:	6825      	ldr	r5, [r4, #0]
 8012e64:	f015 0506 	ands.w	r5, r5, #6
 8012e68:	d106      	bne.n	8012e78 <_printf_common+0x48>
 8012e6a:	f104 0a19 	add.w	sl, r4, #25
 8012e6e:	68e3      	ldr	r3, [r4, #12]
 8012e70:	6832      	ldr	r2, [r6, #0]
 8012e72:	1a9b      	subs	r3, r3, r2
 8012e74:	42ab      	cmp	r3, r5
 8012e76:	dc26      	bgt.n	8012ec6 <_printf_common+0x96>
 8012e78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012e7c:	6822      	ldr	r2, [r4, #0]
 8012e7e:	3b00      	subs	r3, #0
 8012e80:	bf18      	it	ne
 8012e82:	2301      	movne	r3, #1
 8012e84:	0692      	lsls	r2, r2, #26
 8012e86:	d42b      	bmi.n	8012ee0 <_printf_common+0xb0>
 8012e88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012e8c:	4641      	mov	r1, r8
 8012e8e:	4638      	mov	r0, r7
 8012e90:	47c8      	blx	r9
 8012e92:	3001      	adds	r0, #1
 8012e94:	d01e      	beq.n	8012ed4 <_printf_common+0xa4>
 8012e96:	6823      	ldr	r3, [r4, #0]
 8012e98:	6922      	ldr	r2, [r4, #16]
 8012e9a:	f003 0306 	and.w	r3, r3, #6
 8012e9e:	2b04      	cmp	r3, #4
 8012ea0:	bf02      	ittt	eq
 8012ea2:	68e5      	ldreq	r5, [r4, #12]
 8012ea4:	6833      	ldreq	r3, [r6, #0]
 8012ea6:	1aed      	subeq	r5, r5, r3
 8012ea8:	68a3      	ldr	r3, [r4, #8]
 8012eaa:	bf0c      	ite	eq
 8012eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012eb0:	2500      	movne	r5, #0
 8012eb2:	4293      	cmp	r3, r2
 8012eb4:	bfc4      	itt	gt
 8012eb6:	1a9b      	subgt	r3, r3, r2
 8012eb8:	18ed      	addgt	r5, r5, r3
 8012eba:	2600      	movs	r6, #0
 8012ebc:	341a      	adds	r4, #26
 8012ebe:	42b5      	cmp	r5, r6
 8012ec0:	d11a      	bne.n	8012ef8 <_printf_common+0xc8>
 8012ec2:	2000      	movs	r0, #0
 8012ec4:	e008      	b.n	8012ed8 <_printf_common+0xa8>
 8012ec6:	2301      	movs	r3, #1
 8012ec8:	4652      	mov	r2, sl
 8012eca:	4641      	mov	r1, r8
 8012ecc:	4638      	mov	r0, r7
 8012ece:	47c8      	blx	r9
 8012ed0:	3001      	adds	r0, #1
 8012ed2:	d103      	bne.n	8012edc <_printf_common+0xac>
 8012ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8012ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012edc:	3501      	adds	r5, #1
 8012ede:	e7c6      	b.n	8012e6e <_printf_common+0x3e>
 8012ee0:	18e1      	adds	r1, r4, r3
 8012ee2:	1c5a      	adds	r2, r3, #1
 8012ee4:	2030      	movs	r0, #48	@ 0x30
 8012ee6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012eea:	4422      	add	r2, r4
 8012eec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012ef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012ef4:	3302      	adds	r3, #2
 8012ef6:	e7c7      	b.n	8012e88 <_printf_common+0x58>
 8012ef8:	2301      	movs	r3, #1
 8012efa:	4622      	mov	r2, r4
 8012efc:	4641      	mov	r1, r8
 8012efe:	4638      	mov	r0, r7
 8012f00:	47c8      	blx	r9
 8012f02:	3001      	adds	r0, #1
 8012f04:	d0e6      	beq.n	8012ed4 <_printf_common+0xa4>
 8012f06:	3601      	adds	r6, #1
 8012f08:	e7d9      	b.n	8012ebe <_printf_common+0x8e>
	...

08012f0c <_printf_i>:
 8012f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012f10:	7e0f      	ldrb	r7, [r1, #24]
 8012f12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012f14:	2f78      	cmp	r7, #120	@ 0x78
 8012f16:	4691      	mov	r9, r2
 8012f18:	4680      	mov	r8, r0
 8012f1a:	460c      	mov	r4, r1
 8012f1c:	469a      	mov	sl, r3
 8012f1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012f22:	d807      	bhi.n	8012f34 <_printf_i+0x28>
 8012f24:	2f62      	cmp	r7, #98	@ 0x62
 8012f26:	d80a      	bhi.n	8012f3e <_printf_i+0x32>
 8012f28:	2f00      	cmp	r7, #0
 8012f2a:	f000 80d2 	beq.w	80130d2 <_printf_i+0x1c6>
 8012f2e:	2f58      	cmp	r7, #88	@ 0x58
 8012f30:	f000 80b9 	beq.w	80130a6 <_printf_i+0x19a>
 8012f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012f38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012f3c:	e03a      	b.n	8012fb4 <_printf_i+0xa8>
 8012f3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012f42:	2b15      	cmp	r3, #21
 8012f44:	d8f6      	bhi.n	8012f34 <_printf_i+0x28>
 8012f46:	a101      	add	r1, pc, #4	@ (adr r1, 8012f4c <_printf_i+0x40>)
 8012f48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012f4c:	08012fa5 	.word	0x08012fa5
 8012f50:	08012fb9 	.word	0x08012fb9
 8012f54:	08012f35 	.word	0x08012f35
 8012f58:	08012f35 	.word	0x08012f35
 8012f5c:	08012f35 	.word	0x08012f35
 8012f60:	08012f35 	.word	0x08012f35
 8012f64:	08012fb9 	.word	0x08012fb9
 8012f68:	08012f35 	.word	0x08012f35
 8012f6c:	08012f35 	.word	0x08012f35
 8012f70:	08012f35 	.word	0x08012f35
 8012f74:	08012f35 	.word	0x08012f35
 8012f78:	080130b9 	.word	0x080130b9
 8012f7c:	08012fe3 	.word	0x08012fe3
 8012f80:	08013073 	.word	0x08013073
 8012f84:	08012f35 	.word	0x08012f35
 8012f88:	08012f35 	.word	0x08012f35
 8012f8c:	080130db 	.word	0x080130db
 8012f90:	08012f35 	.word	0x08012f35
 8012f94:	08012fe3 	.word	0x08012fe3
 8012f98:	08012f35 	.word	0x08012f35
 8012f9c:	08012f35 	.word	0x08012f35
 8012fa0:	0801307b 	.word	0x0801307b
 8012fa4:	6833      	ldr	r3, [r6, #0]
 8012fa6:	1d1a      	adds	r2, r3, #4
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	6032      	str	r2, [r6, #0]
 8012fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012fb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012fb4:	2301      	movs	r3, #1
 8012fb6:	e09d      	b.n	80130f4 <_printf_i+0x1e8>
 8012fb8:	6833      	ldr	r3, [r6, #0]
 8012fba:	6820      	ldr	r0, [r4, #0]
 8012fbc:	1d19      	adds	r1, r3, #4
 8012fbe:	6031      	str	r1, [r6, #0]
 8012fc0:	0606      	lsls	r6, r0, #24
 8012fc2:	d501      	bpl.n	8012fc8 <_printf_i+0xbc>
 8012fc4:	681d      	ldr	r5, [r3, #0]
 8012fc6:	e003      	b.n	8012fd0 <_printf_i+0xc4>
 8012fc8:	0645      	lsls	r5, r0, #25
 8012fca:	d5fb      	bpl.n	8012fc4 <_printf_i+0xb8>
 8012fcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012fd0:	2d00      	cmp	r5, #0
 8012fd2:	da03      	bge.n	8012fdc <_printf_i+0xd0>
 8012fd4:	232d      	movs	r3, #45	@ 0x2d
 8012fd6:	426d      	negs	r5, r5
 8012fd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012fdc:	4859      	ldr	r0, [pc, #356]	@ (8013144 <_printf_i+0x238>)
 8012fde:	230a      	movs	r3, #10
 8012fe0:	e011      	b.n	8013006 <_printf_i+0xfa>
 8012fe2:	6821      	ldr	r1, [r4, #0]
 8012fe4:	6833      	ldr	r3, [r6, #0]
 8012fe6:	0608      	lsls	r0, r1, #24
 8012fe8:	f853 5b04 	ldr.w	r5, [r3], #4
 8012fec:	d402      	bmi.n	8012ff4 <_printf_i+0xe8>
 8012fee:	0649      	lsls	r1, r1, #25
 8012ff0:	bf48      	it	mi
 8012ff2:	b2ad      	uxthmi	r5, r5
 8012ff4:	2f6f      	cmp	r7, #111	@ 0x6f
 8012ff6:	4853      	ldr	r0, [pc, #332]	@ (8013144 <_printf_i+0x238>)
 8012ff8:	6033      	str	r3, [r6, #0]
 8012ffa:	bf14      	ite	ne
 8012ffc:	230a      	movne	r3, #10
 8012ffe:	2308      	moveq	r3, #8
 8013000:	2100      	movs	r1, #0
 8013002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013006:	6866      	ldr	r6, [r4, #4]
 8013008:	60a6      	str	r6, [r4, #8]
 801300a:	2e00      	cmp	r6, #0
 801300c:	bfa2      	ittt	ge
 801300e:	6821      	ldrge	r1, [r4, #0]
 8013010:	f021 0104 	bicge.w	r1, r1, #4
 8013014:	6021      	strge	r1, [r4, #0]
 8013016:	b90d      	cbnz	r5, 801301c <_printf_i+0x110>
 8013018:	2e00      	cmp	r6, #0
 801301a:	d04b      	beq.n	80130b4 <_printf_i+0x1a8>
 801301c:	4616      	mov	r6, r2
 801301e:	fbb5 f1f3 	udiv	r1, r5, r3
 8013022:	fb03 5711 	mls	r7, r3, r1, r5
 8013026:	5dc7      	ldrb	r7, [r0, r7]
 8013028:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801302c:	462f      	mov	r7, r5
 801302e:	42bb      	cmp	r3, r7
 8013030:	460d      	mov	r5, r1
 8013032:	d9f4      	bls.n	801301e <_printf_i+0x112>
 8013034:	2b08      	cmp	r3, #8
 8013036:	d10b      	bne.n	8013050 <_printf_i+0x144>
 8013038:	6823      	ldr	r3, [r4, #0]
 801303a:	07df      	lsls	r7, r3, #31
 801303c:	d508      	bpl.n	8013050 <_printf_i+0x144>
 801303e:	6923      	ldr	r3, [r4, #16]
 8013040:	6861      	ldr	r1, [r4, #4]
 8013042:	4299      	cmp	r1, r3
 8013044:	bfde      	ittt	le
 8013046:	2330      	movle	r3, #48	@ 0x30
 8013048:	f806 3c01 	strble.w	r3, [r6, #-1]
 801304c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013050:	1b92      	subs	r2, r2, r6
 8013052:	6122      	str	r2, [r4, #16]
 8013054:	f8cd a000 	str.w	sl, [sp]
 8013058:	464b      	mov	r3, r9
 801305a:	aa03      	add	r2, sp, #12
 801305c:	4621      	mov	r1, r4
 801305e:	4640      	mov	r0, r8
 8013060:	f7ff fee6 	bl	8012e30 <_printf_common>
 8013064:	3001      	adds	r0, #1
 8013066:	d14a      	bne.n	80130fe <_printf_i+0x1f2>
 8013068:	f04f 30ff 	mov.w	r0, #4294967295
 801306c:	b004      	add	sp, #16
 801306e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013072:	6823      	ldr	r3, [r4, #0]
 8013074:	f043 0320 	orr.w	r3, r3, #32
 8013078:	6023      	str	r3, [r4, #0]
 801307a:	4833      	ldr	r0, [pc, #204]	@ (8013148 <_printf_i+0x23c>)
 801307c:	2778      	movs	r7, #120	@ 0x78
 801307e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013082:	6823      	ldr	r3, [r4, #0]
 8013084:	6831      	ldr	r1, [r6, #0]
 8013086:	061f      	lsls	r7, r3, #24
 8013088:	f851 5b04 	ldr.w	r5, [r1], #4
 801308c:	d402      	bmi.n	8013094 <_printf_i+0x188>
 801308e:	065f      	lsls	r7, r3, #25
 8013090:	bf48      	it	mi
 8013092:	b2ad      	uxthmi	r5, r5
 8013094:	6031      	str	r1, [r6, #0]
 8013096:	07d9      	lsls	r1, r3, #31
 8013098:	bf44      	itt	mi
 801309a:	f043 0320 	orrmi.w	r3, r3, #32
 801309e:	6023      	strmi	r3, [r4, #0]
 80130a0:	b11d      	cbz	r5, 80130aa <_printf_i+0x19e>
 80130a2:	2310      	movs	r3, #16
 80130a4:	e7ac      	b.n	8013000 <_printf_i+0xf4>
 80130a6:	4827      	ldr	r0, [pc, #156]	@ (8013144 <_printf_i+0x238>)
 80130a8:	e7e9      	b.n	801307e <_printf_i+0x172>
 80130aa:	6823      	ldr	r3, [r4, #0]
 80130ac:	f023 0320 	bic.w	r3, r3, #32
 80130b0:	6023      	str	r3, [r4, #0]
 80130b2:	e7f6      	b.n	80130a2 <_printf_i+0x196>
 80130b4:	4616      	mov	r6, r2
 80130b6:	e7bd      	b.n	8013034 <_printf_i+0x128>
 80130b8:	6833      	ldr	r3, [r6, #0]
 80130ba:	6825      	ldr	r5, [r4, #0]
 80130bc:	6961      	ldr	r1, [r4, #20]
 80130be:	1d18      	adds	r0, r3, #4
 80130c0:	6030      	str	r0, [r6, #0]
 80130c2:	062e      	lsls	r6, r5, #24
 80130c4:	681b      	ldr	r3, [r3, #0]
 80130c6:	d501      	bpl.n	80130cc <_printf_i+0x1c0>
 80130c8:	6019      	str	r1, [r3, #0]
 80130ca:	e002      	b.n	80130d2 <_printf_i+0x1c6>
 80130cc:	0668      	lsls	r0, r5, #25
 80130ce:	d5fb      	bpl.n	80130c8 <_printf_i+0x1bc>
 80130d0:	8019      	strh	r1, [r3, #0]
 80130d2:	2300      	movs	r3, #0
 80130d4:	6123      	str	r3, [r4, #16]
 80130d6:	4616      	mov	r6, r2
 80130d8:	e7bc      	b.n	8013054 <_printf_i+0x148>
 80130da:	6833      	ldr	r3, [r6, #0]
 80130dc:	1d1a      	adds	r2, r3, #4
 80130de:	6032      	str	r2, [r6, #0]
 80130e0:	681e      	ldr	r6, [r3, #0]
 80130e2:	6862      	ldr	r2, [r4, #4]
 80130e4:	2100      	movs	r1, #0
 80130e6:	4630      	mov	r0, r6
 80130e8:	f7ed f89a 	bl	8000220 <memchr>
 80130ec:	b108      	cbz	r0, 80130f2 <_printf_i+0x1e6>
 80130ee:	1b80      	subs	r0, r0, r6
 80130f0:	6060      	str	r0, [r4, #4]
 80130f2:	6863      	ldr	r3, [r4, #4]
 80130f4:	6123      	str	r3, [r4, #16]
 80130f6:	2300      	movs	r3, #0
 80130f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80130fc:	e7aa      	b.n	8013054 <_printf_i+0x148>
 80130fe:	6923      	ldr	r3, [r4, #16]
 8013100:	4632      	mov	r2, r6
 8013102:	4649      	mov	r1, r9
 8013104:	4640      	mov	r0, r8
 8013106:	47d0      	blx	sl
 8013108:	3001      	adds	r0, #1
 801310a:	d0ad      	beq.n	8013068 <_printf_i+0x15c>
 801310c:	6823      	ldr	r3, [r4, #0]
 801310e:	079b      	lsls	r3, r3, #30
 8013110:	d413      	bmi.n	801313a <_printf_i+0x22e>
 8013112:	68e0      	ldr	r0, [r4, #12]
 8013114:	9b03      	ldr	r3, [sp, #12]
 8013116:	4298      	cmp	r0, r3
 8013118:	bfb8      	it	lt
 801311a:	4618      	movlt	r0, r3
 801311c:	e7a6      	b.n	801306c <_printf_i+0x160>
 801311e:	2301      	movs	r3, #1
 8013120:	4632      	mov	r2, r6
 8013122:	4649      	mov	r1, r9
 8013124:	4640      	mov	r0, r8
 8013126:	47d0      	blx	sl
 8013128:	3001      	adds	r0, #1
 801312a:	d09d      	beq.n	8013068 <_printf_i+0x15c>
 801312c:	3501      	adds	r5, #1
 801312e:	68e3      	ldr	r3, [r4, #12]
 8013130:	9903      	ldr	r1, [sp, #12]
 8013132:	1a5b      	subs	r3, r3, r1
 8013134:	42ab      	cmp	r3, r5
 8013136:	dcf2      	bgt.n	801311e <_printf_i+0x212>
 8013138:	e7eb      	b.n	8013112 <_printf_i+0x206>
 801313a:	2500      	movs	r5, #0
 801313c:	f104 0619 	add.w	r6, r4, #25
 8013140:	e7f5      	b.n	801312e <_printf_i+0x222>
 8013142:	bf00      	nop
 8013144:	0802448e 	.word	0x0802448e
 8013148:	0802449f 	.word	0x0802449f

0801314c <std>:
 801314c:	2300      	movs	r3, #0
 801314e:	b510      	push	{r4, lr}
 8013150:	4604      	mov	r4, r0
 8013152:	e9c0 3300 	strd	r3, r3, [r0]
 8013156:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801315a:	6083      	str	r3, [r0, #8]
 801315c:	8181      	strh	r1, [r0, #12]
 801315e:	6643      	str	r3, [r0, #100]	@ 0x64
 8013160:	81c2      	strh	r2, [r0, #14]
 8013162:	6183      	str	r3, [r0, #24]
 8013164:	4619      	mov	r1, r3
 8013166:	2208      	movs	r2, #8
 8013168:	305c      	adds	r0, #92	@ 0x5c
 801316a:	f000 f940 	bl	80133ee <memset>
 801316e:	4b0d      	ldr	r3, [pc, #52]	@ (80131a4 <std+0x58>)
 8013170:	6263      	str	r3, [r4, #36]	@ 0x24
 8013172:	4b0d      	ldr	r3, [pc, #52]	@ (80131a8 <std+0x5c>)
 8013174:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013176:	4b0d      	ldr	r3, [pc, #52]	@ (80131ac <std+0x60>)
 8013178:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801317a:	4b0d      	ldr	r3, [pc, #52]	@ (80131b0 <std+0x64>)
 801317c:	6323      	str	r3, [r4, #48]	@ 0x30
 801317e:	4b0d      	ldr	r3, [pc, #52]	@ (80131b4 <std+0x68>)
 8013180:	6224      	str	r4, [r4, #32]
 8013182:	429c      	cmp	r4, r3
 8013184:	d006      	beq.n	8013194 <std+0x48>
 8013186:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801318a:	4294      	cmp	r4, r2
 801318c:	d002      	beq.n	8013194 <std+0x48>
 801318e:	33d0      	adds	r3, #208	@ 0xd0
 8013190:	429c      	cmp	r4, r3
 8013192:	d105      	bne.n	80131a0 <std+0x54>
 8013194:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801319c:	f000 b9fa 	b.w	8013594 <__retarget_lock_init_recursive>
 80131a0:	bd10      	pop	{r4, pc}
 80131a2:	bf00      	nop
 80131a4:	08013335 	.word	0x08013335
 80131a8:	08013357 	.word	0x08013357
 80131ac:	0801338f 	.word	0x0801338f
 80131b0:	080133b3 	.word	0x080133b3
 80131b4:	200090a8 	.word	0x200090a8

080131b8 <stdio_exit_handler>:
 80131b8:	4a02      	ldr	r2, [pc, #8]	@ (80131c4 <stdio_exit_handler+0xc>)
 80131ba:	4903      	ldr	r1, [pc, #12]	@ (80131c8 <stdio_exit_handler+0x10>)
 80131bc:	4803      	ldr	r0, [pc, #12]	@ (80131cc <stdio_exit_handler+0x14>)
 80131be:	f000 b869 	b.w	8013294 <_fwalk_sglue>
 80131c2:	bf00      	nop
 80131c4:	2000018c 	.word	0x2000018c
 80131c8:	08015191 	.word	0x08015191
 80131cc:	2000019c 	.word	0x2000019c

080131d0 <cleanup_stdio>:
 80131d0:	6841      	ldr	r1, [r0, #4]
 80131d2:	4b0c      	ldr	r3, [pc, #48]	@ (8013204 <cleanup_stdio+0x34>)
 80131d4:	4299      	cmp	r1, r3
 80131d6:	b510      	push	{r4, lr}
 80131d8:	4604      	mov	r4, r0
 80131da:	d001      	beq.n	80131e0 <cleanup_stdio+0x10>
 80131dc:	f001 ffd8 	bl	8015190 <_fflush_r>
 80131e0:	68a1      	ldr	r1, [r4, #8]
 80131e2:	4b09      	ldr	r3, [pc, #36]	@ (8013208 <cleanup_stdio+0x38>)
 80131e4:	4299      	cmp	r1, r3
 80131e6:	d002      	beq.n	80131ee <cleanup_stdio+0x1e>
 80131e8:	4620      	mov	r0, r4
 80131ea:	f001 ffd1 	bl	8015190 <_fflush_r>
 80131ee:	68e1      	ldr	r1, [r4, #12]
 80131f0:	4b06      	ldr	r3, [pc, #24]	@ (801320c <cleanup_stdio+0x3c>)
 80131f2:	4299      	cmp	r1, r3
 80131f4:	d004      	beq.n	8013200 <cleanup_stdio+0x30>
 80131f6:	4620      	mov	r0, r4
 80131f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131fc:	f001 bfc8 	b.w	8015190 <_fflush_r>
 8013200:	bd10      	pop	{r4, pc}
 8013202:	bf00      	nop
 8013204:	200090a8 	.word	0x200090a8
 8013208:	20009110 	.word	0x20009110
 801320c:	20009178 	.word	0x20009178

08013210 <global_stdio_init.part.0>:
 8013210:	b510      	push	{r4, lr}
 8013212:	4b0b      	ldr	r3, [pc, #44]	@ (8013240 <global_stdio_init.part.0+0x30>)
 8013214:	4c0b      	ldr	r4, [pc, #44]	@ (8013244 <global_stdio_init.part.0+0x34>)
 8013216:	4a0c      	ldr	r2, [pc, #48]	@ (8013248 <global_stdio_init.part.0+0x38>)
 8013218:	601a      	str	r2, [r3, #0]
 801321a:	4620      	mov	r0, r4
 801321c:	2200      	movs	r2, #0
 801321e:	2104      	movs	r1, #4
 8013220:	f7ff ff94 	bl	801314c <std>
 8013224:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013228:	2201      	movs	r2, #1
 801322a:	2109      	movs	r1, #9
 801322c:	f7ff ff8e 	bl	801314c <std>
 8013230:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013234:	2202      	movs	r2, #2
 8013236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801323a:	2112      	movs	r1, #18
 801323c:	f7ff bf86 	b.w	801314c <std>
 8013240:	200091e0 	.word	0x200091e0
 8013244:	200090a8 	.word	0x200090a8
 8013248:	080131b9 	.word	0x080131b9

0801324c <__sfp_lock_acquire>:
 801324c:	4801      	ldr	r0, [pc, #4]	@ (8013254 <__sfp_lock_acquire+0x8>)
 801324e:	f000 b9a2 	b.w	8013596 <__retarget_lock_acquire_recursive>
 8013252:	bf00      	nop
 8013254:	200091e9 	.word	0x200091e9

08013258 <__sfp_lock_release>:
 8013258:	4801      	ldr	r0, [pc, #4]	@ (8013260 <__sfp_lock_release+0x8>)
 801325a:	f000 b99d 	b.w	8013598 <__retarget_lock_release_recursive>
 801325e:	bf00      	nop
 8013260:	200091e9 	.word	0x200091e9

08013264 <__sinit>:
 8013264:	b510      	push	{r4, lr}
 8013266:	4604      	mov	r4, r0
 8013268:	f7ff fff0 	bl	801324c <__sfp_lock_acquire>
 801326c:	6a23      	ldr	r3, [r4, #32]
 801326e:	b11b      	cbz	r3, 8013278 <__sinit+0x14>
 8013270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013274:	f7ff bff0 	b.w	8013258 <__sfp_lock_release>
 8013278:	4b04      	ldr	r3, [pc, #16]	@ (801328c <__sinit+0x28>)
 801327a:	6223      	str	r3, [r4, #32]
 801327c:	4b04      	ldr	r3, [pc, #16]	@ (8013290 <__sinit+0x2c>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	2b00      	cmp	r3, #0
 8013282:	d1f5      	bne.n	8013270 <__sinit+0xc>
 8013284:	f7ff ffc4 	bl	8013210 <global_stdio_init.part.0>
 8013288:	e7f2      	b.n	8013270 <__sinit+0xc>
 801328a:	bf00      	nop
 801328c:	080131d1 	.word	0x080131d1
 8013290:	200091e0 	.word	0x200091e0

08013294 <_fwalk_sglue>:
 8013294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013298:	4607      	mov	r7, r0
 801329a:	4688      	mov	r8, r1
 801329c:	4614      	mov	r4, r2
 801329e:	2600      	movs	r6, #0
 80132a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80132a4:	f1b9 0901 	subs.w	r9, r9, #1
 80132a8:	d505      	bpl.n	80132b6 <_fwalk_sglue+0x22>
 80132aa:	6824      	ldr	r4, [r4, #0]
 80132ac:	2c00      	cmp	r4, #0
 80132ae:	d1f7      	bne.n	80132a0 <_fwalk_sglue+0xc>
 80132b0:	4630      	mov	r0, r6
 80132b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80132b6:	89ab      	ldrh	r3, [r5, #12]
 80132b8:	2b01      	cmp	r3, #1
 80132ba:	d907      	bls.n	80132cc <_fwalk_sglue+0x38>
 80132bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80132c0:	3301      	adds	r3, #1
 80132c2:	d003      	beq.n	80132cc <_fwalk_sglue+0x38>
 80132c4:	4629      	mov	r1, r5
 80132c6:	4638      	mov	r0, r7
 80132c8:	47c0      	blx	r8
 80132ca:	4306      	orrs	r6, r0
 80132cc:	3568      	adds	r5, #104	@ 0x68
 80132ce:	e7e9      	b.n	80132a4 <_fwalk_sglue+0x10>

080132d0 <iprintf>:
 80132d0:	b40f      	push	{r0, r1, r2, r3}
 80132d2:	b507      	push	{r0, r1, r2, lr}
 80132d4:	4906      	ldr	r1, [pc, #24]	@ (80132f0 <iprintf+0x20>)
 80132d6:	ab04      	add	r3, sp, #16
 80132d8:	6808      	ldr	r0, [r1, #0]
 80132da:	f853 2b04 	ldr.w	r2, [r3], #4
 80132de:	6881      	ldr	r1, [r0, #8]
 80132e0:	9301      	str	r3, [sp, #4]
 80132e2:	f001 fdb9 	bl	8014e58 <_vfiprintf_r>
 80132e6:	b003      	add	sp, #12
 80132e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80132ec:	b004      	add	sp, #16
 80132ee:	4770      	bx	lr
 80132f0:	20000198 	.word	0x20000198

080132f4 <siprintf>:
 80132f4:	b40e      	push	{r1, r2, r3}
 80132f6:	b500      	push	{lr}
 80132f8:	b09c      	sub	sp, #112	@ 0x70
 80132fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80132fc:	9002      	str	r0, [sp, #8]
 80132fe:	9006      	str	r0, [sp, #24]
 8013300:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013304:	4809      	ldr	r0, [pc, #36]	@ (801332c <siprintf+0x38>)
 8013306:	9107      	str	r1, [sp, #28]
 8013308:	9104      	str	r1, [sp, #16]
 801330a:	4909      	ldr	r1, [pc, #36]	@ (8013330 <siprintf+0x3c>)
 801330c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013310:	9105      	str	r1, [sp, #20]
 8013312:	6800      	ldr	r0, [r0, #0]
 8013314:	9301      	str	r3, [sp, #4]
 8013316:	a902      	add	r1, sp, #8
 8013318:	f001 fc78 	bl	8014c0c <_svfiprintf_r>
 801331c:	9b02      	ldr	r3, [sp, #8]
 801331e:	2200      	movs	r2, #0
 8013320:	701a      	strb	r2, [r3, #0]
 8013322:	b01c      	add	sp, #112	@ 0x70
 8013324:	f85d eb04 	ldr.w	lr, [sp], #4
 8013328:	b003      	add	sp, #12
 801332a:	4770      	bx	lr
 801332c:	20000198 	.word	0x20000198
 8013330:	ffff0208 	.word	0xffff0208

08013334 <__sread>:
 8013334:	b510      	push	{r4, lr}
 8013336:	460c      	mov	r4, r1
 8013338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801333c:	f000 f8dc 	bl	80134f8 <_read_r>
 8013340:	2800      	cmp	r0, #0
 8013342:	bfab      	itete	ge
 8013344:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013346:	89a3      	ldrhlt	r3, [r4, #12]
 8013348:	181b      	addge	r3, r3, r0
 801334a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801334e:	bfac      	ite	ge
 8013350:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013352:	81a3      	strhlt	r3, [r4, #12]
 8013354:	bd10      	pop	{r4, pc}

08013356 <__swrite>:
 8013356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801335a:	461f      	mov	r7, r3
 801335c:	898b      	ldrh	r3, [r1, #12]
 801335e:	05db      	lsls	r3, r3, #23
 8013360:	4605      	mov	r5, r0
 8013362:	460c      	mov	r4, r1
 8013364:	4616      	mov	r6, r2
 8013366:	d505      	bpl.n	8013374 <__swrite+0x1e>
 8013368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801336c:	2302      	movs	r3, #2
 801336e:	2200      	movs	r2, #0
 8013370:	f000 f8b0 	bl	80134d4 <_lseek_r>
 8013374:	89a3      	ldrh	r3, [r4, #12]
 8013376:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801337a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801337e:	81a3      	strh	r3, [r4, #12]
 8013380:	4632      	mov	r2, r6
 8013382:	463b      	mov	r3, r7
 8013384:	4628      	mov	r0, r5
 8013386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801338a:	f000 b8c7 	b.w	801351c <_write_r>

0801338e <__sseek>:
 801338e:	b510      	push	{r4, lr}
 8013390:	460c      	mov	r4, r1
 8013392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013396:	f000 f89d 	bl	80134d4 <_lseek_r>
 801339a:	1c43      	adds	r3, r0, #1
 801339c:	89a3      	ldrh	r3, [r4, #12]
 801339e:	bf15      	itete	ne
 80133a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80133a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80133a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80133aa:	81a3      	strheq	r3, [r4, #12]
 80133ac:	bf18      	it	ne
 80133ae:	81a3      	strhne	r3, [r4, #12]
 80133b0:	bd10      	pop	{r4, pc}

080133b2 <__sclose>:
 80133b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133b6:	f000 b827 	b.w	8013408 <_close_r>

080133ba <memmove>:
 80133ba:	4288      	cmp	r0, r1
 80133bc:	b510      	push	{r4, lr}
 80133be:	eb01 0402 	add.w	r4, r1, r2
 80133c2:	d902      	bls.n	80133ca <memmove+0x10>
 80133c4:	4284      	cmp	r4, r0
 80133c6:	4623      	mov	r3, r4
 80133c8:	d807      	bhi.n	80133da <memmove+0x20>
 80133ca:	1e43      	subs	r3, r0, #1
 80133cc:	42a1      	cmp	r1, r4
 80133ce:	d008      	beq.n	80133e2 <memmove+0x28>
 80133d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80133d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80133d8:	e7f8      	b.n	80133cc <memmove+0x12>
 80133da:	4402      	add	r2, r0
 80133dc:	4601      	mov	r1, r0
 80133de:	428a      	cmp	r2, r1
 80133e0:	d100      	bne.n	80133e4 <memmove+0x2a>
 80133e2:	bd10      	pop	{r4, pc}
 80133e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80133e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80133ec:	e7f7      	b.n	80133de <memmove+0x24>

080133ee <memset>:
 80133ee:	4402      	add	r2, r0
 80133f0:	4603      	mov	r3, r0
 80133f2:	4293      	cmp	r3, r2
 80133f4:	d100      	bne.n	80133f8 <memset+0xa>
 80133f6:	4770      	bx	lr
 80133f8:	f803 1b01 	strb.w	r1, [r3], #1
 80133fc:	e7f9      	b.n	80133f2 <memset+0x4>
	...

08013400 <_localeconv_r>:
 8013400:	4800      	ldr	r0, [pc, #0]	@ (8013404 <_localeconv_r+0x4>)
 8013402:	4770      	bx	lr
 8013404:	200002d8 	.word	0x200002d8

08013408 <_close_r>:
 8013408:	b538      	push	{r3, r4, r5, lr}
 801340a:	4d06      	ldr	r5, [pc, #24]	@ (8013424 <_close_r+0x1c>)
 801340c:	2300      	movs	r3, #0
 801340e:	4604      	mov	r4, r0
 8013410:	4608      	mov	r0, r1
 8013412:	602b      	str	r3, [r5, #0]
 8013414:	f7f0 f8c2 	bl	800359c <_close>
 8013418:	1c43      	adds	r3, r0, #1
 801341a:	d102      	bne.n	8013422 <_close_r+0x1a>
 801341c:	682b      	ldr	r3, [r5, #0]
 801341e:	b103      	cbz	r3, 8013422 <_close_r+0x1a>
 8013420:	6023      	str	r3, [r4, #0]
 8013422:	bd38      	pop	{r3, r4, r5, pc}
 8013424:	200091e4 	.word	0x200091e4

08013428 <_reclaim_reent>:
 8013428:	4b29      	ldr	r3, [pc, #164]	@ (80134d0 <_reclaim_reent+0xa8>)
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	4283      	cmp	r3, r0
 801342e:	b570      	push	{r4, r5, r6, lr}
 8013430:	4604      	mov	r4, r0
 8013432:	d04b      	beq.n	80134cc <_reclaim_reent+0xa4>
 8013434:	69c3      	ldr	r3, [r0, #28]
 8013436:	b1ab      	cbz	r3, 8013464 <_reclaim_reent+0x3c>
 8013438:	68db      	ldr	r3, [r3, #12]
 801343a:	b16b      	cbz	r3, 8013458 <_reclaim_reent+0x30>
 801343c:	2500      	movs	r5, #0
 801343e:	69e3      	ldr	r3, [r4, #28]
 8013440:	68db      	ldr	r3, [r3, #12]
 8013442:	5959      	ldr	r1, [r3, r5]
 8013444:	2900      	cmp	r1, #0
 8013446:	d13b      	bne.n	80134c0 <_reclaim_reent+0x98>
 8013448:	3504      	adds	r5, #4
 801344a:	2d80      	cmp	r5, #128	@ 0x80
 801344c:	d1f7      	bne.n	801343e <_reclaim_reent+0x16>
 801344e:	69e3      	ldr	r3, [r4, #28]
 8013450:	4620      	mov	r0, r4
 8013452:	68d9      	ldr	r1, [r3, #12]
 8013454:	f000 fefc 	bl	8014250 <_free_r>
 8013458:	69e3      	ldr	r3, [r4, #28]
 801345a:	6819      	ldr	r1, [r3, #0]
 801345c:	b111      	cbz	r1, 8013464 <_reclaim_reent+0x3c>
 801345e:	4620      	mov	r0, r4
 8013460:	f000 fef6 	bl	8014250 <_free_r>
 8013464:	6961      	ldr	r1, [r4, #20]
 8013466:	b111      	cbz	r1, 801346e <_reclaim_reent+0x46>
 8013468:	4620      	mov	r0, r4
 801346a:	f000 fef1 	bl	8014250 <_free_r>
 801346e:	69e1      	ldr	r1, [r4, #28]
 8013470:	b111      	cbz	r1, 8013478 <_reclaim_reent+0x50>
 8013472:	4620      	mov	r0, r4
 8013474:	f000 feec 	bl	8014250 <_free_r>
 8013478:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801347a:	b111      	cbz	r1, 8013482 <_reclaim_reent+0x5a>
 801347c:	4620      	mov	r0, r4
 801347e:	f000 fee7 	bl	8014250 <_free_r>
 8013482:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013484:	b111      	cbz	r1, 801348c <_reclaim_reent+0x64>
 8013486:	4620      	mov	r0, r4
 8013488:	f000 fee2 	bl	8014250 <_free_r>
 801348c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801348e:	b111      	cbz	r1, 8013496 <_reclaim_reent+0x6e>
 8013490:	4620      	mov	r0, r4
 8013492:	f000 fedd 	bl	8014250 <_free_r>
 8013496:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8013498:	b111      	cbz	r1, 80134a0 <_reclaim_reent+0x78>
 801349a:	4620      	mov	r0, r4
 801349c:	f000 fed8 	bl	8014250 <_free_r>
 80134a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80134a2:	b111      	cbz	r1, 80134aa <_reclaim_reent+0x82>
 80134a4:	4620      	mov	r0, r4
 80134a6:	f000 fed3 	bl	8014250 <_free_r>
 80134aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80134ac:	b111      	cbz	r1, 80134b4 <_reclaim_reent+0x8c>
 80134ae:	4620      	mov	r0, r4
 80134b0:	f000 fece 	bl	8014250 <_free_r>
 80134b4:	6a23      	ldr	r3, [r4, #32]
 80134b6:	b14b      	cbz	r3, 80134cc <_reclaim_reent+0xa4>
 80134b8:	4620      	mov	r0, r4
 80134ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80134be:	4718      	bx	r3
 80134c0:	680e      	ldr	r6, [r1, #0]
 80134c2:	4620      	mov	r0, r4
 80134c4:	f000 fec4 	bl	8014250 <_free_r>
 80134c8:	4631      	mov	r1, r6
 80134ca:	e7bb      	b.n	8013444 <_reclaim_reent+0x1c>
 80134cc:	bd70      	pop	{r4, r5, r6, pc}
 80134ce:	bf00      	nop
 80134d0:	20000198 	.word	0x20000198

080134d4 <_lseek_r>:
 80134d4:	b538      	push	{r3, r4, r5, lr}
 80134d6:	4d07      	ldr	r5, [pc, #28]	@ (80134f4 <_lseek_r+0x20>)
 80134d8:	4604      	mov	r4, r0
 80134da:	4608      	mov	r0, r1
 80134dc:	4611      	mov	r1, r2
 80134de:	2200      	movs	r2, #0
 80134e0:	602a      	str	r2, [r5, #0]
 80134e2:	461a      	mov	r2, r3
 80134e4:	f7f0 f881 	bl	80035ea <_lseek>
 80134e8:	1c43      	adds	r3, r0, #1
 80134ea:	d102      	bne.n	80134f2 <_lseek_r+0x1e>
 80134ec:	682b      	ldr	r3, [r5, #0]
 80134ee:	b103      	cbz	r3, 80134f2 <_lseek_r+0x1e>
 80134f0:	6023      	str	r3, [r4, #0]
 80134f2:	bd38      	pop	{r3, r4, r5, pc}
 80134f4:	200091e4 	.word	0x200091e4

080134f8 <_read_r>:
 80134f8:	b538      	push	{r3, r4, r5, lr}
 80134fa:	4d07      	ldr	r5, [pc, #28]	@ (8013518 <_read_r+0x20>)
 80134fc:	4604      	mov	r4, r0
 80134fe:	4608      	mov	r0, r1
 8013500:	4611      	mov	r1, r2
 8013502:	2200      	movs	r2, #0
 8013504:	602a      	str	r2, [r5, #0]
 8013506:	461a      	mov	r2, r3
 8013508:	f7f0 f82b 	bl	8003562 <_read>
 801350c:	1c43      	adds	r3, r0, #1
 801350e:	d102      	bne.n	8013516 <_read_r+0x1e>
 8013510:	682b      	ldr	r3, [r5, #0]
 8013512:	b103      	cbz	r3, 8013516 <_read_r+0x1e>
 8013514:	6023      	str	r3, [r4, #0]
 8013516:	bd38      	pop	{r3, r4, r5, pc}
 8013518:	200091e4 	.word	0x200091e4

0801351c <_write_r>:
 801351c:	b538      	push	{r3, r4, r5, lr}
 801351e:	4d07      	ldr	r5, [pc, #28]	@ (801353c <_write_r+0x20>)
 8013520:	4604      	mov	r4, r0
 8013522:	4608      	mov	r0, r1
 8013524:	4611      	mov	r1, r2
 8013526:	2200      	movs	r2, #0
 8013528:	602a      	str	r2, [r5, #0]
 801352a:	461a      	mov	r2, r3
 801352c:	f7fe fd91 	bl	8012052 <_write>
 8013530:	1c43      	adds	r3, r0, #1
 8013532:	d102      	bne.n	801353a <_write_r+0x1e>
 8013534:	682b      	ldr	r3, [r5, #0]
 8013536:	b103      	cbz	r3, 801353a <_write_r+0x1e>
 8013538:	6023      	str	r3, [r4, #0]
 801353a:	bd38      	pop	{r3, r4, r5, pc}
 801353c:	200091e4 	.word	0x200091e4

08013540 <__errno>:
 8013540:	4b01      	ldr	r3, [pc, #4]	@ (8013548 <__errno+0x8>)
 8013542:	6818      	ldr	r0, [r3, #0]
 8013544:	4770      	bx	lr
 8013546:	bf00      	nop
 8013548:	20000198 	.word	0x20000198

0801354c <__libc_init_array>:
 801354c:	b570      	push	{r4, r5, r6, lr}
 801354e:	4d0d      	ldr	r5, [pc, #52]	@ (8013584 <__libc_init_array+0x38>)
 8013550:	4c0d      	ldr	r4, [pc, #52]	@ (8013588 <__libc_init_array+0x3c>)
 8013552:	1b64      	subs	r4, r4, r5
 8013554:	10a4      	asrs	r4, r4, #2
 8013556:	2600      	movs	r6, #0
 8013558:	42a6      	cmp	r6, r4
 801355a:	d109      	bne.n	8013570 <__libc_init_array+0x24>
 801355c:	4d0b      	ldr	r5, [pc, #44]	@ (801358c <__libc_init_array+0x40>)
 801355e:	4c0c      	ldr	r4, [pc, #48]	@ (8013590 <__libc_init_array+0x44>)
 8013560:	f002 f84c 	bl	80155fc <_init>
 8013564:	1b64      	subs	r4, r4, r5
 8013566:	10a4      	asrs	r4, r4, #2
 8013568:	2600      	movs	r6, #0
 801356a:	42a6      	cmp	r6, r4
 801356c:	d105      	bne.n	801357a <__libc_init_array+0x2e>
 801356e:	bd70      	pop	{r4, r5, r6, pc}
 8013570:	f855 3b04 	ldr.w	r3, [r5], #4
 8013574:	4798      	blx	r3
 8013576:	3601      	adds	r6, #1
 8013578:	e7ee      	b.n	8013558 <__libc_init_array+0xc>
 801357a:	f855 3b04 	ldr.w	r3, [r5], #4
 801357e:	4798      	blx	r3
 8013580:	3601      	adds	r6, #1
 8013582:	e7f2      	b.n	801356a <__libc_init_array+0x1e>
 8013584:	080247f8 	.word	0x080247f8
 8013588:	080247f8 	.word	0x080247f8
 801358c:	080247f8 	.word	0x080247f8
 8013590:	080247fc 	.word	0x080247fc

08013594 <__retarget_lock_init_recursive>:
 8013594:	4770      	bx	lr

08013596 <__retarget_lock_acquire_recursive>:
 8013596:	4770      	bx	lr

08013598 <__retarget_lock_release_recursive>:
 8013598:	4770      	bx	lr

0801359a <memcpy>:
 801359a:	440a      	add	r2, r1
 801359c:	4291      	cmp	r1, r2
 801359e:	f100 33ff 	add.w	r3, r0, #4294967295
 80135a2:	d100      	bne.n	80135a6 <memcpy+0xc>
 80135a4:	4770      	bx	lr
 80135a6:	b510      	push	{r4, lr}
 80135a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80135ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80135b0:	4291      	cmp	r1, r2
 80135b2:	d1f9      	bne.n	80135a8 <memcpy+0xe>
 80135b4:	bd10      	pop	{r4, pc}

080135b6 <quorem>:
 80135b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135ba:	6903      	ldr	r3, [r0, #16]
 80135bc:	690c      	ldr	r4, [r1, #16]
 80135be:	42a3      	cmp	r3, r4
 80135c0:	4607      	mov	r7, r0
 80135c2:	db7e      	blt.n	80136c2 <quorem+0x10c>
 80135c4:	3c01      	subs	r4, #1
 80135c6:	f101 0814 	add.w	r8, r1, #20
 80135ca:	00a3      	lsls	r3, r4, #2
 80135cc:	f100 0514 	add.w	r5, r0, #20
 80135d0:	9300      	str	r3, [sp, #0]
 80135d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80135d6:	9301      	str	r3, [sp, #4]
 80135d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80135dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80135e0:	3301      	adds	r3, #1
 80135e2:	429a      	cmp	r2, r3
 80135e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80135e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80135ec:	d32e      	bcc.n	801364c <quorem+0x96>
 80135ee:	f04f 0a00 	mov.w	sl, #0
 80135f2:	46c4      	mov	ip, r8
 80135f4:	46ae      	mov	lr, r5
 80135f6:	46d3      	mov	fp, sl
 80135f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80135fc:	b298      	uxth	r0, r3
 80135fe:	fb06 a000 	mla	r0, r6, r0, sl
 8013602:	0c02      	lsrs	r2, r0, #16
 8013604:	0c1b      	lsrs	r3, r3, #16
 8013606:	fb06 2303 	mla	r3, r6, r3, r2
 801360a:	f8de 2000 	ldr.w	r2, [lr]
 801360e:	b280      	uxth	r0, r0
 8013610:	b292      	uxth	r2, r2
 8013612:	1a12      	subs	r2, r2, r0
 8013614:	445a      	add	r2, fp
 8013616:	f8de 0000 	ldr.w	r0, [lr]
 801361a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801361e:	b29b      	uxth	r3, r3
 8013620:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013624:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013628:	b292      	uxth	r2, r2
 801362a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801362e:	45e1      	cmp	r9, ip
 8013630:	f84e 2b04 	str.w	r2, [lr], #4
 8013634:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013638:	d2de      	bcs.n	80135f8 <quorem+0x42>
 801363a:	9b00      	ldr	r3, [sp, #0]
 801363c:	58eb      	ldr	r3, [r5, r3]
 801363e:	b92b      	cbnz	r3, 801364c <quorem+0x96>
 8013640:	9b01      	ldr	r3, [sp, #4]
 8013642:	3b04      	subs	r3, #4
 8013644:	429d      	cmp	r5, r3
 8013646:	461a      	mov	r2, r3
 8013648:	d32f      	bcc.n	80136aa <quorem+0xf4>
 801364a:	613c      	str	r4, [r7, #16]
 801364c:	4638      	mov	r0, r7
 801364e:	f001 f979 	bl	8014944 <__mcmp>
 8013652:	2800      	cmp	r0, #0
 8013654:	db25      	blt.n	80136a2 <quorem+0xec>
 8013656:	4629      	mov	r1, r5
 8013658:	2000      	movs	r0, #0
 801365a:	f858 2b04 	ldr.w	r2, [r8], #4
 801365e:	f8d1 c000 	ldr.w	ip, [r1]
 8013662:	fa1f fe82 	uxth.w	lr, r2
 8013666:	fa1f f38c 	uxth.w	r3, ip
 801366a:	eba3 030e 	sub.w	r3, r3, lr
 801366e:	4403      	add	r3, r0
 8013670:	0c12      	lsrs	r2, r2, #16
 8013672:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013676:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801367a:	b29b      	uxth	r3, r3
 801367c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013680:	45c1      	cmp	r9, r8
 8013682:	f841 3b04 	str.w	r3, [r1], #4
 8013686:	ea4f 4022 	mov.w	r0, r2, asr #16
 801368a:	d2e6      	bcs.n	801365a <quorem+0xa4>
 801368c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013690:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013694:	b922      	cbnz	r2, 80136a0 <quorem+0xea>
 8013696:	3b04      	subs	r3, #4
 8013698:	429d      	cmp	r5, r3
 801369a:	461a      	mov	r2, r3
 801369c:	d30b      	bcc.n	80136b6 <quorem+0x100>
 801369e:	613c      	str	r4, [r7, #16]
 80136a0:	3601      	adds	r6, #1
 80136a2:	4630      	mov	r0, r6
 80136a4:	b003      	add	sp, #12
 80136a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136aa:	6812      	ldr	r2, [r2, #0]
 80136ac:	3b04      	subs	r3, #4
 80136ae:	2a00      	cmp	r2, #0
 80136b0:	d1cb      	bne.n	801364a <quorem+0x94>
 80136b2:	3c01      	subs	r4, #1
 80136b4:	e7c6      	b.n	8013644 <quorem+0x8e>
 80136b6:	6812      	ldr	r2, [r2, #0]
 80136b8:	3b04      	subs	r3, #4
 80136ba:	2a00      	cmp	r2, #0
 80136bc:	d1ef      	bne.n	801369e <quorem+0xe8>
 80136be:	3c01      	subs	r4, #1
 80136c0:	e7ea      	b.n	8013698 <quorem+0xe2>
 80136c2:	2000      	movs	r0, #0
 80136c4:	e7ee      	b.n	80136a4 <quorem+0xee>
	...

080136c8 <_dtoa_r>:
 80136c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136cc:	69c7      	ldr	r7, [r0, #28]
 80136ce:	b099      	sub	sp, #100	@ 0x64
 80136d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80136d4:	ec55 4b10 	vmov	r4, r5, d0
 80136d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80136da:	9109      	str	r1, [sp, #36]	@ 0x24
 80136dc:	4683      	mov	fp, r0
 80136de:	920e      	str	r2, [sp, #56]	@ 0x38
 80136e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80136e2:	b97f      	cbnz	r7, 8013704 <_dtoa_r+0x3c>
 80136e4:	2010      	movs	r0, #16
 80136e6:	f000 fdfd 	bl	80142e4 <malloc>
 80136ea:	4602      	mov	r2, r0
 80136ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80136f0:	b920      	cbnz	r0, 80136fc <_dtoa_r+0x34>
 80136f2:	4ba7      	ldr	r3, [pc, #668]	@ (8013990 <_dtoa_r+0x2c8>)
 80136f4:	21ef      	movs	r1, #239	@ 0xef
 80136f6:	48a7      	ldr	r0, [pc, #668]	@ (8013994 <_dtoa_r+0x2cc>)
 80136f8:	f001 fe16 	bl	8015328 <__assert_func>
 80136fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013700:	6007      	str	r7, [r0, #0]
 8013702:	60c7      	str	r7, [r0, #12]
 8013704:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013708:	6819      	ldr	r1, [r3, #0]
 801370a:	b159      	cbz	r1, 8013724 <_dtoa_r+0x5c>
 801370c:	685a      	ldr	r2, [r3, #4]
 801370e:	604a      	str	r2, [r1, #4]
 8013710:	2301      	movs	r3, #1
 8013712:	4093      	lsls	r3, r2
 8013714:	608b      	str	r3, [r1, #8]
 8013716:	4658      	mov	r0, fp
 8013718:	f000 feda 	bl	80144d0 <_Bfree>
 801371c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013720:	2200      	movs	r2, #0
 8013722:	601a      	str	r2, [r3, #0]
 8013724:	1e2b      	subs	r3, r5, #0
 8013726:	bfb9      	ittee	lt
 8013728:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801372c:	9303      	strlt	r3, [sp, #12]
 801372e:	2300      	movge	r3, #0
 8013730:	6033      	strge	r3, [r6, #0]
 8013732:	9f03      	ldr	r7, [sp, #12]
 8013734:	4b98      	ldr	r3, [pc, #608]	@ (8013998 <_dtoa_r+0x2d0>)
 8013736:	bfbc      	itt	lt
 8013738:	2201      	movlt	r2, #1
 801373a:	6032      	strlt	r2, [r6, #0]
 801373c:	43bb      	bics	r3, r7
 801373e:	d112      	bne.n	8013766 <_dtoa_r+0x9e>
 8013740:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013742:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013746:	6013      	str	r3, [r2, #0]
 8013748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801374c:	4323      	orrs	r3, r4
 801374e:	f000 854d 	beq.w	80141ec <_dtoa_r+0xb24>
 8013752:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013754:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80139ac <_dtoa_r+0x2e4>
 8013758:	2b00      	cmp	r3, #0
 801375a:	f000 854f 	beq.w	80141fc <_dtoa_r+0xb34>
 801375e:	f10a 0303 	add.w	r3, sl, #3
 8013762:	f000 bd49 	b.w	80141f8 <_dtoa_r+0xb30>
 8013766:	ed9d 7b02 	vldr	d7, [sp, #8]
 801376a:	2200      	movs	r2, #0
 801376c:	ec51 0b17 	vmov	r0, r1, d7
 8013770:	2300      	movs	r3, #0
 8013772:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8013776:	f7ed f9cf 	bl	8000b18 <__aeabi_dcmpeq>
 801377a:	4680      	mov	r8, r0
 801377c:	b158      	cbz	r0, 8013796 <_dtoa_r+0xce>
 801377e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013780:	2301      	movs	r3, #1
 8013782:	6013      	str	r3, [r2, #0]
 8013784:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013786:	b113      	cbz	r3, 801378e <_dtoa_r+0xc6>
 8013788:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801378a:	4b84      	ldr	r3, [pc, #528]	@ (801399c <_dtoa_r+0x2d4>)
 801378c:	6013      	str	r3, [r2, #0]
 801378e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80139b0 <_dtoa_r+0x2e8>
 8013792:	f000 bd33 	b.w	80141fc <_dtoa_r+0xb34>
 8013796:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801379a:	aa16      	add	r2, sp, #88	@ 0x58
 801379c:	a917      	add	r1, sp, #92	@ 0x5c
 801379e:	4658      	mov	r0, fp
 80137a0:	f001 f980 	bl	8014aa4 <__d2b>
 80137a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80137a8:	4681      	mov	r9, r0
 80137aa:	2e00      	cmp	r6, #0
 80137ac:	d077      	beq.n	801389e <_dtoa_r+0x1d6>
 80137ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80137b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80137b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80137b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80137bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80137c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80137c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80137c8:	4619      	mov	r1, r3
 80137ca:	2200      	movs	r2, #0
 80137cc:	4b74      	ldr	r3, [pc, #464]	@ (80139a0 <_dtoa_r+0x2d8>)
 80137ce:	f7ec fd83 	bl	80002d8 <__aeabi_dsub>
 80137d2:	a369      	add	r3, pc, #420	@ (adr r3, 8013978 <_dtoa_r+0x2b0>)
 80137d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d8:	f7ec ff36 	bl	8000648 <__aeabi_dmul>
 80137dc:	a368      	add	r3, pc, #416	@ (adr r3, 8013980 <_dtoa_r+0x2b8>)
 80137de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137e2:	f7ec fd7b 	bl	80002dc <__adddf3>
 80137e6:	4604      	mov	r4, r0
 80137e8:	4630      	mov	r0, r6
 80137ea:	460d      	mov	r5, r1
 80137ec:	f7ec fec2 	bl	8000574 <__aeabi_i2d>
 80137f0:	a365      	add	r3, pc, #404	@ (adr r3, 8013988 <_dtoa_r+0x2c0>)
 80137f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137f6:	f7ec ff27 	bl	8000648 <__aeabi_dmul>
 80137fa:	4602      	mov	r2, r0
 80137fc:	460b      	mov	r3, r1
 80137fe:	4620      	mov	r0, r4
 8013800:	4629      	mov	r1, r5
 8013802:	f7ec fd6b 	bl	80002dc <__adddf3>
 8013806:	4604      	mov	r4, r0
 8013808:	460d      	mov	r5, r1
 801380a:	f7ed f9cd 	bl	8000ba8 <__aeabi_d2iz>
 801380e:	2200      	movs	r2, #0
 8013810:	4607      	mov	r7, r0
 8013812:	2300      	movs	r3, #0
 8013814:	4620      	mov	r0, r4
 8013816:	4629      	mov	r1, r5
 8013818:	f7ed f988 	bl	8000b2c <__aeabi_dcmplt>
 801381c:	b140      	cbz	r0, 8013830 <_dtoa_r+0x168>
 801381e:	4638      	mov	r0, r7
 8013820:	f7ec fea8 	bl	8000574 <__aeabi_i2d>
 8013824:	4622      	mov	r2, r4
 8013826:	462b      	mov	r3, r5
 8013828:	f7ed f976 	bl	8000b18 <__aeabi_dcmpeq>
 801382c:	b900      	cbnz	r0, 8013830 <_dtoa_r+0x168>
 801382e:	3f01      	subs	r7, #1
 8013830:	2f16      	cmp	r7, #22
 8013832:	d851      	bhi.n	80138d8 <_dtoa_r+0x210>
 8013834:	4b5b      	ldr	r3, [pc, #364]	@ (80139a4 <_dtoa_r+0x2dc>)
 8013836:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801383a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801383e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013842:	f7ed f973 	bl	8000b2c <__aeabi_dcmplt>
 8013846:	2800      	cmp	r0, #0
 8013848:	d048      	beq.n	80138dc <_dtoa_r+0x214>
 801384a:	3f01      	subs	r7, #1
 801384c:	2300      	movs	r3, #0
 801384e:	9312      	str	r3, [sp, #72]	@ 0x48
 8013850:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013852:	1b9b      	subs	r3, r3, r6
 8013854:	1e5a      	subs	r2, r3, #1
 8013856:	bf44      	itt	mi
 8013858:	f1c3 0801 	rsbmi	r8, r3, #1
 801385c:	2300      	movmi	r3, #0
 801385e:	9208      	str	r2, [sp, #32]
 8013860:	bf54      	ite	pl
 8013862:	f04f 0800 	movpl.w	r8, #0
 8013866:	9308      	strmi	r3, [sp, #32]
 8013868:	2f00      	cmp	r7, #0
 801386a:	db39      	blt.n	80138e0 <_dtoa_r+0x218>
 801386c:	9b08      	ldr	r3, [sp, #32]
 801386e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8013870:	443b      	add	r3, r7
 8013872:	9308      	str	r3, [sp, #32]
 8013874:	2300      	movs	r3, #0
 8013876:	930a      	str	r3, [sp, #40]	@ 0x28
 8013878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801387a:	2b09      	cmp	r3, #9
 801387c:	d864      	bhi.n	8013948 <_dtoa_r+0x280>
 801387e:	2b05      	cmp	r3, #5
 8013880:	bfc4      	itt	gt
 8013882:	3b04      	subgt	r3, #4
 8013884:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8013886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013888:	f1a3 0302 	sub.w	r3, r3, #2
 801388c:	bfcc      	ite	gt
 801388e:	2400      	movgt	r4, #0
 8013890:	2401      	movle	r4, #1
 8013892:	2b03      	cmp	r3, #3
 8013894:	d863      	bhi.n	801395e <_dtoa_r+0x296>
 8013896:	e8df f003 	tbb	[pc, r3]
 801389a:	372a      	.short	0x372a
 801389c:	5535      	.short	0x5535
 801389e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80138a2:	441e      	add	r6, r3
 80138a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80138a8:	2b20      	cmp	r3, #32
 80138aa:	bfc1      	itttt	gt
 80138ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80138b0:	409f      	lslgt	r7, r3
 80138b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80138b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80138ba:	bfd6      	itet	le
 80138bc:	f1c3 0320 	rsble	r3, r3, #32
 80138c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80138c4:	fa04 f003 	lslle.w	r0, r4, r3
 80138c8:	f7ec fe44 	bl	8000554 <__aeabi_ui2d>
 80138cc:	2201      	movs	r2, #1
 80138ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80138d2:	3e01      	subs	r6, #1
 80138d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80138d6:	e777      	b.n	80137c8 <_dtoa_r+0x100>
 80138d8:	2301      	movs	r3, #1
 80138da:	e7b8      	b.n	801384e <_dtoa_r+0x186>
 80138dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80138de:	e7b7      	b.n	8013850 <_dtoa_r+0x188>
 80138e0:	427b      	negs	r3, r7
 80138e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80138e4:	2300      	movs	r3, #0
 80138e6:	eba8 0807 	sub.w	r8, r8, r7
 80138ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80138ec:	e7c4      	b.n	8013878 <_dtoa_r+0x1b0>
 80138ee:	2300      	movs	r3, #0
 80138f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80138f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	dc35      	bgt.n	8013964 <_dtoa_r+0x29c>
 80138f8:	2301      	movs	r3, #1
 80138fa:	9300      	str	r3, [sp, #0]
 80138fc:	9307      	str	r3, [sp, #28]
 80138fe:	461a      	mov	r2, r3
 8013900:	920e      	str	r2, [sp, #56]	@ 0x38
 8013902:	e00b      	b.n	801391c <_dtoa_r+0x254>
 8013904:	2301      	movs	r3, #1
 8013906:	e7f3      	b.n	80138f0 <_dtoa_r+0x228>
 8013908:	2300      	movs	r3, #0
 801390a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801390c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801390e:	18fb      	adds	r3, r7, r3
 8013910:	9300      	str	r3, [sp, #0]
 8013912:	3301      	adds	r3, #1
 8013914:	2b01      	cmp	r3, #1
 8013916:	9307      	str	r3, [sp, #28]
 8013918:	bfb8      	it	lt
 801391a:	2301      	movlt	r3, #1
 801391c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8013920:	2100      	movs	r1, #0
 8013922:	2204      	movs	r2, #4
 8013924:	f102 0514 	add.w	r5, r2, #20
 8013928:	429d      	cmp	r5, r3
 801392a:	d91f      	bls.n	801396c <_dtoa_r+0x2a4>
 801392c:	6041      	str	r1, [r0, #4]
 801392e:	4658      	mov	r0, fp
 8013930:	f000 fd8e 	bl	8014450 <_Balloc>
 8013934:	4682      	mov	sl, r0
 8013936:	2800      	cmp	r0, #0
 8013938:	d13c      	bne.n	80139b4 <_dtoa_r+0x2ec>
 801393a:	4b1b      	ldr	r3, [pc, #108]	@ (80139a8 <_dtoa_r+0x2e0>)
 801393c:	4602      	mov	r2, r0
 801393e:	f240 11af 	movw	r1, #431	@ 0x1af
 8013942:	e6d8      	b.n	80136f6 <_dtoa_r+0x2e>
 8013944:	2301      	movs	r3, #1
 8013946:	e7e0      	b.n	801390a <_dtoa_r+0x242>
 8013948:	2401      	movs	r4, #1
 801394a:	2300      	movs	r3, #0
 801394c:	9309      	str	r3, [sp, #36]	@ 0x24
 801394e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013950:	f04f 33ff 	mov.w	r3, #4294967295
 8013954:	9300      	str	r3, [sp, #0]
 8013956:	9307      	str	r3, [sp, #28]
 8013958:	2200      	movs	r2, #0
 801395a:	2312      	movs	r3, #18
 801395c:	e7d0      	b.n	8013900 <_dtoa_r+0x238>
 801395e:	2301      	movs	r3, #1
 8013960:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013962:	e7f5      	b.n	8013950 <_dtoa_r+0x288>
 8013964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013966:	9300      	str	r3, [sp, #0]
 8013968:	9307      	str	r3, [sp, #28]
 801396a:	e7d7      	b.n	801391c <_dtoa_r+0x254>
 801396c:	3101      	adds	r1, #1
 801396e:	0052      	lsls	r2, r2, #1
 8013970:	e7d8      	b.n	8013924 <_dtoa_r+0x25c>
 8013972:	bf00      	nop
 8013974:	f3af 8000 	nop.w
 8013978:	636f4361 	.word	0x636f4361
 801397c:	3fd287a7 	.word	0x3fd287a7
 8013980:	8b60c8b3 	.word	0x8b60c8b3
 8013984:	3fc68a28 	.word	0x3fc68a28
 8013988:	509f79fb 	.word	0x509f79fb
 801398c:	3fd34413 	.word	0x3fd34413
 8013990:	080244bd 	.word	0x080244bd
 8013994:	080244d4 	.word	0x080244d4
 8013998:	7ff00000 	.word	0x7ff00000
 801399c:	0802448d 	.word	0x0802448d
 80139a0:	3ff80000 	.word	0x3ff80000
 80139a4:	080245d0 	.word	0x080245d0
 80139a8:	0802452c 	.word	0x0802452c
 80139ac:	080244b9 	.word	0x080244b9
 80139b0:	0802448c 	.word	0x0802448c
 80139b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80139b8:	6018      	str	r0, [r3, #0]
 80139ba:	9b07      	ldr	r3, [sp, #28]
 80139bc:	2b0e      	cmp	r3, #14
 80139be:	f200 80a4 	bhi.w	8013b0a <_dtoa_r+0x442>
 80139c2:	2c00      	cmp	r4, #0
 80139c4:	f000 80a1 	beq.w	8013b0a <_dtoa_r+0x442>
 80139c8:	2f00      	cmp	r7, #0
 80139ca:	dd33      	ble.n	8013a34 <_dtoa_r+0x36c>
 80139cc:	4bad      	ldr	r3, [pc, #692]	@ (8013c84 <_dtoa_r+0x5bc>)
 80139ce:	f007 020f 	and.w	r2, r7, #15
 80139d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80139d6:	ed93 7b00 	vldr	d7, [r3]
 80139da:	05f8      	lsls	r0, r7, #23
 80139dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80139e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80139e4:	d516      	bpl.n	8013a14 <_dtoa_r+0x34c>
 80139e6:	4ba8      	ldr	r3, [pc, #672]	@ (8013c88 <_dtoa_r+0x5c0>)
 80139e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80139ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80139f0:	f7ec ff54 	bl	800089c <__aeabi_ddiv>
 80139f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80139f8:	f004 040f 	and.w	r4, r4, #15
 80139fc:	2603      	movs	r6, #3
 80139fe:	4da2      	ldr	r5, [pc, #648]	@ (8013c88 <_dtoa_r+0x5c0>)
 8013a00:	b954      	cbnz	r4, 8013a18 <_dtoa_r+0x350>
 8013a02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013a06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a0a:	f7ec ff47 	bl	800089c <__aeabi_ddiv>
 8013a0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a12:	e028      	b.n	8013a66 <_dtoa_r+0x39e>
 8013a14:	2602      	movs	r6, #2
 8013a16:	e7f2      	b.n	80139fe <_dtoa_r+0x336>
 8013a18:	07e1      	lsls	r1, r4, #31
 8013a1a:	d508      	bpl.n	8013a2e <_dtoa_r+0x366>
 8013a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013a24:	f7ec fe10 	bl	8000648 <__aeabi_dmul>
 8013a28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013a2c:	3601      	adds	r6, #1
 8013a2e:	1064      	asrs	r4, r4, #1
 8013a30:	3508      	adds	r5, #8
 8013a32:	e7e5      	b.n	8013a00 <_dtoa_r+0x338>
 8013a34:	f000 80d2 	beq.w	8013bdc <_dtoa_r+0x514>
 8013a38:	427c      	negs	r4, r7
 8013a3a:	4b92      	ldr	r3, [pc, #584]	@ (8013c84 <_dtoa_r+0x5bc>)
 8013a3c:	4d92      	ldr	r5, [pc, #584]	@ (8013c88 <_dtoa_r+0x5c0>)
 8013a3e:	f004 020f 	and.w	r2, r4, #15
 8013a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013a4e:	f7ec fdfb 	bl	8000648 <__aeabi_dmul>
 8013a52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a56:	1124      	asrs	r4, r4, #4
 8013a58:	2300      	movs	r3, #0
 8013a5a:	2602      	movs	r6, #2
 8013a5c:	2c00      	cmp	r4, #0
 8013a5e:	f040 80b2 	bne.w	8013bc6 <_dtoa_r+0x4fe>
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d1d3      	bne.n	8013a0e <_dtoa_r+0x346>
 8013a66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013a68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	f000 80b7 	beq.w	8013be0 <_dtoa_r+0x518>
 8013a72:	4b86      	ldr	r3, [pc, #536]	@ (8013c8c <_dtoa_r+0x5c4>)
 8013a74:	2200      	movs	r2, #0
 8013a76:	4620      	mov	r0, r4
 8013a78:	4629      	mov	r1, r5
 8013a7a:	f7ed f857 	bl	8000b2c <__aeabi_dcmplt>
 8013a7e:	2800      	cmp	r0, #0
 8013a80:	f000 80ae 	beq.w	8013be0 <_dtoa_r+0x518>
 8013a84:	9b07      	ldr	r3, [sp, #28]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	f000 80aa 	beq.w	8013be0 <_dtoa_r+0x518>
 8013a8c:	9b00      	ldr	r3, [sp, #0]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	dd37      	ble.n	8013b02 <_dtoa_r+0x43a>
 8013a92:	1e7b      	subs	r3, r7, #1
 8013a94:	9304      	str	r3, [sp, #16]
 8013a96:	4620      	mov	r0, r4
 8013a98:	4b7d      	ldr	r3, [pc, #500]	@ (8013c90 <_dtoa_r+0x5c8>)
 8013a9a:	2200      	movs	r2, #0
 8013a9c:	4629      	mov	r1, r5
 8013a9e:	f7ec fdd3 	bl	8000648 <__aeabi_dmul>
 8013aa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013aa6:	9c00      	ldr	r4, [sp, #0]
 8013aa8:	3601      	adds	r6, #1
 8013aaa:	4630      	mov	r0, r6
 8013aac:	f7ec fd62 	bl	8000574 <__aeabi_i2d>
 8013ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013ab4:	f7ec fdc8 	bl	8000648 <__aeabi_dmul>
 8013ab8:	4b76      	ldr	r3, [pc, #472]	@ (8013c94 <_dtoa_r+0x5cc>)
 8013aba:	2200      	movs	r2, #0
 8013abc:	f7ec fc0e 	bl	80002dc <__adddf3>
 8013ac0:	4605      	mov	r5, r0
 8013ac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013ac6:	2c00      	cmp	r4, #0
 8013ac8:	f040 808d 	bne.w	8013be6 <_dtoa_r+0x51e>
 8013acc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013ad0:	4b71      	ldr	r3, [pc, #452]	@ (8013c98 <_dtoa_r+0x5d0>)
 8013ad2:	2200      	movs	r2, #0
 8013ad4:	f7ec fc00 	bl	80002d8 <__aeabi_dsub>
 8013ad8:	4602      	mov	r2, r0
 8013ada:	460b      	mov	r3, r1
 8013adc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013ae0:	462a      	mov	r2, r5
 8013ae2:	4633      	mov	r3, r6
 8013ae4:	f7ed f840 	bl	8000b68 <__aeabi_dcmpgt>
 8013ae8:	2800      	cmp	r0, #0
 8013aea:	f040 828b 	bne.w	8014004 <_dtoa_r+0x93c>
 8013aee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013af2:	462a      	mov	r2, r5
 8013af4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013af8:	f7ed f818 	bl	8000b2c <__aeabi_dcmplt>
 8013afc:	2800      	cmp	r0, #0
 8013afe:	f040 8128 	bne.w	8013d52 <_dtoa_r+0x68a>
 8013b02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8013b06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8013b0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	f2c0 815a 	blt.w	8013dc6 <_dtoa_r+0x6fe>
 8013b12:	2f0e      	cmp	r7, #14
 8013b14:	f300 8157 	bgt.w	8013dc6 <_dtoa_r+0x6fe>
 8013b18:	4b5a      	ldr	r3, [pc, #360]	@ (8013c84 <_dtoa_r+0x5bc>)
 8013b1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013b1e:	ed93 7b00 	vldr	d7, [r3]
 8013b22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	ed8d 7b00 	vstr	d7, [sp]
 8013b2a:	da03      	bge.n	8013b34 <_dtoa_r+0x46c>
 8013b2c:	9b07      	ldr	r3, [sp, #28]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	f340 8101 	ble.w	8013d36 <_dtoa_r+0x66e>
 8013b34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013b38:	4656      	mov	r6, sl
 8013b3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013b3e:	4620      	mov	r0, r4
 8013b40:	4629      	mov	r1, r5
 8013b42:	f7ec feab 	bl	800089c <__aeabi_ddiv>
 8013b46:	f7ed f82f 	bl	8000ba8 <__aeabi_d2iz>
 8013b4a:	4680      	mov	r8, r0
 8013b4c:	f7ec fd12 	bl	8000574 <__aeabi_i2d>
 8013b50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013b54:	f7ec fd78 	bl	8000648 <__aeabi_dmul>
 8013b58:	4602      	mov	r2, r0
 8013b5a:	460b      	mov	r3, r1
 8013b5c:	4620      	mov	r0, r4
 8013b5e:	4629      	mov	r1, r5
 8013b60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013b64:	f7ec fbb8 	bl	80002d8 <__aeabi_dsub>
 8013b68:	f806 4b01 	strb.w	r4, [r6], #1
 8013b6c:	9d07      	ldr	r5, [sp, #28]
 8013b6e:	eba6 040a 	sub.w	r4, r6, sl
 8013b72:	42a5      	cmp	r5, r4
 8013b74:	4602      	mov	r2, r0
 8013b76:	460b      	mov	r3, r1
 8013b78:	f040 8117 	bne.w	8013daa <_dtoa_r+0x6e2>
 8013b7c:	f7ec fbae 	bl	80002dc <__adddf3>
 8013b80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013b84:	4604      	mov	r4, r0
 8013b86:	460d      	mov	r5, r1
 8013b88:	f7ec ffee 	bl	8000b68 <__aeabi_dcmpgt>
 8013b8c:	2800      	cmp	r0, #0
 8013b8e:	f040 80f9 	bne.w	8013d84 <_dtoa_r+0x6bc>
 8013b92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013b96:	4620      	mov	r0, r4
 8013b98:	4629      	mov	r1, r5
 8013b9a:	f7ec ffbd 	bl	8000b18 <__aeabi_dcmpeq>
 8013b9e:	b118      	cbz	r0, 8013ba8 <_dtoa_r+0x4e0>
 8013ba0:	f018 0f01 	tst.w	r8, #1
 8013ba4:	f040 80ee 	bne.w	8013d84 <_dtoa_r+0x6bc>
 8013ba8:	4649      	mov	r1, r9
 8013baa:	4658      	mov	r0, fp
 8013bac:	f000 fc90 	bl	80144d0 <_Bfree>
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	7033      	strb	r3, [r6, #0]
 8013bb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013bb6:	3701      	adds	r7, #1
 8013bb8:	601f      	str	r7, [r3, #0]
 8013bba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	f000 831d 	beq.w	80141fc <_dtoa_r+0xb34>
 8013bc2:	601e      	str	r6, [r3, #0]
 8013bc4:	e31a      	b.n	80141fc <_dtoa_r+0xb34>
 8013bc6:	07e2      	lsls	r2, r4, #31
 8013bc8:	d505      	bpl.n	8013bd6 <_dtoa_r+0x50e>
 8013bca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013bce:	f7ec fd3b 	bl	8000648 <__aeabi_dmul>
 8013bd2:	3601      	adds	r6, #1
 8013bd4:	2301      	movs	r3, #1
 8013bd6:	1064      	asrs	r4, r4, #1
 8013bd8:	3508      	adds	r5, #8
 8013bda:	e73f      	b.n	8013a5c <_dtoa_r+0x394>
 8013bdc:	2602      	movs	r6, #2
 8013bde:	e742      	b.n	8013a66 <_dtoa_r+0x39e>
 8013be0:	9c07      	ldr	r4, [sp, #28]
 8013be2:	9704      	str	r7, [sp, #16]
 8013be4:	e761      	b.n	8013aaa <_dtoa_r+0x3e2>
 8013be6:	4b27      	ldr	r3, [pc, #156]	@ (8013c84 <_dtoa_r+0x5bc>)
 8013be8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013bea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013bee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013bf2:	4454      	add	r4, sl
 8013bf4:	2900      	cmp	r1, #0
 8013bf6:	d053      	beq.n	8013ca0 <_dtoa_r+0x5d8>
 8013bf8:	4928      	ldr	r1, [pc, #160]	@ (8013c9c <_dtoa_r+0x5d4>)
 8013bfa:	2000      	movs	r0, #0
 8013bfc:	f7ec fe4e 	bl	800089c <__aeabi_ddiv>
 8013c00:	4633      	mov	r3, r6
 8013c02:	462a      	mov	r2, r5
 8013c04:	f7ec fb68 	bl	80002d8 <__aeabi_dsub>
 8013c08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013c0c:	4656      	mov	r6, sl
 8013c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c12:	f7ec ffc9 	bl	8000ba8 <__aeabi_d2iz>
 8013c16:	4605      	mov	r5, r0
 8013c18:	f7ec fcac 	bl	8000574 <__aeabi_i2d>
 8013c1c:	4602      	mov	r2, r0
 8013c1e:	460b      	mov	r3, r1
 8013c20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c24:	f7ec fb58 	bl	80002d8 <__aeabi_dsub>
 8013c28:	3530      	adds	r5, #48	@ 0x30
 8013c2a:	4602      	mov	r2, r0
 8013c2c:	460b      	mov	r3, r1
 8013c2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013c32:	f806 5b01 	strb.w	r5, [r6], #1
 8013c36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013c3a:	f7ec ff77 	bl	8000b2c <__aeabi_dcmplt>
 8013c3e:	2800      	cmp	r0, #0
 8013c40:	d171      	bne.n	8013d26 <_dtoa_r+0x65e>
 8013c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013c46:	4911      	ldr	r1, [pc, #68]	@ (8013c8c <_dtoa_r+0x5c4>)
 8013c48:	2000      	movs	r0, #0
 8013c4a:	f7ec fb45 	bl	80002d8 <__aeabi_dsub>
 8013c4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013c52:	f7ec ff6b 	bl	8000b2c <__aeabi_dcmplt>
 8013c56:	2800      	cmp	r0, #0
 8013c58:	f040 8095 	bne.w	8013d86 <_dtoa_r+0x6be>
 8013c5c:	42a6      	cmp	r6, r4
 8013c5e:	f43f af50 	beq.w	8013b02 <_dtoa_r+0x43a>
 8013c62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8013c66:	4b0a      	ldr	r3, [pc, #40]	@ (8013c90 <_dtoa_r+0x5c8>)
 8013c68:	2200      	movs	r2, #0
 8013c6a:	f7ec fced 	bl	8000648 <__aeabi_dmul>
 8013c6e:	4b08      	ldr	r3, [pc, #32]	@ (8013c90 <_dtoa_r+0x5c8>)
 8013c70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013c74:	2200      	movs	r2, #0
 8013c76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c7a:	f7ec fce5 	bl	8000648 <__aeabi_dmul>
 8013c7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c82:	e7c4      	b.n	8013c0e <_dtoa_r+0x546>
 8013c84:	080245d0 	.word	0x080245d0
 8013c88:	080245a8 	.word	0x080245a8
 8013c8c:	3ff00000 	.word	0x3ff00000
 8013c90:	40240000 	.word	0x40240000
 8013c94:	401c0000 	.word	0x401c0000
 8013c98:	40140000 	.word	0x40140000
 8013c9c:	3fe00000 	.word	0x3fe00000
 8013ca0:	4631      	mov	r1, r6
 8013ca2:	4628      	mov	r0, r5
 8013ca4:	f7ec fcd0 	bl	8000648 <__aeabi_dmul>
 8013ca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013cac:	9415      	str	r4, [sp, #84]	@ 0x54
 8013cae:	4656      	mov	r6, sl
 8013cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013cb4:	f7ec ff78 	bl	8000ba8 <__aeabi_d2iz>
 8013cb8:	4605      	mov	r5, r0
 8013cba:	f7ec fc5b 	bl	8000574 <__aeabi_i2d>
 8013cbe:	4602      	mov	r2, r0
 8013cc0:	460b      	mov	r3, r1
 8013cc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013cc6:	f7ec fb07 	bl	80002d8 <__aeabi_dsub>
 8013cca:	3530      	adds	r5, #48	@ 0x30
 8013ccc:	f806 5b01 	strb.w	r5, [r6], #1
 8013cd0:	4602      	mov	r2, r0
 8013cd2:	460b      	mov	r3, r1
 8013cd4:	42a6      	cmp	r6, r4
 8013cd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013cda:	f04f 0200 	mov.w	r2, #0
 8013cde:	d124      	bne.n	8013d2a <_dtoa_r+0x662>
 8013ce0:	4bac      	ldr	r3, [pc, #688]	@ (8013f94 <_dtoa_r+0x8cc>)
 8013ce2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8013ce6:	f7ec faf9 	bl	80002dc <__adddf3>
 8013cea:	4602      	mov	r2, r0
 8013cec:	460b      	mov	r3, r1
 8013cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013cf2:	f7ec ff39 	bl	8000b68 <__aeabi_dcmpgt>
 8013cf6:	2800      	cmp	r0, #0
 8013cf8:	d145      	bne.n	8013d86 <_dtoa_r+0x6be>
 8013cfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013cfe:	49a5      	ldr	r1, [pc, #660]	@ (8013f94 <_dtoa_r+0x8cc>)
 8013d00:	2000      	movs	r0, #0
 8013d02:	f7ec fae9 	bl	80002d8 <__aeabi_dsub>
 8013d06:	4602      	mov	r2, r0
 8013d08:	460b      	mov	r3, r1
 8013d0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013d0e:	f7ec ff0d 	bl	8000b2c <__aeabi_dcmplt>
 8013d12:	2800      	cmp	r0, #0
 8013d14:	f43f aef5 	beq.w	8013b02 <_dtoa_r+0x43a>
 8013d18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8013d1a:	1e73      	subs	r3, r6, #1
 8013d1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8013d1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013d22:	2b30      	cmp	r3, #48	@ 0x30
 8013d24:	d0f8      	beq.n	8013d18 <_dtoa_r+0x650>
 8013d26:	9f04      	ldr	r7, [sp, #16]
 8013d28:	e73e      	b.n	8013ba8 <_dtoa_r+0x4e0>
 8013d2a:	4b9b      	ldr	r3, [pc, #620]	@ (8013f98 <_dtoa_r+0x8d0>)
 8013d2c:	f7ec fc8c 	bl	8000648 <__aeabi_dmul>
 8013d30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013d34:	e7bc      	b.n	8013cb0 <_dtoa_r+0x5e8>
 8013d36:	d10c      	bne.n	8013d52 <_dtoa_r+0x68a>
 8013d38:	4b98      	ldr	r3, [pc, #608]	@ (8013f9c <_dtoa_r+0x8d4>)
 8013d3a:	2200      	movs	r2, #0
 8013d3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013d40:	f7ec fc82 	bl	8000648 <__aeabi_dmul>
 8013d44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013d48:	f7ec ff04 	bl	8000b54 <__aeabi_dcmpge>
 8013d4c:	2800      	cmp	r0, #0
 8013d4e:	f000 8157 	beq.w	8014000 <_dtoa_r+0x938>
 8013d52:	2400      	movs	r4, #0
 8013d54:	4625      	mov	r5, r4
 8013d56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d58:	43db      	mvns	r3, r3
 8013d5a:	9304      	str	r3, [sp, #16]
 8013d5c:	4656      	mov	r6, sl
 8013d5e:	2700      	movs	r7, #0
 8013d60:	4621      	mov	r1, r4
 8013d62:	4658      	mov	r0, fp
 8013d64:	f000 fbb4 	bl	80144d0 <_Bfree>
 8013d68:	2d00      	cmp	r5, #0
 8013d6a:	d0dc      	beq.n	8013d26 <_dtoa_r+0x65e>
 8013d6c:	b12f      	cbz	r7, 8013d7a <_dtoa_r+0x6b2>
 8013d6e:	42af      	cmp	r7, r5
 8013d70:	d003      	beq.n	8013d7a <_dtoa_r+0x6b2>
 8013d72:	4639      	mov	r1, r7
 8013d74:	4658      	mov	r0, fp
 8013d76:	f000 fbab 	bl	80144d0 <_Bfree>
 8013d7a:	4629      	mov	r1, r5
 8013d7c:	4658      	mov	r0, fp
 8013d7e:	f000 fba7 	bl	80144d0 <_Bfree>
 8013d82:	e7d0      	b.n	8013d26 <_dtoa_r+0x65e>
 8013d84:	9704      	str	r7, [sp, #16]
 8013d86:	4633      	mov	r3, r6
 8013d88:	461e      	mov	r6, r3
 8013d8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013d8e:	2a39      	cmp	r2, #57	@ 0x39
 8013d90:	d107      	bne.n	8013da2 <_dtoa_r+0x6da>
 8013d92:	459a      	cmp	sl, r3
 8013d94:	d1f8      	bne.n	8013d88 <_dtoa_r+0x6c0>
 8013d96:	9a04      	ldr	r2, [sp, #16]
 8013d98:	3201      	adds	r2, #1
 8013d9a:	9204      	str	r2, [sp, #16]
 8013d9c:	2230      	movs	r2, #48	@ 0x30
 8013d9e:	f88a 2000 	strb.w	r2, [sl]
 8013da2:	781a      	ldrb	r2, [r3, #0]
 8013da4:	3201      	adds	r2, #1
 8013da6:	701a      	strb	r2, [r3, #0]
 8013da8:	e7bd      	b.n	8013d26 <_dtoa_r+0x65e>
 8013daa:	4b7b      	ldr	r3, [pc, #492]	@ (8013f98 <_dtoa_r+0x8d0>)
 8013dac:	2200      	movs	r2, #0
 8013dae:	f7ec fc4b 	bl	8000648 <__aeabi_dmul>
 8013db2:	2200      	movs	r2, #0
 8013db4:	2300      	movs	r3, #0
 8013db6:	4604      	mov	r4, r0
 8013db8:	460d      	mov	r5, r1
 8013dba:	f7ec fead 	bl	8000b18 <__aeabi_dcmpeq>
 8013dbe:	2800      	cmp	r0, #0
 8013dc0:	f43f aebb 	beq.w	8013b3a <_dtoa_r+0x472>
 8013dc4:	e6f0      	b.n	8013ba8 <_dtoa_r+0x4e0>
 8013dc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013dc8:	2a00      	cmp	r2, #0
 8013dca:	f000 80db 	beq.w	8013f84 <_dtoa_r+0x8bc>
 8013dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013dd0:	2a01      	cmp	r2, #1
 8013dd2:	f300 80bf 	bgt.w	8013f54 <_dtoa_r+0x88c>
 8013dd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013dd8:	2a00      	cmp	r2, #0
 8013dda:	f000 80b7 	beq.w	8013f4c <_dtoa_r+0x884>
 8013dde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013de2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013de4:	4646      	mov	r6, r8
 8013de6:	9a08      	ldr	r2, [sp, #32]
 8013de8:	2101      	movs	r1, #1
 8013dea:	441a      	add	r2, r3
 8013dec:	4658      	mov	r0, fp
 8013dee:	4498      	add	r8, r3
 8013df0:	9208      	str	r2, [sp, #32]
 8013df2:	f000 fc21 	bl	8014638 <__i2b>
 8013df6:	4605      	mov	r5, r0
 8013df8:	b15e      	cbz	r6, 8013e12 <_dtoa_r+0x74a>
 8013dfa:	9b08      	ldr	r3, [sp, #32]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	dd08      	ble.n	8013e12 <_dtoa_r+0x74a>
 8013e00:	42b3      	cmp	r3, r6
 8013e02:	9a08      	ldr	r2, [sp, #32]
 8013e04:	bfa8      	it	ge
 8013e06:	4633      	movge	r3, r6
 8013e08:	eba8 0803 	sub.w	r8, r8, r3
 8013e0c:	1af6      	subs	r6, r6, r3
 8013e0e:	1ad3      	subs	r3, r2, r3
 8013e10:	9308      	str	r3, [sp, #32]
 8013e12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e14:	b1f3      	cbz	r3, 8013e54 <_dtoa_r+0x78c>
 8013e16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	f000 80b7 	beq.w	8013f8c <_dtoa_r+0x8c4>
 8013e1e:	b18c      	cbz	r4, 8013e44 <_dtoa_r+0x77c>
 8013e20:	4629      	mov	r1, r5
 8013e22:	4622      	mov	r2, r4
 8013e24:	4658      	mov	r0, fp
 8013e26:	f000 fcc7 	bl	80147b8 <__pow5mult>
 8013e2a:	464a      	mov	r2, r9
 8013e2c:	4601      	mov	r1, r0
 8013e2e:	4605      	mov	r5, r0
 8013e30:	4658      	mov	r0, fp
 8013e32:	f000 fc17 	bl	8014664 <__multiply>
 8013e36:	4649      	mov	r1, r9
 8013e38:	9004      	str	r0, [sp, #16]
 8013e3a:	4658      	mov	r0, fp
 8013e3c:	f000 fb48 	bl	80144d0 <_Bfree>
 8013e40:	9b04      	ldr	r3, [sp, #16]
 8013e42:	4699      	mov	r9, r3
 8013e44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e46:	1b1a      	subs	r2, r3, r4
 8013e48:	d004      	beq.n	8013e54 <_dtoa_r+0x78c>
 8013e4a:	4649      	mov	r1, r9
 8013e4c:	4658      	mov	r0, fp
 8013e4e:	f000 fcb3 	bl	80147b8 <__pow5mult>
 8013e52:	4681      	mov	r9, r0
 8013e54:	2101      	movs	r1, #1
 8013e56:	4658      	mov	r0, fp
 8013e58:	f000 fbee 	bl	8014638 <__i2b>
 8013e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013e5e:	4604      	mov	r4, r0
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	f000 81cf 	beq.w	8014204 <_dtoa_r+0xb3c>
 8013e66:	461a      	mov	r2, r3
 8013e68:	4601      	mov	r1, r0
 8013e6a:	4658      	mov	r0, fp
 8013e6c:	f000 fca4 	bl	80147b8 <__pow5mult>
 8013e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e72:	2b01      	cmp	r3, #1
 8013e74:	4604      	mov	r4, r0
 8013e76:	f300 8095 	bgt.w	8013fa4 <_dtoa_r+0x8dc>
 8013e7a:	9b02      	ldr	r3, [sp, #8]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	f040 8087 	bne.w	8013f90 <_dtoa_r+0x8c8>
 8013e82:	9b03      	ldr	r3, [sp, #12]
 8013e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	f040 8089 	bne.w	8013fa0 <_dtoa_r+0x8d8>
 8013e8e:	9b03      	ldr	r3, [sp, #12]
 8013e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013e94:	0d1b      	lsrs	r3, r3, #20
 8013e96:	051b      	lsls	r3, r3, #20
 8013e98:	b12b      	cbz	r3, 8013ea6 <_dtoa_r+0x7de>
 8013e9a:	9b08      	ldr	r3, [sp, #32]
 8013e9c:	3301      	adds	r3, #1
 8013e9e:	9308      	str	r3, [sp, #32]
 8013ea0:	f108 0801 	add.w	r8, r8, #1
 8013ea4:	2301      	movs	r3, #1
 8013ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8013ea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	f000 81b0 	beq.w	8014210 <_dtoa_r+0xb48>
 8013eb0:	6923      	ldr	r3, [r4, #16]
 8013eb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013eb6:	6918      	ldr	r0, [r3, #16]
 8013eb8:	f000 fb72 	bl	80145a0 <__hi0bits>
 8013ebc:	f1c0 0020 	rsb	r0, r0, #32
 8013ec0:	9b08      	ldr	r3, [sp, #32]
 8013ec2:	4418      	add	r0, r3
 8013ec4:	f010 001f 	ands.w	r0, r0, #31
 8013ec8:	d077      	beq.n	8013fba <_dtoa_r+0x8f2>
 8013eca:	f1c0 0320 	rsb	r3, r0, #32
 8013ece:	2b04      	cmp	r3, #4
 8013ed0:	dd6b      	ble.n	8013faa <_dtoa_r+0x8e2>
 8013ed2:	9b08      	ldr	r3, [sp, #32]
 8013ed4:	f1c0 001c 	rsb	r0, r0, #28
 8013ed8:	4403      	add	r3, r0
 8013eda:	4480      	add	r8, r0
 8013edc:	4406      	add	r6, r0
 8013ede:	9308      	str	r3, [sp, #32]
 8013ee0:	f1b8 0f00 	cmp.w	r8, #0
 8013ee4:	dd05      	ble.n	8013ef2 <_dtoa_r+0x82a>
 8013ee6:	4649      	mov	r1, r9
 8013ee8:	4642      	mov	r2, r8
 8013eea:	4658      	mov	r0, fp
 8013eec:	f000 fcbe 	bl	801486c <__lshift>
 8013ef0:	4681      	mov	r9, r0
 8013ef2:	9b08      	ldr	r3, [sp, #32]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	dd05      	ble.n	8013f04 <_dtoa_r+0x83c>
 8013ef8:	4621      	mov	r1, r4
 8013efa:	461a      	mov	r2, r3
 8013efc:	4658      	mov	r0, fp
 8013efe:	f000 fcb5 	bl	801486c <__lshift>
 8013f02:	4604      	mov	r4, r0
 8013f04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d059      	beq.n	8013fbe <_dtoa_r+0x8f6>
 8013f0a:	4621      	mov	r1, r4
 8013f0c:	4648      	mov	r0, r9
 8013f0e:	f000 fd19 	bl	8014944 <__mcmp>
 8013f12:	2800      	cmp	r0, #0
 8013f14:	da53      	bge.n	8013fbe <_dtoa_r+0x8f6>
 8013f16:	1e7b      	subs	r3, r7, #1
 8013f18:	9304      	str	r3, [sp, #16]
 8013f1a:	4649      	mov	r1, r9
 8013f1c:	2300      	movs	r3, #0
 8013f1e:	220a      	movs	r2, #10
 8013f20:	4658      	mov	r0, fp
 8013f22:	f000 faf7 	bl	8014514 <__multadd>
 8013f26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013f28:	4681      	mov	r9, r0
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	f000 8172 	beq.w	8014214 <_dtoa_r+0xb4c>
 8013f30:	2300      	movs	r3, #0
 8013f32:	4629      	mov	r1, r5
 8013f34:	220a      	movs	r2, #10
 8013f36:	4658      	mov	r0, fp
 8013f38:	f000 faec 	bl	8014514 <__multadd>
 8013f3c:	9b00      	ldr	r3, [sp, #0]
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	4605      	mov	r5, r0
 8013f42:	dc67      	bgt.n	8014014 <_dtoa_r+0x94c>
 8013f44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f46:	2b02      	cmp	r3, #2
 8013f48:	dc41      	bgt.n	8013fce <_dtoa_r+0x906>
 8013f4a:	e063      	b.n	8014014 <_dtoa_r+0x94c>
 8013f4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013f4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013f52:	e746      	b.n	8013de2 <_dtoa_r+0x71a>
 8013f54:	9b07      	ldr	r3, [sp, #28]
 8013f56:	1e5c      	subs	r4, r3, #1
 8013f58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f5a:	42a3      	cmp	r3, r4
 8013f5c:	bfbf      	itttt	lt
 8013f5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8013f60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8013f62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8013f64:	1ae3      	sublt	r3, r4, r3
 8013f66:	bfb4      	ite	lt
 8013f68:	18d2      	addlt	r2, r2, r3
 8013f6a:	1b1c      	subge	r4, r3, r4
 8013f6c:	9b07      	ldr	r3, [sp, #28]
 8013f6e:	bfbc      	itt	lt
 8013f70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8013f72:	2400      	movlt	r4, #0
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	bfb5      	itete	lt
 8013f78:	eba8 0603 	sublt.w	r6, r8, r3
 8013f7c:	9b07      	ldrge	r3, [sp, #28]
 8013f7e:	2300      	movlt	r3, #0
 8013f80:	4646      	movge	r6, r8
 8013f82:	e730      	b.n	8013de6 <_dtoa_r+0x71e>
 8013f84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013f86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8013f88:	4646      	mov	r6, r8
 8013f8a:	e735      	b.n	8013df8 <_dtoa_r+0x730>
 8013f8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f8e:	e75c      	b.n	8013e4a <_dtoa_r+0x782>
 8013f90:	2300      	movs	r3, #0
 8013f92:	e788      	b.n	8013ea6 <_dtoa_r+0x7de>
 8013f94:	3fe00000 	.word	0x3fe00000
 8013f98:	40240000 	.word	0x40240000
 8013f9c:	40140000 	.word	0x40140000
 8013fa0:	9b02      	ldr	r3, [sp, #8]
 8013fa2:	e780      	b.n	8013ea6 <_dtoa_r+0x7de>
 8013fa4:	2300      	movs	r3, #0
 8013fa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8013fa8:	e782      	b.n	8013eb0 <_dtoa_r+0x7e8>
 8013faa:	d099      	beq.n	8013ee0 <_dtoa_r+0x818>
 8013fac:	9a08      	ldr	r2, [sp, #32]
 8013fae:	331c      	adds	r3, #28
 8013fb0:	441a      	add	r2, r3
 8013fb2:	4498      	add	r8, r3
 8013fb4:	441e      	add	r6, r3
 8013fb6:	9208      	str	r2, [sp, #32]
 8013fb8:	e792      	b.n	8013ee0 <_dtoa_r+0x818>
 8013fba:	4603      	mov	r3, r0
 8013fbc:	e7f6      	b.n	8013fac <_dtoa_r+0x8e4>
 8013fbe:	9b07      	ldr	r3, [sp, #28]
 8013fc0:	9704      	str	r7, [sp, #16]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	dc20      	bgt.n	8014008 <_dtoa_r+0x940>
 8013fc6:	9300      	str	r3, [sp, #0]
 8013fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fca:	2b02      	cmp	r3, #2
 8013fcc:	dd1e      	ble.n	801400c <_dtoa_r+0x944>
 8013fce:	9b00      	ldr	r3, [sp, #0]
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	f47f aec0 	bne.w	8013d56 <_dtoa_r+0x68e>
 8013fd6:	4621      	mov	r1, r4
 8013fd8:	2205      	movs	r2, #5
 8013fda:	4658      	mov	r0, fp
 8013fdc:	f000 fa9a 	bl	8014514 <__multadd>
 8013fe0:	4601      	mov	r1, r0
 8013fe2:	4604      	mov	r4, r0
 8013fe4:	4648      	mov	r0, r9
 8013fe6:	f000 fcad 	bl	8014944 <__mcmp>
 8013fea:	2800      	cmp	r0, #0
 8013fec:	f77f aeb3 	ble.w	8013d56 <_dtoa_r+0x68e>
 8013ff0:	4656      	mov	r6, sl
 8013ff2:	2331      	movs	r3, #49	@ 0x31
 8013ff4:	f806 3b01 	strb.w	r3, [r6], #1
 8013ff8:	9b04      	ldr	r3, [sp, #16]
 8013ffa:	3301      	adds	r3, #1
 8013ffc:	9304      	str	r3, [sp, #16]
 8013ffe:	e6ae      	b.n	8013d5e <_dtoa_r+0x696>
 8014000:	9c07      	ldr	r4, [sp, #28]
 8014002:	9704      	str	r7, [sp, #16]
 8014004:	4625      	mov	r5, r4
 8014006:	e7f3      	b.n	8013ff0 <_dtoa_r+0x928>
 8014008:	9b07      	ldr	r3, [sp, #28]
 801400a:	9300      	str	r3, [sp, #0]
 801400c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801400e:	2b00      	cmp	r3, #0
 8014010:	f000 8104 	beq.w	801421c <_dtoa_r+0xb54>
 8014014:	2e00      	cmp	r6, #0
 8014016:	dd05      	ble.n	8014024 <_dtoa_r+0x95c>
 8014018:	4629      	mov	r1, r5
 801401a:	4632      	mov	r2, r6
 801401c:	4658      	mov	r0, fp
 801401e:	f000 fc25 	bl	801486c <__lshift>
 8014022:	4605      	mov	r5, r0
 8014024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014026:	2b00      	cmp	r3, #0
 8014028:	d05a      	beq.n	80140e0 <_dtoa_r+0xa18>
 801402a:	6869      	ldr	r1, [r5, #4]
 801402c:	4658      	mov	r0, fp
 801402e:	f000 fa0f 	bl	8014450 <_Balloc>
 8014032:	4606      	mov	r6, r0
 8014034:	b928      	cbnz	r0, 8014042 <_dtoa_r+0x97a>
 8014036:	4b84      	ldr	r3, [pc, #528]	@ (8014248 <_dtoa_r+0xb80>)
 8014038:	4602      	mov	r2, r0
 801403a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801403e:	f7ff bb5a 	b.w	80136f6 <_dtoa_r+0x2e>
 8014042:	692a      	ldr	r2, [r5, #16]
 8014044:	3202      	adds	r2, #2
 8014046:	0092      	lsls	r2, r2, #2
 8014048:	f105 010c 	add.w	r1, r5, #12
 801404c:	300c      	adds	r0, #12
 801404e:	f7ff faa4 	bl	801359a <memcpy>
 8014052:	2201      	movs	r2, #1
 8014054:	4631      	mov	r1, r6
 8014056:	4658      	mov	r0, fp
 8014058:	f000 fc08 	bl	801486c <__lshift>
 801405c:	f10a 0301 	add.w	r3, sl, #1
 8014060:	9307      	str	r3, [sp, #28]
 8014062:	9b00      	ldr	r3, [sp, #0]
 8014064:	4453      	add	r3, sl
 8014066:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014068:	9b02      	ldr	r3, [sp, #8]
 801406a:	f003 0301 	and.w	r3, r3, #1
 801406e:	462f      	mov	r7, r5
 8014070:	930a      	str	r3, [sp, #40]	@ 0x28
 8014072:	4605      	mov	r5, r0
 8014074:	9b07      	ldr	r3, [sp, #28]
 8014076:	4621      	mov	r1, r4
 8014078:	3b01      	subs	r3, #1
 801407a:	4648      	mov	r0, r9
 801407c:	9300      	str	r3, [sp, #0]
 801407e:	f7ff fa9a 	bl	80135b6 <quorem>
 8014082:	4639      	mov	r1, r7
 8014084:	9002      	str	r0, [sp, #8]
 8014086:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801408a:	4648      	mov	r0, r9
 801408c:	f000 fc5a 	bl	8014944 <__mcmp>
 8014090:	462a      	mov	r2, r5
 8014092:	9008      	str	r0, [sp, #32]
 8014094:	4621      	mov	r1, r4
 8014096:	4658      	mov	r0, fp
 8014098:	f000 fc70 	bl	801497c <__mdiff>
 801409c:	68c2      	ldr	r2, [r0, #12]
 801409e:	4606      	mov	r6, r0
 80140a0:	bb02      	cbnz	r2, 80140e4 <_dtoa_r+0xa1c>
 80140a2:	4601      	mov	r1, r0
 80140a4:	4648      	mov	r0, r9
 80140a6:	f000 fc4d 	bl	8014944 <__mcmp>
 80140aa:	4602      	mov	r2, r0
 80140ac:	4631      	mov	r1, r6
 80140ae:	4658      	mov	r0, fp
 80140b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80140b2:	f000 fa0d 	bl	80144d0 <_Bfree>
 80140b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80140b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80140ba:	9e07      	ldr	r6, [sp, #28]
 80140bc:	ea43 0102 	orr.w	r1, r3, r2
 80140c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80140c2:	4319      	orrs	r1, r3
 80140c4:	d110      	bne.n	80140e8 <_dtoa_r+0xa20>
 80140c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80140ca:	d029      	beq.n	8014120 <_dtoa_r+0xa58>
 80140cc:	9b08      	ldr	r3, [sp, #32]
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	dd02      	ble.n	80140d8 <_dtoa_r+0xa10>
 80140d2:	9b02      	ldr	r3, [sp, #8]
 80140d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80140d8:	9b00      	ldr	r3, [sp, #0]
 80140da:	f883 8000 	strb.w	r8, [r3]
 80140de:	e63f      	b.n	8013d60 <_dtoa_r+0x698>
 80140e0:	4628      	mov	r0, r5
 80140e2:	e7bb      	b.n	801405c <_dtoa_r+0x994>
 80140e4:	2201      	movs	r2, #1
 80140e6:	e7e1      	b.n	80140ac <_dtoa_r+0x9e4>
 80140e8:	9b08      	ldr	r3, [sp, #32]
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	db04      	blt.n	80140f8 <_dtoa_r+0xa30>
 80140ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80140f0:	430b      	orrs	r3, r1
 80140f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80140f4:	430b      	orrs	r3, r1
 80140f6:	d120      	bne.n	801413a <_dtoa_r+0xa72>
 80140f8:	2a00      	cmp	r2, #0
 80140fa:	dded      	ble.n	80140d8 <_dtoa_r+0xa10>
 80140fc:	4649      	mov	r1, r9
 80140fe:	2201      	movs	r2, #1
 8014100:	4658      	mov	r0, fp
 8014102:	f000 fbb3 	bl	801486c <__lshift>
 8014106:	4621      	mov	r1, r4
 8014108:	4681      	mov	r9, r0
 801410a:	f000 fc1b 	bl	8014944 <__mcmp>
 801410e:	2800      	cmp	r0, #0
 8014110:	dc03      	bgt.n	801411a <_dtoa_r+0xa52>
 8014112:	d1e1      	bne.n	80140d8 <_dtoa_r+0xa10>
 8014114:	f018 0f01 	tst.w	r8, #1
 8014118:	d0de      	beq.n	80140d8 <_dtoa_r+0xa10>
 801411a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801411e:	d1d8      	bne.n	80140d2 <_dtoa_r+0xa0a>
 8014120:	9a00      	ldr	r2, [sp, #0]
 8014122:	2339      	movs	r3, #57	@ 0x39
 8014124:	7013      	strb	r3, [r2, #0]
 8014126:	4633      	mov	r3, r6
 8014128:	461e      	mov	r6, r3
 801412a:	3b01      	subs	r3, #1
 801412c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014130:	2a39      	cmp	r2, #57	@ 0x39
 8014132:	d052      	beq.n	80141da <_dtoa_r+0xb12>
 8014134:	3201      	adds	r2, #1
 8014136:	701a      	strb	r2, [r3, #0]
 8014138:	e612      	b.n	8013d60 <_dtoa_r+0x698>
 801413a:	2a00      	cmp	r2, #0
 801413c:	dd07      	ble.n	801414e <_dtoa_r+0xa86>
 801413e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014142:	d0ed      	beq.n	8014120 <_dtoa_r+0xa58>
 8014144:	9a00      	ldr	r2, [sp, #0]
 8014146:	f108 0301 	add.w	r3, r8, #1
 801414a:	7013      	strb	r3, [r2, #0]
 801414c:	e608      	b.n	8013d60 <_dtoa_r+0x698>
 801414e:	9b07      	ldr	r3, [sp, #28]
 8014150:	9a07      	ldr	r2, [sp, #28]
 8014152:	f803 8c01 	strb.w	r8, [r3, #-1]
 8014156:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014158:	4293      	cmp	r3, r2
 801415a:	d028      	beq.n	80141ae <_dtoa_r+0xae6>
 801415c:	4649      	mov	r1, r9
 801415e:	2300      	movs	r3, #0
 8014160:	220a      	movs	r2, #10
 8014162:	4658      	mov	r0, fp
 8014164:	f000 f9d6 	bl	8014514 <__multadd>
 8014168:	42af      	cmp	r7, r5
 801416a:	4681      	mov	r9, r0
 801416c:	f04f 0300 	mov.w	r3, #0
 8014170:	f04f 020a 	mov.w	r2, #10
 8014174:	4639      	mov	r1, r7
 8014176:	4658      	mov	r0, fp
 8014178:	d107      	bne.n	801418a <_dtoa_r+0xac2>
 801417a:	f000 f9cb 	bl	8014514 <__multadd>
 801417e:	4607      	mov	r7, r0
 8014180:	4605      	mov	r5, r0
 8014182:	9b07      	ldr	r3, [sp, #28]
 8014184:	3301      	adds	r3, #1
 8014186:	9307      	str	r3, [sp, #28]
 8014188:	e774      	b.n	8014074 <_dtoa_r+0x9ac>
 801418a:	f000 f9c3 	bl	8014514 <__multadd>
 801418e:	4629      	mov	r1, r5
 8014190:	4607      	mov	r7, r0
 8014192:	2300      	movs	r3, #0
 8014194:	220a      	movs	r2, #10
 8014196:	4658      	mov	r0, fp
 8014198:	f000 f9bc 	bl	8014514 <__multadd>
 801419c:	4605      	mov	r5, r0
 801419e:	e7f0      	b.n	8014182 <_dtoa_r+0xaba>
 80141a0:	9b00      	ldr	r3, [sp, #0]
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	bfcc      	ite	gt
 80141a6:	461e      	movgt	r6, r3
 80141a8:	2601      	movle	r6, #1
 80141aa:	4456      	add	r6, sl
 80141ac:	2700      	movs	r7, #0
 80141ae:	4649      	mov	r1, r9
 80141b0:	2201      	movs	r2, #1
 80141b2:	4658      	mov	r0, fp
 80141b4:	f000 fb5a 	bl	801486c <__lshift>
 80141b8:	4621      	mov	r1, r4
 80141ba:	4681      	mov	r9, r0
 80141bc:	f000 fbc2 	bl	8014944 <__mcmp>
 80141c0:	2800      	cmp	r0, #0
 80141c2:	dcb0      	bgt.n	8014126 <_dtoa_r+0xa5e>
 80141c4:	d102      	bne.n	80141cc <_dtoa_r+0xb04>
 80141c6:	f018 0f01 	tst.w	r8, #1
 80141ca:	d1ac      	bne.n	8014126 <_dtoa_r+0xa5e>
 80141cc:	4633      	mov	r3, r6
 80141ce:	461e      	mov	r6, r3
 80141d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80141d4:	2a30      	cmp	r2, #48	@ 0x30
 80141d6:	d0fa      	beq.n	80141ce <_dtoa_r+0xb06>
 80141d8:	e5c2      	b.n	8013d60 <_dtoa_r+0x698>
 80141da:	459a      	cmp	sl, r3
 80141dc:	d1a4      	bne.n	8014128 <_dtoa_r+0xa60>
 80141de:	9b04      	ldr	r3, [sp, #16]
 80141e0:	3301      	adds	r3, #1
 80141e2:	9304      	str	r3, [sp, #16]
 80141e4:	2331      	movs	r3, #49	@ 0x31
 80141e6:	f88a 3000 	strb.w	r3, [sl]
 80141ea:	e5b9      	b.n	8013d60 <_dtoa_r+0x698>
 80141ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80141ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801424c <_dtoa_r+0xb84>
 80141f2:	b11b      	cbz	r3, 80141fc <_dtoa_r+0xb34>
 80141f4:	f10a 0308 	add.w	r3, sl, #8
 80141f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80141fa:	6013      	str	r3, [r2, #0]
 80141fc:	4650      	mov	r0, sl
 80141fe:	b019      	add	sp, #100	@ 0x64
 8014200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014206:	2b01      	cmp	r3, #1
 8014208:	f77f ae37 	ble.w	8013e7a <_dtoa_r+0x7b2>
 801420c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801420e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014210:	2001      	movs	r0, #1
 8014212:	e655      	b.n	8013ec0 <_dtoa_r+0x7f8>
 8014214:	9b00      	ldr	r3, [sp, #0]
 8014216:	2b00      	cmp	r3, #0
 8014218:	f77f aed6 	ble.w	8013fc8 <_dtoa_r+0x900>
 801421c:	4656      	mov	r6, sl
 801421e:	4621      	mov	r1, r4
 8014220:	4648      	mov	r0, r9
 8014222:	f7ff f9c8 	bl	80135b6 <quorem>
 8014226:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801422a:	f806 8b01 	strb.w	r8, [r6], #1
 801422e:	9b00      	ldr	r3, [sp, #0]
 8014230:	eba6 020a 	sub.w	r2, r6, sl
 8014234:	4293      	cmp	r3, r2
 8014236:	ddb3      	ble.n	80141a0 <_dtoa_r+0xad8>
 8014238:	4649      	mov	r1, r9
 801423a:	2300      	movs	r3, #0
 801423c:	220a      	movs	r2, #10
 801423e:	4658      	mov	r0, fp
 8014240:	f000 f968 	bl	8014514 <__multadd>
 8014244:	4681      	mov	r9, r0
 8014246:	e7ea      	b.n	801421e <_dtoa_r+0xb56>
 8014248:	0802452c 	.word	0x0802452c
 801424c:	080244b0 	.word	0x080244b0

08014250 <_free_r>:
 8014250:	b538      	push	{r3, r4, r5, lr}
 8014252:	4605      	mov	r5, r0
 8014254:	2900      	cmp	r1, #0
 8014256:	d041      	beq.n	80142dc <_free_r+0x8c>
 8014258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801425c:	1f0c      	subs	r4, r1, #4
 801425e:	2b00      	cmp	r3, #0
 8014260:	bfb8      	it	lt
 8014262:	18e4      	addlt	r4, r4, r3
 8014264:	f000 f8e8 	bl	8014438 <__malloc_lock>
 8014268:	4a1d      	ldr	r2, [pc, #116]	@ (80142e0 <_free_r+0x90>)
 801426a:	6813      	ldr	r3, [r2, #0]
 801426c:	b933      	cbnz	r3, 801427c <_free_r+0x2c>
 801426e:	6063      	str	r3, [r4, #4]
 8014270:	6014      	str	r4, [r2, #0]
 8014272:	4628      	mov	r0, r5
 8014274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014278:	f000 b8e4 	b.w	8014444 <__malloc_unlock>
 801427c:	42a3      	cmp	r3, r4
 801427e:	d908      	bls.n	8014292 <_free_r+0x42>
 8014280:	6820      	ldr	r0, [r4, #0]
 8014282:	1821      	adds	r1, r4, r0
 8014284:	428b      	cmp	r3, r1
 8014286:	bf01      	itttt	eq
 8014288:	6819      	ldreq	r1, [r3, #0]
 801428a:	685b      	ldreq	r3, [r3, #4]
 801428c:	1809      	addeq	r1, r1, r0
 801428e:	6021      	streq	r1, [r4, #0]
 8014290:	e7ed      	b.n	801426e <_free_r+0x1e>
 8014292:	461a      	mov	r2, r3
 8014294:	685b      	ldr	r3, [r3, #4]
 8014296:	b10b      	cbz	r3, 801429c <_free_r+0x4c>
 8014298:	42a3      	cmp	r3, r4
 801429a:	d9fa      	bls.n	8014292 <_free_r+0x42>
 801429c:	6811      	ldr	r1, [r2, #0]
 801429e:	1850      	adds	r0, r2, r1
 80142a0:	42a0      	cmp	r0, r4
 80142a2:	d10b      	bne.n	80142bc <_free_r+0x6c>
 80142a4:	6820      	ldr	r0, [r4, #0]
 80142a6:	4401      	add	r1, r0
 80142a8:	1850      	adds	r0, r2, r1
 80142aa:	4283      	cmp	r3, r0
 80142ac:	6011      	str	r1, [r2, #0]
 80142ae:	d1e0      	bne.n	8014272 <_free_r+0x22>
 80142b0:	6818      	ldr	r0, [r3, #0]
 80142b2:	685b      	ldr	r3, [r3, #4]
 80142b4:	6053      	str	r3, [r2, #4]
 80142b6:	4408      	add	r0, r1
 80142b8:	6010      	str	r0, [r2, #0]
 80142ba:	e7da      	b.n	8014272 <_free_r+0x22>
 80142bc:	d902      	bls.n	80142c4 <_free_r+0x74>
 80142be:	230c      	movs	r3, #12
 80142c0:	602b      	str	r3, [r5, #0]
 80142c2:	e7d6      	b.n	8014272 <_free_r+0x22>
 80142c4:	6820      	ldr	r0, [r4, #0]
 80142c6:	1821      	adds	r1, r4, r0
 80142c8:	428b      	cmp	r3, r1
 80142ca:	bf04      	itt	eq
 80142cc:	6819      	ldreq	r1, [r3, #0]
 80142ce:	685b      	ldreq	r3, [r3, #4]
 80142d0:	6063      	str	r3, [r4, #4]
 80142d2:	bf04      	itt	eq
 80142d4:	1809      	addeq	r1, r1, r0
 80142d6:	6021      	streq	r1, [r4, #0]
 80142d8:	6054      	str	r4, [r2, #4]
 80142da:	e7ca      	b.n	8014272 <_free_r+0x22>
 80142dc:	bd38      	pop	{r3, r4, r5, pc}
 80142de:	bf00      	nop
 80142e0:	200091f0 	.word	0x200091f0

080142e4 <malloc>:
 80142e4:	4b02      	ldr	r3, [pc, #8]	@ (80142f0 <malloc+0xc>)
 80142e6:	4601      	mov	r1, r0
 80142e8:	6818      	ldr	r0, [r3, #0]
 80142ea:	f000 b825 	b.w	8014338 <_malloc_r>
 80142ee:	bf00      	nop
 80142f0:	20000198 	.word	0x20000198

080142f4 <sbrk_aligned>:
 80142f4:	b570      	push	{r4, r5, r6, lr}
 80142f6:	4e0f      	ldr	r6, [pc, #60]	@ (8014334 <sbrk_aligned+0x40>)
 80142f8:	460c      	mov	r4, r1
 80142fa:	6831      	ldr	r1, [r6, #0]
 80142fc:	4605      	mov	r5, r0
 80142fe:	b911      	cbnz	r1, 8014306 <sbrk_aligned+0x12>
 8014300:	f001 f802 	bl	8015308 <_sbrk_r>
 8014304:	6030      	str	r0, [r6, #0]
 8014306:	4621      	mov	r1, r4
 8014308:	4628      	mov	r0, r5
 801430a:	f000 fffd 	bl	8015308 <_sbrk_r>
 801430e:	1c43      	adds	r3, r0, #1
 8014310:	d103      	bne.n	801431a <sbrk_aligned+0x26>
 8014312:	f04f 34ff 	mov.w	r4, #4294967295
 8014316:	4620      	mov	r0, r4
 8014318:	bd70      	pop	{r4, r5, r6, pc}
 801431a:	1cc4      	adds	r4, r0, #3
 801431c:	f024 0403 	bic.w	r4, r4, #3
 8014320:	42a0      	cmp	r0, r4
 8014322:	d0f8      	beq.n	8014316 <sbrk_aligned+0x22>
 8014324:	1a21      	subs	r1, r4, r0
 8014326:	4628      	mov	r0, r5
 8014328:	f000 ffee 	bl	8015308 <_sbrk_r>
 801432c:	3001      	adds	r0, #1
 801432e:	d1f2      	bne.n	8014316 <sbrk_aligned+0x22>
 8014330:	e7ef      	b.n	8014312 <sbrk_aligned+0x1e>
 8014332:	bf00      	nop
 8014334:	200091ec 	.word	0x200091ec

08014338 <_malloc_r>:
 8014338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801433c:	1ccd      	adds	r5, r1, #3
 801433e:	f025 0503 	bic.w	r5, r5, #3
 8014342:	3508      	adds	r5, #8
 8014344:	2d0c      	cmp	r5, #12
 8014346:	bf38      	it	cc
 8014348:	250c      	movcc	r5, #12
 801434a:	2d00      	cmp	r5, #0
 801434c:	4606      	mov	r6, r0
 801434e:	db01      	blt.n	8014354 <_malloc_r+0x1c>
 8014350:	42a9      	cmp	r1, r5
 8014352:	d904      	bls.n	801435e <_malloc_r+0x26>
 8014354:	230c      	movs	r3, #12
 8014356:	6033      	str	r3, [r6, #0]
 8014358:	2000      	movs	r0, #0
 801435a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801435e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014434 <_malloc_r+0xfc>
 8014362:	f000 f869 	bl	8014438 <__malloc_lock>
 8014366:	f8d8 3000 	ldr.w	r3, [r8]
 801436a:	461c      	mov	r4, r3
 801436c:	bb44      	cbnz	r4, 80143c0 <_malloc_r+0x88>
 801436e:	4629      	mov	r1, r5
 8014370:	4630      	mov	r0, r6
 8014372:	f7ff ffbf 	bl	80142f4 <sbrk_aligned>
 8014376:	1c43      	adds	r3, r0, #1
 8014378:	4604      	mov	r4, r0
 801437a:	d158      	bne.n	801442e <_malloc_r+0xf6>
 801437c:	f8d8 4000 	ldr.w	r4, [r8]
 8014380:	4627      	mov	r7, r4
 8014382:	2f00      	cmp	r7, #0
 8014384:	d143      	bne.n	801440e <_malloc_r+0xd6>
 8014386:	2c00      	cmp	r4, #0
 8014388:	d04b      	beq.n	8014422 <_malloc_r+0xea>
 801438a:	6823      	ldr	r3, [r4, #0]
 801438c:	4639      	mov	r1, r7
 801438e:	4630      	mov	r0, r6
 8014390:	eb04 0903 	add.w	r9, r4, r3
 8014394:	f000 ffb8 	bl	8015308 <_sbrk_r>
 8014398:	4581      	cmp	r9, r0
 801439a:	d142      	bne.n	8014422 <_malloc_r+0xea>
 801439c:	6821      	ldr	r1, [r4, #0]
 801439e:	1a6d      	subs	r5, r5, r1
 80143a0:	4629      	mov	r1, r5
 80143a2:	4630      	mov	r0, r6
 80143a4:	f7ff ffa6 	bl	80142f4 <sbrk_aligned>
 80143a8:	3001      	adds	r0, #1
 80143aa:	d03a      	beq.n	8014422 <_malloc_r+0xea>
 80143ac:	6823      	ldr	r3, [r4, #0]
 80143ae:	442b      	add	r3, r5
 80143b0:	6023      	str	r3, [r4, #0]
 80143b2:	f8d8 3000 	ldr.w	r3, [r8]
 80143b6:	685a      	ldr	r2, [r3, #4]
 80143b8:	bb62      	cbnz	r2, 8014414 <_malloc_r+0xdc>
 80143ba:	f8c8 7000 	str.w	r7, [r8]
 80143be:	e00f      	b.n	80143e0 <_malloc_r+0xa8>
 80143c0:	6822      	ldr	r2, [r4, #0]
 80143c2:	1b52      	subs	r2, r2, r5
 80143c4:	d420      	bmi.n	8014408 <_malloc_r+0xd0>
 80143c6:	2a0b      	cmp	r2, #11
 80143c8:	d917      	bls.n	80143fa <_malloc_r+0xc2>
 80143ca:	1961      	adds	r1, r4, r5
 80143cc:	42a3      	cmp	r3, r4
 80143ce:	6025      	str	r5, [r4, #0]
 80143d0:	bf18      	it	ne
 80143d2:	6059      	strne	r1, [r3, #4]
 80143d4:	6863      	ldr	r3, [r4, #4]
 80143d6:	bf08      	it	eq
 80143d8:	f8c8 1000 	streq.w	r1, [r8]
 80143dc:	5162      	str	r2, [r4, r5]
 80143de:	604b      	str	r3, [r1, #4]
 80143e0:	4630      	mov	r0, r6
 80143e2:	f000 f82f 	bl	8014444 <__malloc_unlock>
 80143e6:	f104 000b 	add.w	r0, r4, #11
 80143ea:	1d23      	adds	r3, r4, #4
 80143ec:	f020 0007 	bic.w	r0, r0, #7
 80143f0:	1ac2      	subs	r2, r0, r3
 80143f2:	bf1c      	itt	ne
 80143f4:	1a1b      	subne	r3, r3, r0
 80143f6:	50a3      	strne	r3, [r4, r2]
 80143f8:	e7af      	b.n	801435a <_malloc_r+0x22>
 80143fa:	6862      	ldr	r2, [r4, #4]
 80143fc:	42a3      	cmp	r3, r4
 80143fe:	bf0c      	ite	eq
 8014400:	f8c8 2000 	streq.w	r2, [r8]
 8014404:	605a      	strne	r2, [r3, #4]
 8014406:	e7eb      	b.n	80143e0 <_malloc_r+0xa8>
 8014408:	4623      	mov	r3, r4
 801440a:	6864      	ldr	r4, [r4, #4]
 801440c:	e7ae      	b.n	801436c <_malloc_r+0x34>
 801440e:	463c      	mov	r4, r7
 8014410:	687f      	ldr	r7, [r7, #4]
 8014412:	e7b6      	b.n	8014382 <_malloc_r+0x4a>
 8014414:	461a      	mov	r2, r3
 8014416:	685b      	ldr	r3, [r3, #4]
 8014418:	42a3      	cmp	r3, r4
 801441a:	d1fb      	bne.n	8014414 <_malloc_r+0xdc>
 801441c:	2300      	movs	r3, #0
 801441e:	6053      	str	r3, [r2, #4]
 8014420:	e7de      	b.n	80143e0 <_malloc_r+0xa8>
 8014422:	230c      	movs	r3, #12
 8014424:	6033      	str	r3, [r6, #0]
 8014426:	4630      	mov	r0, r6
 8014428:	f000 f80c 	bl	8014444 <__malloc_unlock>
 801442c:	e794      	b.n	8014358 <_malloc_r+0x20>
 801442e:	6005      	str	r5, [r0, #0]
 8014430:	e7d6      	b.n	80143e0 <_malloc_r+0xa8>
 8014432:	bf00      	nop
 8014434:	200091f0 	.word	0x200091f0

08014438 <__malloc_lock>:
 8014438:	4801      	ldr	r0, [pc, #4]	@ (8014440 <__malloc_lock+0x8>)
 801443a:	f7ff b8ac 	b.w	8013596 <__retarget_lock_acquire_recursive>
 801443e:	bf00      	nop
 8014440:	200091e8 	.word	0x200091e8

08014444 <__malloc_unlock>:
 8014444:	4801      	ldr	r0, [pc, #4]	@ (801444c <__malloc_unlock+0x8>)
 8014446:	f7ff b8a7 	b.w	8013598 <__retarget_lock_release_recursive>
 801444a:	bf00      	nop
 801444c:	200091e8 	.word	0x200091e8

08014450 <_Balloc>:
 8014450:	b570      	push	{r4, r5, r6, lr}
 8014452:	69c6      	ldr	r6, [r0, #28]
 8014454:	4604      	mov	r4, r0
 8014456:	460d      	mov	r5, r1
 8014458:	b976      	cbnz	r6, 8014478 <_Balloc+0x28>
 801445a:	2010      	movs	r0, #16
 801445c:	f7ff ff42 	bl	80142e4 <malloc>
 8014460:	4602      	mov	r2, r0
 8014462:	61e0      	str	r0, [r4, #28]
 8014464:	b920      	cbnz	r0, 8014470 <_Balloc+0x20>
 8014466:	4b18      	ldr	r3, [pc, #96]	@ (80144c8 <_Balloc+0x78>)
 8014468:	4818      	ldr	r0, [pc, #96]	@ (80144cc <_Balloc+0x7c>)
 801446a:	216b      	movs	r1, #107	@ 0x6b
 801446c:	f000 ff5c 	bl	8015328 <__assert_func>
 8014470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014474:	6006      	str	r6, [r0, #0]
 8014476:	60c6      	str	r6, [r0, #12]
 8014478:	69e6      	ldr	r6, [r4, #28]
 801447a:	68f3      	ldr	r3, [r6, #12]
 801447c:	b183      	cbz	r3, 80144a0 <_Balloc+0x50>
 801447e:	69e3      	ldr	r3, [r4, #28]
 8014480:	68db      	ldr	r3, [r3, #12]
 8014482:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014486:	b9b8      	cbnz	r0, 80144b8 <_Balloc+0x68>
 8014488:	2101      	movs	r1, #1
 801448a:	fa01 f605 	lsl.w	r6, r1, r5
 801448e:	1d72      	adds	r2, r6, #5
 8014490:	0092      	lsls	r2, r2, #2
 8014492:	4620      	mov	r0, r4
 8014494:	f000 ff66 	bl	8015364 <_calloc_r>
 8014498:	b160      	cbz	r0, 80144b4 <_Balloc+0x64>
 801449a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801449e:	e00e      	b.n	80144be <_Balloc+0x6e>
 80144a0:	2221      	movs	r2, #33	@ 0x21
 80144a2:	2104      	movs	r1, #4
 80144a4:	4620      	mov	r0, r4
 80144a6:	f000 ff5d 	bl	8015364 <_calloc_r>
 80144aa:	69e3      	ldr	r3, [r4, #28]
 80144ac:	60f0      	str	r0, [r6, #12]
 80144ae:	68db      	ldr	r3, [r3, #12]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d1e4      	bne.n	801447e <_Balloc+0x2e>
 80144b4:	2000      	movs	r0, #0
 80144b6:	bd70      	pop	{r4, r5, r6, pc}
 80144b8:	6802      	ldr	r2, [r0, #0]
 80144ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80144be:	2300      	movs	r3, #0
 80144c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80144c4:	e7f7      	b.n	80144b6 <_Balloc+0x66>
 80144c6:	bf00      	nop
 80144c8:	080244bd 	.word	0x080244bd
 80144cc:	0802453d 	.word	0x0802453d

080144d0 <_Bfree>:
 80144d0:	b570      	push	{r4, r5, r6, lr}
 80144d2:	69c6      	ldr	r6, [r0, #28]
 80144d4:	4605      	mov	r5, r0
 80144d6:	460c      	mov	r4, r1
 80144d8:	b976      	cbnz	r6, 80144f8 <_Bfree+0x28>
 80144da:	2010      	movs	r0, #16
 80144dc:	f7ff ff02 	bl	80142e4 <malloc>
 80144e0:	4602      	mov	r2, r0
 80144e2:	61e8      	str	r0, [r5, #28]
 80144e4:	b920      	cbnz	r0, 80144f0 <_Bfree+0x20>
 80144e6:	4b09      	ldr	r3, [pc, #36]	@ (801450c <_Bfree+0x3c>)
 80144e8:	4809      	ldr	r0, [pc, #36]	@ (8014510 <_Bfree+0x40>)
 80144ea:	218f      	movs	r1, #143	@ 0x8f
 80144ec:	f000 ff1c 	bl	8015328 <__assert_func>
 80144f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80144f4:	6006      	str	r6, [r0, #0]
 80144f6:	60c6      	str	r6, [r0, #12]
 80144f8:	b13c      	cbz	r4, 801450a <_Bfree+0x3a>
 80144fa:	69eb      	ldr	r3, [r5, #28]
 80144fc:	6862      	ldr	r2, [r4, #4]
 80144fe:	68db      	ldr	r3, [r3, #12]
 8014500:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014504:	6021      	str	r1, [r4, #0]
 8014506:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801450a:	bd70      	pop	{r4, r5, r6, pc}
 801450c:	080244bd 	.word	0x080244bd
 8014510:	0802453d 	.word	0x0802453d

08014514 <__multadd>:
 8014514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014518:	690d      	ldr	r5, [r1, #16]
 801451a:	4607      	mov	r7, r0
 801451c:	460c      	mov	r4, r1
 801451e:	461e      	mov	r6, r3
 8014520:	f101 0c14 	add.w	ip, r1, #20
 8014524:	2000      	movs	r0, #0
 8014526:	f8dc 3000 	ldr.w	r3, [ip]
 801452a:	b299      	uxth	r1, r3
 801452c:	fb02 6101 	mla	r1, r2, r1, r6
 8014530:	0c1e      	lsrs	r6, r3, #16
 8014532:	0c0b      	lsrs	r3, r1, #16
 8014534:	fb02 3306 	mla	r3, r2, r6, r3
 8014538:	b289      	uxth	r1, r1
 801453a:	3001      	adds	r0, #1
 801453c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014540:	4285      	cmp	r5, r0
 8014542:	f84c 1b04 	str.w	r1, [ip], #4
 8014546:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801454a:	dcec      	bgt.n	8014526 <__multadd+0x12>
 801454c:	b30e      	cbz	r6, 8014592 <__multadd+0x7e>
 801454e:	68a3      	ldr	r3, [r4, #8]
 8014550:	42ab      	cmp	r3, r5
 8014552:	dc19      	bgt.n	8014588 <__multadd+0x74>
 8014554:	6861      	ldr	r1, [r4, #4]
 8014556:	4638      	mov	r0, r7
 8014558:	3101      	adds	r1, #1
 801455a:	f7ff ff79 	bl	8014450 <_Balloc>
 801455e:	4680      	mov	r8, r0
 8014560:	b928      	cbnz	r0, 801456e <__multadd+0x5a>
 8014562:	4602      	mov	r2, r0
 8014564:	4b0c      	ldr	r3, [pc, #48]	@ (8014598 <__multadd+0x84>)
 8014566:	480d      	ldr	r0, [pc, #52]	@ (801459c <__multadd+0x88>)
 8014568:	21ba      	movs	r1, #186	@ 0xba
 801456a:	f000 fedd 	bl	8015328 <__assert_func>
 801456e:	6922      	ldr	r2, [r4, #16]
 8014570:	3202      	adds	r2, #2
 8014572:	f104 010c 	add.w	r1, r4, #12
 8014576:	0092      	lsls	r2, r2, #2
 8014578:	300c      	adds	r0, #12
 801457a:	f7ff f80e 	bl	801359a <memcpy>
 801457e:	4621      	mov	r1, r4
 8014580:	4638      	mov	r0, r7
 8014582:	f7ff ffa5 	bl	80144d0 <_Bfree>
 8014586:	4644      	mov	r4, r8
 8014588:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801458c:	3501      	adds	r5, #1
 801458e:	615e      	str	r6, [r3, #20]
 8014590:	6125      	str	r5, [r4, #16]
 8014592:	4620      	mov	r0, r4
 8014594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014598:	0802452c 	.word	0x0802452c
 801459c:	0802453d 	.word	0x0802453d

080145a0 <__hi0bits>:
 80145a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80145a4:	4603      	mov	r3, r0
 80145a6:	bf36      	itet	cc
 80145a8:	0403      	lslcc	r3, r0, #16
 80145aa:	2000      	movcs	r0, #0
 80145ac:	2010      	movcc	r0, #16
 80145ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80145b2:	bf3c      	itt	cc
 80145b4:	021b      	lslcc	r3, r3, #8
 80145b6:	3008      	addcc	r0, #8
 80145b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80145bc:	bf3c      	itt	cc
 80145be:	011b      	lslcc	r3, r3, #4
 80145c0:	3004      	addcc	r0, #4
 80145c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80145c6:	bf3c      	itt	cc
 80145c8:	009b      	lslcc	r3, r3, #2
 80145ca:	3002      	addcc	r0, #2
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	db05      	blt.n	80145dc <__hi0bits+0x3c>
 80145d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80145d4:	f100 0001 	add.w	r0, r0, #1
 80145d8:	bf08      	it	eq
 80145da:	2020      	moveq	r0, #32
 80145dc:	4770      	bx	lr

080145de <__lo0bits>:
 80145de:	6803      	ldr	r3, [r0, #0]
 80145e0:	4602      	mov	r2, r0
 80145e2:	f013 0007 	ands.w	r0, r3, #7
 80145e6:	d00b      	beq.n	8014600 <__lo0bits+0x22>
 80145e8:	07d9      	lsls	r1, r3, #31
 80145ea:	d421      	bmi.n	8014630 <__lo0bits+0x52>
 80145ec:	0798      	lsls	r0, r3, #30
 80145ee:	bf49      	itett	mi
 80145f0:	085b      	lsrmi	r3, r3, #1
 80145f2:	089b      	lsrpl	r3, r3, #2
 80145f4:	2001      	movmi	r0, #1
 80145f6:	6013      	strmi	r3, [r2, #0]
 80145f8:	bf5c      	itt	pl
 80145fa:	6013      	strpl	r3, [r2, #0]
 80145fc:	2002      	movpl	r0, #2
 80145fe:	4770      	bx	lr
 8014600:	b299      	uxth	r1, r3
 8014602:	b909      	cbnz	r1, 8014608 <__lo0bits+0x2a>
 8014604:	0c1b      	lsrs	r3, r3, #16
 8014606:	2010      	movs	r0, #16
 8014608:	b2d9      	uxtb	r1, r3
 801460a:	b909      	cbnz	r1, 8014610 <__lo0bits+0x32>
 801460c:	3008      	adds	r0, #8
 801460e:	0a1b      	lsrs	r3, r3, #8
 8014610:	0719      	lsls	r1, r3, #28
 8014612:	bf04      	itt	eq
 8014614:	091b      	lsreq	r3, r3, #4
 8014616:	3004      	addeq	r0, #4
 8014618:	0799      	lsls	r1, r3, #30
 801461a:	bf04      	itt	eq
 801461c:	089b      	lsreq	r3, r3, #2
 801461e:	3002      	addeq	r0, #2
 8014620:	07d9      	lsls	r1, r3, #31
 8014622:	d403      	bmi.n	801462c <__lo0bits+0x4e>
 8014624:	085b      	lsrs	r3, r3, #1
 8014626:	f100 0001 	add.w	r0, r0, #1
 801462a:	d003      	beq.n	8014634 <__lo0bits+0x56>
 801462c:	6013      	str	r3, [r2, #0]
 801462e:	4770      	bx	lr
 8014630:	2000      	movs	r0, #0
 8014632:	4770      	bx	lr
 8014634:	2020      	movs	r0, #32
 8014636:	4770      	bx	lr

08014638 <__i2b>:
 8014638:	b510      	push	{r4, lr}
 801463a:	460c      	mov	r4, r1
 801463c:	2101      	movs	r1, #1
 801463e:	f7ff ff07 	bl	8014450 <_Balloc>
 8014642:	4602      	mov	r2, r0
 8014644:	b928      	cbnz	r0, 8014652 <__i2b+0x1a>
 8014646:	4b05      	ldr	r3, [pc, #20]	@ (801465c <__i2b+0x24>)
 8014648:	4805      	ldr	r0, [pc, #20]	@ (8014660 <__i2b+0x28>)
 801464a:	f240 1145 	movw	r1, #325	@ 0x145
 801464e:	f000 fe6b 	bl	8015328 <__assert_func>
 8014652:	2301      	movs	r3, #1
 8014654:	6144      	str	r4, [r0, #20]
 8014656:	6103      	str	r3, [r0, #16]
 8014658:	bd10      	pop	{r4, pc}
 801465a:	bf00      	nop
 801465c:	0802452c 	.word	0x0802452c
 8014660:	0802453d 	.word	0x0802453d

08014664 <__multiply>:
 8014664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014668:	4614      	mov	r4, r2
 801466a:	690a      	ldr	r2, [r1, #16]
 801466c:	6923      	ldr	r3, [r4, #16]
 801466e:	429a      	cmp	r2, r3
 8014670:	bfa8      	it	ge
 8014672:	4623      	movge	r3, r4
 8014674:	460f      	mov	r7, r1
 8014676:	bfa4      	itt	ge
 8014678:	460c      	movge	r4, r1
 801467a:	461f      	movge	r7, r3
 801467c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8014680:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8014684:	68a3      	ldr	r3, [r4, #8]
 8014686:	6861      	ldr	r1, [r4, #4]
 8014688:	eb0a 0609 	add.w	r6, sl, r9
 801468c:	42b3      	cmp	r3, r6
 801468e:	b085      	sub	sp, #20
 8014690:	bfb8      	it	lt
 8014692:	3101      	addlt	r1, #1
 8014694:	f7ff fedc 	bl	8014450 <_Balloc>
 8014698:	b930      	cbnz	r0, 80146a8 <__multiply+0x44>
 801469a:	4602      	mov	r2, r0
 801469c:	4b44      	ldr	r3, [pc, #272]	@ (80147b0 <__multiply+0x14c>)
 801469e:	4845      	ldr	r0, [pc, #276]	@ (80147b4 <__multiply+0x150>)
 80146a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80146a4:	f000 fe40 	bl	8015328 <__assert_func>
 80146a8:	f100 0514 	add.w	r5, r0, #20
 80146ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80146b0:	462b      	mov	r3, r5
 80146b2:	2200      	movs	r2, #0
 80146b4:	4543      	cmp	r3, r8
 80146b6:	d321      	bcc.n	80146fc <__multiply+0x98>
 80146b8:	f107 0114 	add.w	r1, r7, #20
 80146bc:	f104 0214 	add.w	r2, r4, #20
 80146c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80146c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80146c8:	9302      	str	r3, [sp, #8]
 80146ca:	1b13      	subs	r3, r2, r4
 80146cc:	3b15      	subs	r3, #21
 80146ce:	f023 0303 	bic.w	r3, r3, #3
 80146d2:	3304      	adds	r3, #4
 80146d4:	f104 0715 	add.w	r7, r4, #21
 80146d8:	42ba      	cmp	r2, r7
 80146da:	bf38      	it	cc
 80146dc:	2304      	movcc	r3, #4
 80146de:	9301      	str	r3, [sp, #4]
 80146e0:	9b02      	ldr	r3, [sp, #8]
 80146e2:	9103      	str	r1, [sp, #12]
 80146e4:	428b      	cmp	r3, r1
 80146e6:	d80c      	bhi.n	8014702 <__multiply+0x9e>
 80146e8:	2e00      	cmp	r6, #0
 80146ea:	dd03      	ble.n	80146f4 <__multiply+0x90>
 80146ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d05b      	beq.n	80147ac <__multiply+0x148>
 80146f4:	6106      	str	r6, [r0, #16]
 80146f6:	b005      	add	sp, #20
 80146f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146fc:	f843 2b04 	str.w	r2, [r3], #4
 8014700:	e7d8      	b.n	80146b4 <__multiply+0x50>
 8014702:	f8b1 a000 	ldrh.w	sl, [r1]
 8014706:	f1ba 0f00 	cmp.w	sl, #0
 801470a:	d024      	beq.n	8014756 <__multiply+0xf2>
 801470c:	f104 0e14 	add.w	lr, r4, #20
 8014710:	46a9      	mov	r9, r5
 8014712:	f04f 0c00 	mov.w	ip, #0
 8014716:	f85e 7b04 	ldr.w	r7, [lr], #4
 801471a:	f8d9 3000 	ldr.w	r3, [r9]
 801471e:	fa1f fb87 	uxth.w	fp, r7
 8014722:	b29b      	uxth	r3, r3
 8014724:	fb0a 330b 	mla	r3, sl, fp, r3
 8014728:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801472c:	f8d9 7000 	ldr.w	r7, [r9]
 8014730:	4463      	add	r3, ip
 8014732:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014736:	fb0a c70b 	mla	r7, sl, fp, ip
 801473a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801473e:	b29b      	uxth	r3, r3
 8014740:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014744:	4572      	cmp	r2, lr
 8014746:	f849 3b04 	str.w	r3, [r9], #4
 801474a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801474e:	d8e2      	bhi.n	8014716 <__multiply+0xb2>
 8014750:	9b01      	ldr	r3, [sp, #4]
 8014752:	f845 c003 	str.w	ip, [r5, r3]
 8014756:	9b03      	ldr	r3, [sp, #12]
 8014758:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801475c:	3104      	adds	r1, #4
 801475e:	f1b9 0f00 	cmp.w	r9, #0
 8014762:	d021      	beq.n	80147a8 <__multiply+0x144>
 8014764:	682b      	ldr	r3, [r5, #0]
 8014766:	f104 0c14 	add.w	ip, r4, #20
 801476a:	46ae      	mov	lr, r5
 801476c:	f04f 0a00 	mov.w	sl, #0
 8014770:	f8bc b000 	ldrh.w	fp, [ip]
 8014774:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8014778:	fb09 770b 	mla	r7, r9, fp, r7
 801477c:	4457      	add	r7, sl
 801477e:	b29b      	uxth	r3, r3
 8014780:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014784:	f84e 3b04 	str.w	r3, [lr], #4
 8014788:	f85c 3b04 	ldr.w	r3, [ip], #4
 801478c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014790:	f8be 3000 	ldrh.w	r3, [lr]
 8014794:	fb09 330a 	mla	r3, r9, sl, r3
 8014798:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801479c:	4562      	cmp	r2, ip
 801479e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80147a2:	d8e5      	bhi.n	8014770 <__multiply+0x10c>
 80147a4:	9f01      	ldr	r7, [sp, #4]
 80147a6:	51eb      	str	r3, [r5, r7]
 80147a8:	3504      	adds	r5, #4
 80147aa:	e799      	b.n	80146e0 <__multiply+0x7c>
 80147ac:	3e01      	subs	r6, #1
 80147ae:	e79b      	b.n	80146e8 <__multiply+0x84>
 80147b0:	0802452c 	.word	0x0802452c
 80147b4:	0802453d 	.word	0x0802453d

080147b8 <__pow5mult>:
 80147b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80147bc:	4615      	mov	r5, r2
 80147be:	f012 0203 	ands.w	r2, r2, #3
 80147c2:	4607      	mov	r7, r0
 80147c4:	460e      	mov	r6, r1
 80147c6:	d007      	beq.n	80147d8 <__pow5mult+0x20>
 80147c8:	4c25      	ldr	r4, [pc, #148]	@ (8014860 <__pow5mult+0xa8>)
 80147ca:	3a01      	subs	r2, #1
 80147cc:	2300      	movs	r3, #0
 80147ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80147d2:	f7ff fe9f 	bl	8014514 <__multadd>
 80147d6:	4606      	mov	r6, r0
 80147d8:	10ad      	asrs	r5, r5, #2
 80147da:	d03d      	beq.n	8014858 <__pow5mult+0xa0>
 80147dc:	69fc      	ldr	r4, [r7, #28]
 80147de:	b97c      	cbnz	r4, 8014800 <__pow5mult+0x48>
 80147e0:	2010      	movs	r0, #16
 80147e2:	f7ff fd7f 	bl	80142e4 <malloc>
 80147e6:	4602      	mov	r2, r0
 80147e8:	61f8      	str	r0, [r7, #28]
 80147ea:	b928      	cbnz	r0, 80147f8 <__pow5mult+0x40>
 80147ec:	4b1d      	ldr	r3, [pc, #116]	@ (8014864 <__pow5mult+0xac>)
 80147ee:	481e      	ldr	r0, [pc, #120]	@ (8014868 <__pow5mult+0xb0>)
 80147f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80147f4:	f000 fd98 	bl	8015328 <__assert_func>
 80147f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80147fc:	6004      	str	r4, [r0, #0]
 80147fe:	60c4      	str	r4, [r0, #12]
 8014800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014808:	b94c      	cbnz	r4, 801481e <__pow5mult+0x66>
 801480a:	f240 2171 	movw	r1, #625	@ 0x271
 801480e:	4638      	mov	r0, r7
 8014810:	f7ff ff12 	bl	8014638 <__i2b>
 8014814:	2300      	movs	r3, #0
 8014816:	f8c8 0008 	str.w	r0, [r8, #8]
 801481a:	4604      	mov	r4, r0
 801481c:	6003      	str	r3, [r0, #0]
 801481e:	f04f 0900 	mov.w	r9, #0
 8014822:	07eb      	lsls	r3, r5, #31
 8014824:	d50a      	bpl.n	801483c <__pow5mult+0x84>
 8014826:	4631      	mov	r1, r6
 8014828:	4622      	mov	r2, r4
 801482a:	4638      	mov	r0, r7
 801482c:	f7ff ff1a 	bl	8014664 <__multiply>
 8014830:	4631      	mov	r1, r6
 8014832:	4680      	mov	r8, r0
 8014834:	4638      	mov	r0, r7
 8014836:	f7ff fe4b 	bl	80144d0 <_Bfree>
 801483a:	4646      	mov	r6, r8
 801483c:	106d      	asrs	r5, r5, #1
 801483e:	d00b      	beq.n	8014858 <__pow5mult+0xa0>
 8014840:	6820      	ldr	r0, [r4, #0]
 8014842:	b938      	cbnz	r0, 8014854 <__pow5mult+0x9c>
 8014844:	4622      	mov	r2, r4
 8014846:	4621      	mov	r1, r4
 8014848:	4638      	mov	r0, r7
 801484a:	f7ff ff0b 	bl	8014664 <__multiply>
 801484e:	6020      	str	r0, [r4, #0]
 8014850:	f8c0 9000 	str.w	r9, [r0]
 8014854:	4604      	mov	r4, r0
 8014856:	e7e4      	b.n	8014822 <__pow5mult+0x6a>
 8014858:	4630      	mov	r0, r6
 801485a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801485e:	bf00      	nop
 8014860:	08024598 	.word	0x08024598
 8014864:	080244bd 	.word	0x080244bd
 8014868:	0802453d 	.word	0x0802453d

0801486c <__lshift>:
 801486c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014870:	460c      	mov	r4, r1
 8014872:	6849      	ldr	r1, [r1, #4]
 8014874:	6923      	ldr	r3, [r4, #16]
 8014876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801487a:	68a3      	ldr	r3, [r4, #8]
 801487c:	4607      	mov	r7, r0
 801487e:	4691      	mov	r9, r2
 8014880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014884:	f108 0601 	add.w	r6, r8, #1
 8014888:	42b3      	cmp	r3, r6
 801488a:	db0b      	blt.n	80148a4 <__lshift+0x38>
 801488c:	4638      	mov	r0, r7
 801488e:	f7ff fddf 	bl	8014450 <_Balloc>
 8014892:	4605      	mov	r5, r0
 8014894:	b948      	cbnz	r0, 80148aa <__lshift+0x3e>
 8014896:	4602      	mov	r2, r0
 8014898:	4b28      	ldr	r3, [pc, #160]	@ (801493c <__lshift+0xd0>)
 801489a:	4829      	ldr	r0, [pc, #164]	@ (8014940 <__lshift+0xd4>)
 801489c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80148a0:	f000 fd42 	bl	8015328 <__assert_func>
 80148a4:	3101      	adds	r1, #1
 80148a6:	005b      	lsls	r3, r3, #1
 80148a8:	e7ee      	b.n	8014888 <__lshift+0x1c>
 80148aa:	2300      	movs	r3, #0
 80148ac:	f100 0114 	add.w	r1, r0, #20
 80148b0:	f100 0210 	add.w	r2, r0, #16
 80148b4:	4618      	mov	r0, r3
 80148b6:	4553      	cmp	r3, sl
 80148b8:	db33      	blt.n	8014922 <__lshift+0xb6>
 80148ba:	6920      	ldr	r0, [r4, #16]
 80148bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80148c0:	f104 0314 	add.w	r3, r4, #20
 80148c4:	f019 091f 	ands.w	r9, r9, #31
 80148c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80148cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80148d0:	d02b      	beq.n	801492a <__lshift+0xbe>
 80148d2:	f1c9 0e20 	rsb	lr, r9, #32
 80148d6:	468a      	mov	sl, r1
 80148d8:	2200      	movs	r2, #0
 80148da:	6818      	ldr	r0, [r3, #0]
 80148dc:	fa00 f009 	lsl.w	r0, r0, r9
 80148e0:	4310      	orrs	r0, r2
 80148e2:	f84a 0b04 	str.w	r0, [sl], #4
 80148e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80148ea:	459c      	cmp	ip, r3
 80148ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80148f0:	d8f3      	bhi.n	80148da <__lshift+0x6e>
 80148f2:	ebac 0304 	sub.w	r3, ip, r4
 80148f6:	3b15      	subs	r3, #21
 80148f8:	f023 0303 	bic.w	r3, r3, #3
 80148fc:	3304      	adds	r3, #4
 80148fe:	f104 0015 	add.w	r0, r4, #21
 8014902:	4584      	cmp	ip, r0
 8014904:	bf38      	it	cc
 8014906:	2304      	movcc	r3, #4
 8014908:	50ca      	str	r2, [r1, r3]
 801490a:	b10a      	cbz	r2, 8014910 <__lshift+0xa4>
 801490c:	f108 0602 	add.w	r6, r8, #2
 8014910:	3e01      	subs	r6, #1
 8014912:	4638      	mov	r0, r7
 8014914:	612e      	str	r6, [r5, #16]
 8014916:	4621      	mov	r1, r4
 8014918:	f7ff fdda 	bl	80144d0 <_Bfree>
 801491c:	4628      	mov	r0, r5
 801491e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014922:	f842 0f04 	str.w	r0, [r2, #4]!
 8014926:	3301      	adds	r3, #1
 8014928:	e7c5      	b.n	80148b6 <__lshift+0x4a>
 801492a:	3904      	subs	r1, #4
 801492c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014930:	f841 2f04 	str.w	r2, [r1, #4]!
 8014934:	459c      	cmp	ip, r3
 8014936:	d8f9      	bhi.n	801492c <__lshift+0xc0>
 8014938:	e7ea      	b.n	8014910 <__lshift+0xa4>
 801493a:	bf00      	nop
 801493c:	0802452c 	.word	0x0802452c
 8014940:	0802453d 	.word	0x0802453d

08014944 <__mcmp>:
 8014944:	690a      	ldr	r2, [r1, #16]
 8014946:	4603      	mov	r3, r0
 8014948:	6900      	ldr	r0, [r0, #16]
 801494a:	1a80      	subs	r0, r0, r2
 801494c:	b530      	push	{r4, r5, lr}
 801494e:	d10e      	bne.n	801496e <__mcmp+0x2a>
 8014950:	3314      	adds	r3, #20
 8014952:	3114      	adds	r1, #20
 8014954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801495c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014964:	4295      	cmp	r5, r2
 8014966:	d003      	beq.n	8014970 <__mcmp+0x2c>
 8014968:	d205      	bcs.n	8014976 <__mcmp+0x32>
 801496a:	f04f 30ff 	mov.w	r0, #4294967295
 801496e:	bd30      	pop	{r4, r5, pc}
 8014970:	42a3      	cmp	r3, r4
 8014972:	d3f3      	bcc.n	801495c <__mcmp+0x18>
 8014974:	e7fb      	b.n	801496e <__mcmp+0x2a>
 8014976:	2001      	movs	r0, #1
 8014978:	e7f9      	b.n	801496e <__mcmp+0x2a>
	...

0801497c <__mdiff>:
 801497c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014980:	4689      	mov	r9, r1
 8014982:	4606      	mov	r6, r0
 8014984:	4611      	mov	r1, r2
 8014986:	4648      	mov	r0, r9
 8014988:	4614      	mov	r4, r2
 801498a:	f7ff ffdb 	bl	8014944 <__mcmp>
 801498e:	1e05      	subs	r5, r0, #0
 8014990:	d112      	bne.n	80149b8 <__mdiff+0x3c>
 8014992:	4629      	mov	r1, r5
 8014994:	4630      	mov	r0, r6
 8014996:	f7ff fd5b 	bl	8014450 <_Balloc>
 801499a:	4602      	mov	r2, r0
 801499c:	b928      	cbnz	r0, 80149aa <__mdiff+0x2e>
 801499e:	4b3f      	ldr	r3, [pc, #252]	@ (8014a9c <__mdiff+0x120>)
 80149a0:	f240 2137 	movw	r1, #567	@ 0x237
 80149a4:	483e      	ldr	r0, [pc, #248]	@ (8014aa0 <__mdiff+0x124>)
 80149a6:	f000 fcbf 	bl	8015328 <__assert_func>
 80149aa:	2301      	movs	r3, #1
 80149ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80149b0:	4610      	mov	r0, r2
 80149b2:	b003      	add	sp, #12
 80149b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149b8:	bfbc      	itt	lt
 80149ba:	464b      	movlt	r3, r9
 80149bc:	46a1      	movlt	r9, r4
 80149be:	4630      	mov	r0, r6
 80149c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80149c4:	bfba      	itte	lt
 80149c6:	461c      	movlt	r4, r3
 80149c8:	2501      	movlt	r5, #1
 80149ca:	2500      	movge	r5, #0
 80149cc:	f7ff fd40 	bl	8014450 <_Balloc>
 80149d0:	4602      	mov	r2, r0
 80149d2:	b918      	cbnz	r0, 80149dc <__mdiff+0x60>
 80149d4:	4b31      	ldr	r3, [pc, #196]	@ (8014a9c <__mdiff+0x120>)
 80149d6:	f240 2145 	movw	r1, #581	@ 0x245
 80149da:	e7e3      	b.n	80149a4 <__mdiff+0x28>
 80149dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80149e0:	6926      	ldr	r6, [r4, #16]
 80149e2:	60c5      	str	r5, [r0, #12]
 80149e4:	f109 0310 	add.w	r3, r9, #16
 80149e8:	f109 0514 	add.w	r5, r9, #20
 80149ec:	f104 0e14 	add.w	lr, r4, #20
 80149f0:	f100 0b14 	add.w	fp, r0, #20
 80149f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80149f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80149fc:	9301      	str	r3, [sp, #4]
 80149fe:	46d9      	mov	r9, fp
 8014a00:	f04f 0c00 	mov.w	ip, #0
 8014a04:	9b01      	ldr	r3, [sp, #4]
 8014a06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014a0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014a0e:	9301      	str	r3, [sp, #4]
 8014a10:	fa1f f38a 	uxth.w	r3, sl
 8014a14:	4619      	mov	r1, r3
 8014a16:	b283      	uxth	r3, r0
 8014a18:	1acb      	subs	r3, r1, r3
 8014a1a:	0c00      	lsrs	r0, r0, #16
 8014a1c:	4463      	add	r3, ip
 8014a1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014a22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014a26:	b29b      	uxth	r3, r3
 8014a28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014a2c:	4576      	cmp	r6, lr
 8014a2e:	f849 3b04 	str.w	r3, [r9], #4
 8014a32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014a36:	d8e5      	bhi.n	8014a04 <__mdiff+0x88>
 8014a38:	1b33      	subs	r3, r6, r4
 8014a3a:	3b15      	subs	r3, #21
 8014a3c:	f023 0303 	bic.w	r3, r3, #3
 8014a40:	3415      	adds	r4, #21
 8014a42:	3304      	adds	r3, #4
 8014a44:	42a6      	cmp	r6, r4
 8014a46:	bf38      	it	cc
 8014a48:	2304      	movcc	r3, #4
 8014a4a:	441d      	add	r5, r3
 8014a4c:	445b      	add	r3, fp
 8014a4e:	461e      	mov	r6, r3
 8014a50:	462c      	mov	r4, r5
 8014a52:	4544      	cmp	r4, r8
 8014a54:	d30e      	bcc.n	8014a74 <__mdiff+0xf8>
 8014a56:	f108 0103 	add.w	r1, r8, #3
 8014a5a:	1b49      	subs	r1, r1, r5
 8014a5c:	f021 0103 	bic.w	r1, r1, #3
 8014a60:	3d03      	subs	r5, #3
 8014a62:	45a8      	cmp	r8, r5
 8014a64:	bf38      	it	cc
 8014a66:	2100      	movcc	r1, #0
 8014a68:	440b      	add	r3, r1
 8014a6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014a6e:	b191      	cbz	r1, 8014a96 <__mdiff+0x11a>
 8014a70:	6117      	str	r7, [r2, #16]
 8014a72:	e79d      	b.n	80149b0 <__mdiff+0x34>
 8014a74:	f854 1b04 	ldr.w	r1, [r4], #4
 8014a78:	46e6      	mov	lr, ip
 8014a7a:	0c08      	lsrs	r0, r1, #16
 8014a7c:	fa1c fc81 	uxtah	ip, ip, r1
 8014a80:	4471      	add	r1, lr
 8014a82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014a86:	b289      	uxth	r1, r1
 8014a88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014a8c:	f846 1b04 	str.w	r1, [r6], #4
 8014a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014a94:	e7dd      	b.n	8014a52 <__mdiff+0xd6>
 8014a96:	3f01      	subs	r7, #1
 8014a98:	e7e7      	b.n	8014a6a <__mdiff+0xee>
 8014a9a:	bf00      	nop
 8014a9c:	0802452c 	.word	0x0802452c
 8014aa0:	0802453d 	.word	0x0802453d

08014aa4 <__d2b>:
 8014aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014aa8:	460f      	mov	r7, r1
 8014aaa:	2101      	movs	r1, #1
 8014aac:	ec59 8b10 	vmov	r8, r9, d0
 8014ab0:	4616      	mov	r6, r2
 8014ab2:	f7ff fccd 	bl	8014450 <_Balloc>
 8014ab6:	4604      	mov	r4, r0
 8014ab8:	b930      	cbnz	r0, 8014ac8 <__d2b+0x24>
 8014aba:	4602      	mov	r2, r0
 8014abc:	4b23      	ldr	r3, [pc, #140]	@ (8014b4c <__d2b+0xa8>)
 8014abe:	4824      	ldr	r0, [pc, #144]	@ (8014b50 <__d2b+0xac>)
 8014ac0:	f240 310f 	movw	r1, #783	@ 0x30f
 8014ac4:	f000 fc30 	bl	8015328 <__assert_func>
 8014ac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014acc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014ad0:	b10d      	cbz	r5, 8014ad6 <__d2b+0x32>
 8014ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014ad6:	9301      	str	r3, [sp, #4]
 8014ad8:	f1b8 0300 	subs.w	r3, r8, #0
 8014adc:	d023      	beq.n	8014b26 <__d2b+0x82>
 8014ade:	4668      	mov	r0, sp
 8014ae0:	9300      	str	r3, [sp, #0]
 8014ae2:	f7ff fd7c 	bl	80145de <__lo0bits>
 8014ae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014aea:	b1d0      	cbz	r0, 8014b22 <__d2b+0x7e>
 8014aec:	f1c0 0320 	rsb	r3, r0, #32
 8014af0:	fa02 f303 	lsl.w	r3, r2, r3
 8014af4:	430b      	orrs	r3, r1
 8014af6:	40c2      	lsrs	r2, r0
 8014af8:	6163      	str	r3, [r4, #20]
 8014afa:	9201      	str	r2, [sp, #4]
 8014afc:	9b01      	ldr	r3, [sp, #4]
 8014afe:	61a3      	str	r3, [r4, #24]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	bf0c      	ite	eq
 8014b04:	2201      	moveq	r2, #1
 8014b06:	2202      	movne	r2, #2
 8014b08:	6122      	str	r2, [r4, #16]
 8014b0a:	b1a5      	cbz	r5, 8014b36 <__d2b+0x92>
 8014b0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014b10:	4405      	add	r5, r0
 8014b12:	603d      	str	r5, [r7, #0]
 8014b14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014b18:	6030      	str	r0, [r6, #0]
 8014b1a:	4620      	mov	r0, r4
 8014b1c:	b003      	add	sp, #12
 8014b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b22:	6161      	str	r1, [r4, #20]
 8014b24:	e7ea      	b.n	8014afc <__d2b+0x58>
 8014b26:	a801      	add	r0, sp, #4
 8014b28:	f7ff fd59 	bl	80145de <__lo0bits>
 8014b2c:	9b01      	ldr	r3, [sp, #4]
 8014b2e:	6163      	str	r3, [r4, #20]
 8014b30:	3020      	adds	r0, #32
 8014b32:	2201      	movs	r2, #1
 8014b34:	e7e8      	b.n	8014b08 <__d2b+0x64>
 8014b36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014b3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014b3e:	6038      	str	r0, [r7, #0]
 8014b40:	6918      	ldr	r0, [r3, #16]
 8014b42:	f7ff fd2d 	bl	80145a0 <__hi0bits>
 8014b46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014b4a:	e7e5      	b.n	8014b18 <__d2b+0x74>
 8014b4c:	0802452c 	.word	0x0802452c
 8014b50:	0802453d 	.word	0x0802453d

08014b54 <__ssputs_r>:
 8014b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014b58:	688e      	ldr	r6, [r1, #8]
 8014b5a:	461f      	mov	r7, r3
 8014b5c:	42be      	cmp	r6, r7
 8014b5e:	680b      	ldr	r3, [r1, #0]
 8014b60:	4682      	mov	sl, r0
 8014b62:	460c      	mov	r4, r1
 8014b64:	4690      	mov	r8, r2
 8014b66:	d82d      	bhi.n	8014bc4 <__ssputs_r+0x70>
 8014b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014b70:	d026      	beq.n	8014bc0 <__ssputs_r+0x6c>
 8014b72:	6965      	ldr	r5, [r4, #20]
 8014b74:	6909      	ldr	r1, [r1, #16]
 8014b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014b7a:	eba3 0901 	sub.w	r9, r3, r1
 8014b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014b82:	1c7b      	adds	r3, r7, #1
 8014b84:	444b      	add	r3, r9
 8014b86:	106d      	asrs	r5, r5, #1
 8014b88:	429d      	cmp	r5, r3
 8014b8a:	bf38      	it	cc
 8014b8c:	461d      	movcc	r5, r3
 8014b8e:	0553      	lsls	r3, r2, #21
 8014b90:	d527      	bpl.n	8014be2 <__ssputs_r+0x8e>
 8014b92:	4629      	mov	r1, r5
 8014b94:	f7ff fbd0 	bl	8014338 <_malloc_r>
 8014b98:	4606      	mov	r6, r0
 8014b9a:	b360      	cbz	r0, 8014bf6 <__ssputs_r+0xa2>
 8014b9c:	6921      	ldr	r1, [r4, #16]
 8014b9e:	464a      	mov	r2, r9
 8014ba0:	f7fe fcfb 	bl	801359a <memcpy>
 8014ba4:	89a3      	ldrh	r3, [r4, #12]
 8014ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014bae:	81a3      	strh	r3, [r4, #12]
 8014bb0:	6126      	str	r6, [r4, #16]
 8014bb2:	6165      	str	r5, [r4, #20]
 8014bb4:	444e      	add	r6, r9
 8014bb6:	eba5 0509 	sub.w	r5, r5, r9
 8014bba:	6026      	str	r6, [r4, #0]
 8014bbc:	60a5      	str	r5, [r4, #8]
 8014bbe:	463e      	mov	r6, r7
 8014bc0:	42be      	cmp	r6, r7
 8014bc2:	d900      	bls.n	8014bc6 <__ssputs_r+0x72>
 8014bc4:	463e      	mov	r6, r7
 8014bc6:	6820      	ldr	r0, [r4, #0]
 8014bc8:	4632      	mov	r2, r6
 8014bca:	4641      	mov	r1, r8
 8014bcc:	f7fe fbf5 	bl	80133ba <memmove>
 8014bd0:	68a3      	ldr	r3, [r4, #8]
 8014bd2:	1b9b      	subs	r3, r3, r6
 8014bd4:	60a3      	str	r3, [r4, #8]
 8014bd6:	6823      	ldr	r3, [r4, #0]
 8014bd8:	4433      	add	r3, r6
 8014bda:	6023      	str	r3, [r4, #0]
 8014bdc:	2000      	movs	r0, #0
 8014bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014be2:	462a      	mov	r2, r5
 8014be4:	f000 fbe4 	bl	80153b0 <_realloc_r>
 8014be8:	4606      	mov	r6, r0
 8014bea:	2800      	cmp	r0, #0
 8014bec:	d1e0      	bne.n	8014bb0 <__ssputs_r+0x5c>
 8014bee:	6921      	ldr	r1, [r4, #16]
 8014bf0:	4650      	mov	r0, sl
 8014bf2:	f7ff fb2d 	bl	8014250 <_free_r>
 8014bf6:	230c      	movs	r3, #12
 8014bf8:	f8ca 3000 	str.w	r3, [sl]
 8014bfc:	89a3      	ldrh	r3, [r4, #12]
 8014bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c02:	81a3      	strh	r3, [r4, #12]
 8014c04:	f04f 30ff 	mov.w	r0, #4294967295
 8014c08:	e7e9      	b.n	8014bde <__ssputs_r+0x8a>
	...

08014c0c <_svfiprintf_r>:
 8014c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c10:	4698      	mov	r8, r3
 8014c12:	898b      	ldrh	r3, [r1, #12]
 8014c14:	061b      	lsls	r3, r3, #24
 8014c16:	b09d      	sub	sp, #116	@ 0x74
 8014c18:	4607      	mov	r7, r0
 8014c1a:	460d      	mov	r5, r1
 8014c1c:	4614      	mov	r4, r2
 8014c1e:	d510      	bpl.n	8014c42 <_svfiprintf_r+0x36>
 8014c20:	690b      	ldr	r3, [r1, #16]
 8014c22:	b973      	cbnz	r3, 8014c42 <_svfiprintf_r+0x36>
 8014c24:	2140      	movs	r1, #64	@ 0x40
 8014c26:	f7ff fb87 	bl	8014338 <_malloc_r>
 8014c2a:	6028      	str	r0, [r5, #0]
 8014c2c:	6128      	str	r0, [r5, #16]
 8014c2e:	b930      	cbnz	r0, 8014c3e <_svfiprintf_r+0x32>
 8014c30:	230c      	movs	r3, #12
 8014c32:	603b      	str	r3, [r7, #0]
 8014c34:	f04f 30ff 	mov.w	r0, #4294967295
 8014c38:	b01d      	add	sp, #116	@ 0x74
 8014c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c3e:	2340      	movs	r3, #64	@ 0x40
 8014c40:	616b      	str	r3, [r5, #20]
 8014c42:	2300      	movs	r3, #0
 8014c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c46:	2320      	movs	r3, #32
 8014c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014c50:	2330      	movs	r3, #48	@ 0x30
 8014c52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014df0 <_svfiprintf_r+0x1e4>
 8014c56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014c5a:	f04f 0901 	mov.w	r9, #1
 8014c5e:	4623      	mov	r3, r4
 8014c60:	469a      	mov	sl, r3
 8014c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014c66:	b10a      	cbz	r2, 8014c6c <_svfiprintf_r+0x60>
 8014c68:	2a25      	cmp	r2, #37	@ 0x25
 8014c6a:	d1f9      	bne.n	8014c60 <_svfiprintf_r+0x54>
 8014c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8014c70:	d00b      	beq.n	8014c8a <_svfiprintf_r+0x7e>
 8014c72:	465b      	mov	r3, fp
 8014c74:	4622      	mov	r2, r4
 8014c76:	4629      	mov	r1, r5
 8014c78:	4638      	mov	r0, r7
 8014c7a:	f7ff ff6b 	bl	8014b54 <__ssputs_r>
 8014c7e:	3001      	adds	r0, #1
 8014c80:	f000 80a7 	beq.w	8014dd2 <_svfiprintf_r+0x1c6>
 8014c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014c86:	445a      	add	r2, fp
 8014c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8014c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	f000 809f 	beq.w	8014dd2 <_svfiprintf_r+0x1c6>
 8014c94:	2300      	movs	r3, #0
 8014c96:	f04f 32ff 	mov.w	r2, #4294967295
 8014c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014c9e:	f10a 0a01 	add.w	sl, sl, #1
 8014ca2:	9304      	str	r3, [sp, #16]
 8014ca4:	9307      	str	r3, [sp, #28]
 8014ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8014cac:	4654      	mov	r4, sl
 8014cae:	2205      	movs	r2, #5
 8014cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014cb4:	484e      	ldr	r0, [pc, #312]	@ (8014df0 <_svfiprintf_r+0x1e4>)
 8014cb6:	f7eb fab3 	bl	8000220 <memchr>
 8014cba:	9a04      	ldr	r2, [sp, #16]
 8014cbc:	b9d8      	cbnz	r0, 8014cf6 <_svfiprintf_r+0xea>
 8014cbe:	06d0      	lsls	r0, r2, #27
 8014cc0:	bf44      	itt	mi
 8014cc2:	2320      	movmi	r3, #32
 8014cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014cc8:	0711      	lsls	r1, r2, #28
 8014cca:	bf44      	itt	mi
 8014ccc:	232b      	movmi	r3, #43	@ 0x2b
 8014cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8014cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8014cd8:	d015      	beq.n	8014d06 <_svfiprintf_r+0xfa>
 8014cda:	9a07      	ldr	r2, [sp, #28]
 8014cdc:	4654      	mov	r4, sl
 8014cde:	2000      	movs	r0, #0
 8014ce0:	f04f 0c0a 	mov.w	ip, #10
 8014ce4:	4621      	mov	r1, r4
 8014ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014cea:	3b30      	subs	r3, #48	@ 0x30
 8014cec:	2b09      	cmp	r3, #9
 8014cee:	d94b      	bls.n	8014d88 <_svfiprintf_r+0x17c>
 8014cf0:	b1b0      	cbz	r0, 8014d20 <_svfiprintf_r+0x114>
 8014cf2:	9207      	str	r2, [sp, #28]
 8014cf4:	e014      	b.n	8014d20 <_svfiprintf_r+0x114>
 8014cf6:	eba0 0308 	sub.w	r3, r0, r8
 8014cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8014cfe:	4313      	orrs	r3, r2
 8014d00:	9304      	str	r3, [sp, #16]
 8014d02:	46a2      	mov	sl, r4
 8014d04:	e7d2      	b.n	8014cac <_svfiprintf_r+0xa0>
 8014d06:	9b03      	ldr	r3, [sp, #12]
 8014d08:	1d19      	adds	r1, r3, #4
 8014d0a:	681b      	ldr	r3, [r3, #0]
 8014d0c:	9103      	str	r1, [sp, #12]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	bfbb      	ittet	lt
 8014d12:	425b      	neglt	r3, r3
 8014d14:	f042 0202 	orrlt.w	r2, r2, #2
 8014d18:	9307      	strge	r3, [sp, #28]
 8014d1a:	9307      	strlt	r3, [sp, #28]
 8014d1c:	bfb8      	it	lt
 8014d1e:	9204      	strlt	r2, [sp, #16]
 8014d20:	7823      	ldrb	r3, [r4, #0]
 8014d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8014d24:	d10a      	bne.n	8014d3c <_svfiprintf_r+0x130>
 8014d26:	7863      	ldrb	r3, [r4, #1]
 8014d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8014d2a:	d132      	bne.n	8014d92 <_svfiprintf_r+0x186>
 8014d2c:	9b03      	ldr	r3, [sp, #12]
 8014d2e:	1d1a      	adds	r2, r3, #4
 8014d30:	681b      	ldr	r3, [r3, #0]
 8014d32:	9203      	str	r2, [sp, #12]
 8014d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014d38:	3402      	adds	r4, #2
 8014d3a:	9305      	str	r3, [sp, #20]
 8014d3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014e00 <_svfiprintf_r+0x1f4>
 8014d40:	7821      	ldrb	r1, [r4, #0]
 8014d42:	2203      	movs	r2, #3
 8014d44:	4650      	mov	r0, sl
 8014d46:	f7eb fa6b 	bl	8000220 <memchr>
 8014d4a:	b138      	cbz	r0, 8014d5c <_svfiprintf_r+0x150>
 8014d4c:	9b04      	ldr	r3, [sp, #16]
 8014d4e:	eba0 000a 	sub.w	r0, r0, sl
 8014d52:	2240      	movs	r2, #64	@ 0x40
 8014d54:	4082      	lsls	r2, r0
 8014d56:	4313      	orrs	r3, r2
 8014d58:	3401      	adds	r4, #1
 8014d5a:	9304      	str	r3, [sp, #16]
 8014d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d60:	4824      	ldr	r0, [pc, #144]	@ (8014df4 <_svfiprintf_r+0x1e8>)
 8014d62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014d66:	2206      	movs	r2, #6
 8014d68:	f7eb fa5a 	bl	8000220 <memchr>
 8014d6c:	2800      	cmp	r0, #0
 8014d6e:	d036      	beq.n	8014dde <_svfiprintf_r+0x1d2>
 8014d70:	4b21      	ldr	r3, [pc, #132]	@ (8014df8 <_svfiprintf_r+0x1ec>)
 8014d72:	bb1b      	cbnz	r3, 8014dbc <_svfiprintf_r+0x1b0>
 8014d74:	9b03      	ldr	r3, [sp, #12]
 8014d76:	3307      	adds	r3, #7
 8014d78:	f023 0307 	bic.w	r3, r3, #7
 8014d7c:	3308      	adds	r3, #8
 8014d7e:	9303      	str	r3, [sp, #12]
 8014d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d82:	4433      	add	r3, r6
 8014d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d86:	e76a      	b.n	8014c5e <_svfiprintf_r+0x52>
 8014d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8014d8c:	460c      	mov	r4, r1
 8014d8e:	2001      	movs	r0, #1
 8014d90:	e7a8      	b.n	8014ce4 <_svfiprintf_r+0xd8>
 8014d92:	2300      	movs	r3, #0
 8014d94:	3401      	adds	r4, #1
 8014d96:	9305      	str	r3, [sp, #20]
 8014d98:	4619      	mov	r1, r3
 8014d9a:	f04f 0c0a 	mov.w	ip, #10
 8014d9e:	4620      	mov	r0, r4
 8014da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014da4:	3a30      	subs	r2, #48	@ 0x30
 8014da6:	2a09      	cmp	r2, #9
 8014da8:	d903      	bls.n	8014db2 <_svfiprintf_r+0x1a6>
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d0c6      	beq.n	8014d3c <_svfiprintf_r+0x130>
 8014dae:	9105      	str	r1, [sp, #20]
 8014db0:	e7c4      	b.n	8014d3c <_svfiprintf_r+0x130>
 8014db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8014db6:	4604      	mov	r4, r0
 8014db8:	2301      	movs	r3, #1
 8014dba:	e7f0      	b.n	8014d9e <_svfiprintf_r+0x192>
 8014dbc:	ab03      	add	r3, sp, #12
 8014dbe:	9300      	str	r3, [sp, #0]
 8014dc0:	462a      	mov	r2, r5
 8014dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8014dfc <_svfiprintf_r+0x1f0>)
 8014dc4:	a904      	add	r1, sp, #16
 8014dc6:	4638      	mov	r0, r7
 8014dc8:	f7fd fe08 	bl	80129dc <_printf_float>
 8014dcc:	1c42      	adds	r2, r0, #1
 8014dce:	4606      	mov	r6, r0
 8014dd0:	d1d6      	bne.n	8014d80 <_svfiprintf_r+0x174>
 8014dd2:	89ab      	ldrh	r3, [r5, #12]
 8014dd4:	065b      	lsls	r3, r3, #25
 8014dd6:	f53f af2d 	bmi.w	8014c34 <_svfiprintf_r+0x28>
 8014dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014ddc:	e72c      	b.n	8014c38 <_svfiprintf_r+0x2c>
 8014dde:	ab03      	add	r3, sp, #12
 8014de0:	9300      	str	r3, [sp, #0]
 8014de2:	462a      	mov	r2, r5
 8014de4:	4b05      	ldr	r3, [pc, #20]	@ (8014dfc <_svfiprintf_r+0x1f0>)
 8014de6:	a904      	add	r1, sp, #16
 8014de8:	4638      	mov	r0, r7
 8014dea:	f7fe f88f 	bl	8012f0c <_printf_i>
 8014dee:	e7ed      	b.n	8014dcc <_svfiprintf_r+0x1c0>
 8014df0:	08024698 	.word	0x08024698
 8014df4:	080246a2 	.word	0x080246a2
 8014df8:	080129dd 	.word	0x080129dd
 8014dfc:	08014b55 	.word	0x08014b55
 8014e00:	0802469e 	.word	0x0802469e

08014e04 <__sfputc_r>:
 8014e04:	6893      	ldr	r3, [r2, #8]
 8014e06:	3b01      	subs	r3, #1
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	b410      	push	{r4}
 8014e0c:	6093      	str	r3, [r2, #8]
 8014e0e:	da08      	bge.n	8014e22 <__sfputc_r+0x1e>
 8014e10:	6994      	ldr	r4, [r2, #24]
 8014e12:	42a3      	cmp	r3, r4
 8014e14:	db01      	blt.n	8014e1a <__sfputc_r+0x16>
 8014e16:	290a      	cmp	r1, #10
 8014e18:	d103      	bne.n	8014e22 <__sfputc_r+0x1e>
 8014e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014e1e:	f000 b9df 	b.w	80151e0 <__swbuf_r>
 8014e22:	6813      	ldr	r3, [r2, #0]
 8014e24:	1c58      	adds	r0, r3, #1
 8014e26:	6010      	str	r0, [r2, #0]
 8014e28:	7019      	strb	r1, [r3, #0]
 8014e2a:	4608      	mov	r0, r1
 8014e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014e30:	4770      	bx	lr

08014e32 <__sfputs_r>:
 8014e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e34:	4606      	mov	r6, r0
 8014e36:	460f      	mov	r7, r1
 8014e38:	4614      	mov	r4, r2
 8014e3a:	18d5      	adds	r5, r2, r3
 8014e3c:	42ac      	cmp	r4, r5
 8014e3e:	d101      	bne.n	8014e44 <__sfputs_r+0x12>
 8014e40:	2000      	movs	r0, #0
 8014e42:	e007      	b.n	8014e54 <__sfputs_r+0x22>
 8014e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e48:	463a      	mov	r2, r7
 8014e4a:	4630      	mov	r0, r6
 8014e4c:	f7ff ffda 	bl	8014e04 <__sfputc_r>
 8014e50:	1c43      	adds	r3, r0, #1
 8014e52:	d1f3      	bne.n	8014e3c <__sfputs_r+0xa>
 8014e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014e58 <_vfiprintf_r>:
 8014e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e5c:	460d      	mov	r5, r1
 8014e5e:	b09d      	sub	sp, #116	@ 0x74
 8014e60:	4614      	mov	r4, r2
 8014e62:	4698      	mov	r8, r3
 8014e64:	4606      	mov	r6, r0
 8014e66:	b118      	cbz	r0, 8014e70 <_vfiprintf_r+0x18>
 8014e68:	6a03      	ldr	r3, [r0, #32]
 8014e6a:	b90b      	cbnz	r3, 8014e70 <_vfiprintf_r+0x18>
 8014e6c:	f7fe f9fa 	bl	8013264 <__sinit>
 8014e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014e72:	07d9      	lsls	r1, r3, #31
 8014e74:	d405      	bmi.n	8014e82 <_vfiprintf_r+0x2a>
 8014e76:	89ab      	ldrh	r3, [r5, #12]
 8014e78:	059a      	lsls	r2, r3, #22
 8014e7a:	d402      	bmi.n	8014e82 <_vfiprintf_r+0x2a>
 8014e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014e7e:	f7fe fb8a 	bl	8013596 <__retarget_lock_acquire_recursive>
 8014e82:	89ab      	ldrh	r3, [r5, #12]
 8014e84:	071b      	lsls	r3, r3, #28
 8014e86:	d501      	bpl.n	8014e8c <_vfiprintf_r+0x34>
 8014e88:	692b      	ldr	r3, [r5, #16]
 8014e8a:	b99b      	cbnz	r3, 8014eb4 <_vfiprintf_r+0x5c>
 8014e8c:	4629      	mov	r1, r5
 8014e8e:	4630      	mov	r0, r6
 8014e90:	f000 f9e4 	bl	801525c <__swsetup_r>
 8014e94:	b170      	cbz	r0, 8014eb4 <_vfiprintf_r+0x5c>
 8014e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014e98:	07dc      	lsls	r4, r3, #31
 8014e9a:	d504      	bpl.n	8014ea6 <_vfiprintf_r+0x4e>
 8014e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8014ea0:	b01d      	add	sp, #116	@ 0x74
 8014ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ea6:	89ab      	ldrh	r3, [r5, #12]
 8014ea8:	0598      	lsls	r0, r3, #22
 8014eaa:	d4f7      	bmi.n	8014e9c <_vfiprintf_r+0x44>
 8014eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014eae:	f7fe fb73 	bl	8013598 <__retarget_lock_release_recursive>
 8014eb2:	e7f3      	b.n	8014e9c <_vfiprintf_r+0x44>
 8014eb4:	2300      	movs	r3, #0
 8014eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014eb8:	2320      	movs	r3, #32
 8014eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014ebe:	f8cd 800c 	str.w	r8, [sp, #12]
 8014ec2:	2330      	movs	r3, #48	@ 0x30
 8014ec4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015074 <_vfiprintf_r+0x21c>
 8014ec8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014ecc:	f04f 0901 	mov.w	r9, #1
 8014ed0:	4623      	mov	r3, r4
 8014ed2:	469a      	mov	sl, r3
 8014ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ed8:	b10a      	cbz	r2, 8014ede <_vfiprintf_r+0x86>
 8014eda:	2a25      	cmp	r2, #37	@ 0x25
 8014edc:	d1f9      	bne.n	8014ed2 <_vfiprintf_r+0x7a>
 8014ede:	ebba 0b04 	subs.w	fp, sl, r4
 8014ee2:	d00b      	beq.n	8014efc <_vfiprintf_r+0xa4>
 8014ee4:	465b      	mov	r3, fp
 8014ee6:	4622      	mov	r2, r4
 8014ee8:	4629      	mov	r1, r5
 8014eea:	4630      	mov	r0, r6
 8014eec:	f7ff ffa1 	bl	8014e32 <__sfputs_r>
 8014ef0:	3001      	adds	r0, #1
 8014ef2:	f000 80a7 	beq.w	8015044 <_vfiprintf_r+0x1ec>
 8014ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014ef8:	445a      	add	r2, fp
 8014efa:	9209      	str	r2, [sp, #36]	@ 0x24
 8014efc:	f89a 3000 	ldrb.w	r3, [sl]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	f000 809f 	beq.w	8015044 <_vfiprintf_r+0x1ec>
 8014f06:	2300      	movs	r3, #0
 8014f08:	f04f 32ff 	mov.w	r2, #4294967295
 8014f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014f10:	f10a 0a01 	add.w	sl, sl, #1
 8014f14:	9304      	str	r3, [sp, #16]
 8014f16:	9307      	str	r3, [sp, #28]
 8014f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8014f1e:	4654      	mov	r4, sl
 8014f20:	2205      	movs	r2, #5
 8014f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f26:	4853      	ldr	r0, [pc, #332]	@ (8015074 <_vfiprintf_r+0x21c>)
 8014f28:	f7eb f97a 	bl	8000220 <memchr>
 8014f2c:	9a04      	ldr	r2, [sp, #16]
 8014f2e:	b9d8      	cbnz	r0, 8014f68 <_vfiprintf_r+0x110>
 8014f30:	06d1      	lsls	r1, r2, #27
 8014f32:	bf44      	itt	mi
 8014f34:	2320      	movmi	r3, #32
 8014f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f3a:	0713      	lsls	r3, r2, #28
 8014f3c:	bf44      	itt	mi
 8014f3e:	232b      	movmi	r3, #43	@ 0x2b
 8014f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f44:	f89a 3000 	ldrb.w	r3, [sl]
 8014f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f4a:	d015      	beq.n	8014f78 <_vfiprintf_r+0x120>
 8014f4c:	9a07      	ldr	r2, [sp, #28]
 8014f4e:	4654      	mov	r4, sl
 8014f50:	2000      	movs	r0, #0
 8014f52:	f04f 0c0a 	mov.w	ip, #10
 8014f56:	4621      	mov	r1, r4
 8014f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f5c:	3b30      	subs	r3, #48	@ 0x30
 8014f5e:	2b09      	cmp	r3, #9
 8014f60:	d94b      	bls.n	8014ffa <_vfiprintf_r+0x1a2>
 8014f62:	b1b0      	cbz	r0, 8014f92 <_vfiprintf_r+0x13a>
 8014f64:	9207      	str	r2, [sp, #28]
 8014f66:	e014      	b.n	8014f92 <_vfiprintf_r+0x13a>
 8014f68:	eba0 0308 	sub.w	r3, r0, r8
 8014f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8014f70:	4313      	orrs	r3, r2
 8014f72:	9304      	str	r3, [sp, #16]
 8014f74:	46a2      	mov	sl, r4
 8014f76:	e7d2      	b.n	8014f1e <_vfiprintf_r+0xc6>
 8014f78:	9b03      	ldr	r3, [sp, #12]
 8014f7a:	1d19      	adds	r1, r3, #4
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	9103      	str	r1, [sp, #12]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	bfbb      	ittet	lt
 8014f84:	425b      	neglt	r3, r3
 8014f86:	f042 0202 	orrlt.w	r2, r2, #2
 8014f8a:	9307      	strge	r3, [sp, #28]
 8014f8c:	9307      	strlt	r3, [sp, #28]
 8014f8e:	bfb8      	it	lt
 8014f90:	9204      	strlt	r2, [sp, #16]
 8014f92:	7823      	ldrb	r3, [r4, #0]
 8014f94:	2b2e      	cmp	r3, #46	@ 0x2e
 8014f96:	d10a      	bne.n	8014fae <_vfiprintf_r+0x156>
 8014f98:	7863      	ldrb	r3, [r4, #1]
 8014f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f9c:	d132      	bne.n	8015004 <_vfiprintf_r+0x1ac>
 8014f9e:	9b03      	ldr	r3, [sp, #12]
 8014fa0:	1d1a      	adds	r2, r3, #4
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	9203      	str	r2, [sp, #12]
 8014fa6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014faa:	3402      	adds	r4, #2
 8014fac:	9305      	str	r3, [sp, #20]
 8014fae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015084 <_vfiprintf_r+0x22c>
 8014fb2:	7821      	ldrb	r1, [r4, #0]
 8014fb4:	2203      	movs	r2, #3
 8014fb6:	4650      	mov	r0, sl
 8014fb8:	f7eb f932 	bl	8000220 <memchr>
 8014fbc:	b138      	cbz	r0, 8014fce <_vfiprintf_r+0x176>
 8014fbe:	9b04      	ldr	r3, [sp, #16]
 8014fc0:	eba0 000a 	sub.w	r0, r0, sl
 8014fc4:	2240      	movs	r2, #64	@ 0x40
 8014fc6:	4082      	lsls	r2, r0
 8014fc8:	4313      	orrs	r3, r2
 8014fca:	3401      	adds	r4, #1
 8014fcc:	9304      	str	r3, [sp, #16]
 8014fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014fd2:	4829      	ldr	r0, [pc, #164]	@ (8015078 <_vfiprintf_r+0x220>)
 8014fd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014fd8:	2206      	movs	r2, #6
 8014fda:	f7eb f921 	bl	8000220 <memchr>
 8014fde:	2800      	cmp	r0, #0
 8014fe0:	d03f      	beq.n	8015062 <_vfiprintf_r+0x20a>
 8014fe2:	4b26      	ldr	r3, [pc, #152]	@ (801507c <_vfiprintf_r+0x224>)
 8014fe4:	bb1b      	cbnz	r3, 801502e <_vfiprintf_r+0x1d6>
 8014fe6:	9b03      	ldr	r3, [sp, #12]
 8014fe8:	3307      	adds	r3, #7
 8014fea:	f023 0307 	bic.w	r3, r3, #7
 8014fee:	3308      	adds	r3, #8
 8014ff0:	9303      	str	r3, [sp, #12]
 8014ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ff4:	443b      	add	r3, r7
 8014ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ff8:	e76a      	b.n	8014ed0 <_vfiprintf_r+0x78>
 8014ffa:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ffe:	460c      	mov	r4, r1
 8015000:	2001      	movs	r0, #1
 8015002:	e7a8      	b.n	8014f56 <_vfiprintf_r+0xfe>
 8015004:	2300      	movs	r3, #0
 8015006:	3401      	adds	r4, #1
 8015008:	9305      	str	r3, [sp, #20]
 801500a:	4619      	mov	r1, r3
 801500c:	f04f 0c0a 	mov.w	ip, #10
 8015010:	4620      	mov	r0, r4
 8015012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015016:	3a30      	subs	r2, #48	@ 0x30
 8015018:	2a09      	cmp	r2, #9
 801501a:	d903      	bls.n	8015024 <_vfiprintf_r+0x1cc>
 801501c:	2b00      	cmp	r3, #0
 801501e:	d0c6      	beq.n	8014fae <_vfiprintf_r+0x156>
 8015020:	9105      	str	r1, [sp, #20]
 8015022:	e7c4      	b.n	8014fae <_vfiprintf_r+0x156>
 8015024:	fb0c 2101 	mla	r1, ip, r1, r2
 8015028:	4604      	mov	r4, r0
 801502a:	2301      	movs	r3, #1
 801502c:	e7f0      	b.n	8015010 <_vfiprintf_r+0x1b8>
 801502e:	ab03      	add	r3, sp, #12
 8015030:	9300      	str	r3, [sp, #0]
 8015032:	462a      	mov	r2, r5
 8015034:	4b12      	ldr	r3, [pc, #72]	@ (8015080 <_vfiprintf_r+0x228>)
 8015036:	a904      	add	r1, sp, #16
 8015038:	4630      	mov	r0, r6
 801503a:	f7fd fccf 	bl	80129dc <_printf_float>
 801503e:	4607      	mov	r7, r0
 8015040:	1c78      	adds	r0, r7, #1
 8015042:	d1d6      	bne.n	8014ff2 <_vfiprintf_r+0x19a>
 8015044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015046:	07d9      	lsls	r1, r3, #31
 8015048:	d405      	bmi.n	8015056 <_vfiprintf_r+0x1fe>
 801504a:	89ab      	ldrh	r3, [r5, #12]
 801504c:	059a      	lsls	r2, r3, #22
 801504e:	d402      	bmi.n	8015056 <_vfiprintf_r+0x1fe>
 8015050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015052:	f7fe faa1 	bl	8013598 <__retarget_lock_release_recursive>
 8015056:	89ab      	ldrh	r3, [r5, #12]
 8015058:	065b      	lsls	r3, r3, #25
 801505a:	f53f af1f 	bmi.w	8014e9c <_vfiprintf_r+0x44>
 801505e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015060:	e71e      	b.n	8014ea0 <_vfiprintf_r+0x48>
 8015062:	ab03      	add	r3, sp, #12
 8015064:	9300      	str	r3, [sp, #0]
 8015066:	462a      	mov	r2, r5
 8015068:	4b05      	ldr	r3, [pc, #20]	@ (8015080 <_vfiprintf_r+0x228>)
 801506a:	a904      	add	r1, sp, #16
 801506c:	4630      	mov	r0, r6
 801506e:	f7fd ff4d 	bl	8012f0c <_printf_i>
 8015072:	e7e4      	b.n	801503e <_vfiprintf_r+0x1e6>
 8015074:	08024698 	.word	0x08024698
 8015078:	080246a2 	.word	0x080246a2
 801507c:	080129dd 	.word	0x080129dd
 8015080:	08014e33 	.word	0x08014e33
 8015084:	0802469e 	.word	0x0802469e

08015088 <__sflush_r>:
 8015088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801508c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015090:	0716      	lsls	r6, r2, #28
 8015092:	4605      	mov	r5, r0
 8015094:	460c      	mov	r4, r1
 8015096:	d454      	bmi.n	8015142 <__sflush_r+0xba>
 8015098:	684b      	ldr	r3, [r1, #4]
 801509a:	2b00      	cmp	r3, #0
 801509c:	dc02      	bgt.n	80150a4 <__sflush_r+0x1c>
 801509e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	dd48      	ble.n	8015136 <__sflush_r+0xae>
 80150a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80150a6:	2e00      	cmp	r6, #0
 80150a8:	d045      	beq.n	8015136 <__sflush_r+0xae>
 80150aa:	2300      	movs	r3, #0
 80150ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80150b0:	682f      	ldr	r7, [r5, #0]
 80150b2:	6a21      	ldr	r1, [r4, #32]
 80150b4:	602b      	str	r3, [r5, #0]
 80150b6:	d030      	beq.n	801511a <__sflush_r+0x92>
 80150b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80150ba:	89a3      	ldrh	r3, [r4, #12]
 80150bc:	0759      	lsls	r1, r3, #29
 80150be:	d505      	bpl.n	80150cc <__sflush_r+0x44>
 80150c0:	6863      	ldr	r3, [r4, #4]
 80150c2:	1ad2      	subs	r2, r2, r3
 80150c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80150c6:	b10b      	cbz	r3, 80150cc <__sflush_r+0x44>
 80150c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80150ca:	1ad2      	subs	r2, r2, r3
 80150cc:	2300      	movs	r3, #0
 80150ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80150d0:	6a21      	ldr	r1, [r4, #32]
 80150d2:	4628      	mov	r0, r5
 80150d4:	47b0      	blx	r6
 80150d6:	1c43      	adds	r3, r0, #1
 80150d8:	89a3      	ldrh	r3, [r4, #12]
 80150da:	d106      	bne.n	80150ea <__sflush_r+0x62>
 80150dc:	6829      	ldr	r1, [r5, #0]
 80150de:	291d      	cmp	r1, #29
 80150e0:	d82b      	bhi.n	801513a <__sflush_r+0xb2>
 80150e2:	4a2a      	ldr	r2, [pc, #168]	@ (801518c <__sflush_r+0x104>)
 80150e4:	410a      	asrs	r2, r1
 80150e6:	07d6      	lsls	r6, r2, #31
 80150e8:	d427      	bmi.n	801513a <__sflush_r+0xb2>
 80150ea:	2200      	movs	r2, #0
 80150ec:	6062      	str	r2, [r4, #4]
 80150ee:	04d9      	lsls	r1, r3, #19
 80150f0:	6922      	ldr	r2, [r4, #16]
 80150f2:	6022      	str	r2, [r4, #0]
 80150f4:	d504      	bpl.n	8015100 <__sflush_r+0x78>
 80150f6:	1c42      	adds	r2, r0, #1
 80150f8:	d101      	bne.n	80150fe <__sflush_r+0x76>
 80150fa:	682b      	ldr	r3, [r5, #0]
 80150fc:	b903      	cbnz	r3, 8015100 <__sflush_r+0x78>
 80150fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8015100:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015102:	602f      	str	r7, [r5, #0]
 8015104:	b1b9      	cbz	r1, 8015136 <__sflush_r+0xae>
 8015106:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801510a:	4299      	cmp	r1, r3
 801510c:	d002      	beq.n	8015114 <__sflush_r+0x8c>
 801510e:	4628      	mov	r0, r5
 8015110:	f7ff f89e 	bl	8014250 <_free_r>
 8015114:	2300      	movs	r3, #0
 8015116:	6363      	str	r3, [r4, #52]	@ 0x34
 8015118:	e00d      	b.n	8015136 <__sflush_r+0xae>
 801511a:	2301      	movs	r3, #1
 801511c:	4628      	mov	r0, r5
 801511e:	47b0      	blx	r6
 8015120:	4602      	mov	r2, r0
 8015122:	1c50      	adds	r0, r2, #1
 8015124:	d1c9      	bne.n	80150ba <__sflush_r+0x32>
 8015126:	682b      	ldr	r3, [r5, #0]
 8015128:	2b00      	cmp	r3, #0
 801512a:	d0c6      	beq.n	80150ba <__sflush_r+0x32>
 801512c:	2b1d      	cmp	r3, #29
 801512e:	d001      	beq.n	8015134 <__sflush_r+0xac>
 8015130:	2b16      	cmp	r3, #22
 8015132:	d11e      	bne.n	8015172 <__sflush_r+0xea>
 8015134:	602f      	str	r7, [r5, #0]
 8015136:	2000      	movs	r0, #0
 8015138:	e022      	b.n	8015180 <__sflush_r+0xf8>
 801513a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801513e:	b21b      	sxth	r3, r3
 8015140:	e01b      	b.n	801517a <__sflush_r+0xf2>
 8015142:	690f      	ldr	r7, [r1, #16]
 8015144:	2f00      	cmp	r7, #0
 8015146:	d0f6      	beq.n	8015136 <__sflush_r+0xae>
 8015148:	0793      	lsls	r3, r2, #30
 801514a:	680e      	ldr	r6, [r1, #0]
 801514c:	bf08      	it	eq
 801514e:	694b      	ldreq	r3, [r1, #20]
 8015150:	600f      	str	r7, [r1, #0]
 8015152:	bf18      	it	ne
 8015154:	2300      	movne	r3, #0
 8015156:	eba6 0807 	sub.w	r8, r6, r7
 801515a:	608b      	str	r3, [r1, #8]
 801515c:	f1b8 0f00 	cmp.w	r8, #0
 8015160:	dde9      	ble.n	8015136 <__sflush_r+0xae>
 8015162:	6a21      	ldr	r1, [r4, #32]
 8015164:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015166:	4643      	mov	r3, r8
 8015168:	463a      	mov	r2, r7
 801516a:	4628      	mov	r0, r5
 801516c:	47b0      	blx	r6
 801516e:	2800      	cmp	r0, #0
 8015170:	dc08      	bgt.n	8015184 <__sflush_r+0xfc>
 8015172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801517a:	81a3      	strh	r3, [r4, #12]
 801517c:	f04f 30ff 	mov.w	r0, #4294967295
 8015180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015184:	4407      	add	r7, r0
 8015186:	eba8 0800 	sub.w	r8, r8, r0
 801518a:	e7e7      	b.n	801515c <__sflush_r+0xd4>
 801518c:	dfbffffe 	.word	0xdfbffffe

08015190 <_fflush_r>:
 8015190:	b538      	push	{r3, r4, r5, lr}
 8015192:	690b      	ldr	r3, [r1, #16]
 8015194:	4605      	mov	r5, r0
 8015196:	460c      	mov	r4, r1
 8015198:	b913      	cbnz	r3, 80151a0 <_fflush_r+0x10>
 801519a:	2500      	movs	r5, #0
 801519c:	4628      	mov	r0, r5
 801519e:	bd38      	pop	{r3, r4, r5, pc}
 80151a0:	b118      	cbz	r0, 80151aa <_fflush_r+0x1a>
 80151a2:	6a03      	ldr	r3, [r0, #32]
 80151a4:	b90b      	cbnz	r3, 80151aa <_fflush_r+0x1a>
 80151a6:	f7fe f85d 	bl	8013264 <__sinit>
 80151aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d0f3      	beq.n	801519a <_fflush_r+0xa>
 80151b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80151b4:	07d0      	lsls	r0, r2, #31
 80151b6:	d404      	bmi.n	80151c2 <_fflush_r+0x32>
 80151b8:	0599      	lsls	r1, r3, #22
 80151ba:	d402      	bmi.n	80151c2 <_fflush_r+0x32>
 80151bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80151be:	f7fe f9ea 	bl	8013596 <__retarget_lock_acquire_recursive>
 80151c2:	4628      	mov	r0, r5
 80151c4:	4621      	mov	r1, r4
 80151c6:	f7ff ff5f 	bl	8015088 <__sflush_r>
 80151ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80151cc:	07da      	lsls	r2, r3, #31
 80151ce:	4605      	mov	r5, r0
 80151d0:	d4e4      	bmi.n	801519c <_fflush_r+0xc>
 80151d2:	89a3      	ldrh	r3, [r4, #12]
 80151d4:	059b      	lsls	r3, r3, #22
 80151d6:	d4e1      	bmi.n	801519c <_fflush_r+0xc>
 80151d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80151da:	f7fe f9dd 	bl	8013598 <__retarget_lock_release_recursive>
 80151de:	e7dd      	b.n	801519c <_fflush_r+0xc>

080151e0 <__swbuf_r>:
 80151e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151e2:	460e      	mov	r6, r1
 80151e4:	4614      	mov	r4, r2
 80151e6:	4605      	mov	r5, r0
 80151e8:	b118      	cbz	r0, 80151f2 <__swbuf_r+0x12>
 80151ea:	6a03      	ldr	r3, [r0, #32]
 80151ec:	b90b      	cbnz	r3, 80151f2 <__swbuf_r+0x12>
 80151ee:	f7fe f839 	bl	8013264 <__sinit>
 80151f2:	69a3      	ldr	r3, [r4, #24]
 80151f4:	60a3      	str	r3, [r4, #8]
 80151f6:	89a3      	ldrh	r3, [r4, #12]
 80151f8:	071a      	lsls	r2, r3, #28
 80151fa:	d501      	bpl.n	8015200 <__swbuf_r+0x20>
 80151fc:	6923      	ldr	r3, [r4, #16]
 80151fe:	b943      	cbnz	r3, 8015212 <__swbuf_r+0x32>
 8015200:	4621      	mov	r1, r4
 8015202:	4628      	mov	r0, r5
 8015204:	f000 f82a 	bl	801525c <__swsetup_r>
 8015208:	b118      	cbz	r0, 8015212 <__swbuf_r+0x32>
 801520a:	f04f 37ff 	mov.w	r7, #4294967295
 801520e:	4638      	mov	r0, r7
 8015210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015212:	6823      	ldr	r3, [r4, #0]
 8015214:	6922      	ldr	r2, [r4, #16]
 8015216:	1a98      	subs	r0, r3, r2
 8015218:	6963      	ldr	r3, [r4, #20]
 801521a:	b2f6      	uxtb	r6, r6
 801521c:	4283      	cmp	r3, r0
 801521e:	4637      	mov	r7, r6
 8015220:	dc05      	bgt.n	801522e <__swbuf_r+0x4e>
 8015222:	4621      	mov	r1, r4
 8015224:	4628      	mov	r0, r5
 8015226:	f7ff ffb3 	bl	8015190 <_fflush_r>
 801522a:	2800      	cmp	r0, #0
 801522c:	d1ed      	bne.n	801520a <__swbuf_r+0x2a>
 801522e:	68a3      	ldr	r3, [r4, #8]
 8015230:	3b01      	subs	r3, #1
 8015232:	60a3      	str	r3, [r4, #8]
 8015234:	6823      	ldr	r3, [r4, #0]
 8015236:	1c5a      	adds	r2, r3, #1
 8015238:	6022      	str	r2, [r4, #0]
 801523a:	701e      	strb	r6, [r3, #0]
 801523c:	6962      	ldr	r2, [r4, #20]
 801523e:	1c43      	adds	r3, r0, #1
 8015240:	429a      	cmp	r2, r3
 8015242:	d004      	beq.n	801524e <__swbuf_r+0x6e>
 8015244:	89a3      	ldrh	r3, [r4, #12]
 8015246:	07db      	lsls	r3, r3, #31
 8015248:	d5e1      	bpl.n	801520e <__swbuf_r+0x2e>
 801524a:	2e0a      	cmp	r6, #10
 801524c:	d1df      	bne.n	801520e <__swbuf_r+0x2e>
 801524e:	4621      	mov	r1, r4
 8015250:	4628      	mov	r0, r5
 8015252:	f7ff ff9d 	bl	8015190 <_fflush_r>
 8015256:	2800      	cmp	r0, #0
 8015258:	d0d9      	beq.n	801520e <__swbuf_r+0x2e>
 801525a:	e7d6      	b.n	801520a <__swbuf_r+0x2a>

0801525c <__swsetup_r>:
 801525c:	b538      	push	{r3, r4, r5, lr}
 801525e:	4b29      	ldr	r3, [pc, #164]	@ (8015304 <__swsetup_r+0xa8>)
 8015260:	4605      	mov	r5, r0
 8015262:	6818      	ldr	r0, [r3, #0]
 8015264:	460c      	mov	r4, r1
 8015266:	b118      	cbz	r0, 8015270 <__swsetup_r+0x14>
 8015268:	6a03      	ldr	r3, [r0, #32]
 801526a:	b90b      	cbnz	r3, 8015270 <__swsetup_r+0x14>
 801526c:	f7fd fffa 	bl	8013264 <__sinit>
 8015270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015274:	0719      	lsls	r1, r3, #28
 8015276:	d422      	bmi.n	80152be <__swsetup_r+0x62>
 8015278:	06da      	lsls	r2, r3, #27
 801527a:	d407      	bmi.n	801528c <__swsetup_r+0x30>
 801527c:	2209      	movs	r2, #9
 801527e:	602a      	str	r2, [r5, #0]
 8015280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015284:	81a3      	strh	r3, [r4, #12]
 8015286:	f04f 30ff 	mov.w	r0, #4294967295
 801528a:	e033      	b.n	80152f4 <__swsetup_r+0x98>
 801528c:	0758      	lsls	r0, r3, #29
 801528e:	d512      	bpl.n	80152b6 <__swsetup_r+0x5a>
 8015290:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015292:	b141      	cbz	r1, 80152a6 <__swsetup_r+0x4a>
 8015294:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015298:	4299      	cmp	r1, r3
 801529a:	d002      	beq.n	80152a2 <__swsetup_r+0x46>
 801529c:	4628      	mov	r0, r5
 801529e:	f7fe ffd7 	bl	8014250 <_free_r>
 80152a2:	2300      	movs	r3, #0
 80152a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80152a6:	89a3      	ldrh	r3, [r4, #12]
 80152a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80152ac:	81a3      	strh	r3, [r4, #12]
 80152ae:	2300      	movs	r3, #0
 80152b0:	6063      	str	r3, [r4, #4]
 80152b2:	6923      	ldr	r3, [r4, #16]
 80152b4:	6023      	str	r3, [r4, #0]
 80152b6:	89a3      	ldrh	r3, [r4, #12]
 80152b8:	f043 0308 	orr.w	r3, r3, #8
 80152bc:	81a3      	strh	r3, [r4, #12]
 80152be:	6923      	ldr	r3, [r4, #16]
 80152c0:	b94b      	cbnz	r3, 80152d6 <__swsetup_r+0x7a>
 80152c2:	89a3      	ldrh	r3, [r4, #12]
 80152c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80152c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80152cc:	d003      	beq.n	80152d6 <__swsetup_r+0x7a>
 80152ce:	4621      	mov	r1, r4
 80152d0:	4628      	mov	r0, r5
 80152d2:	f000 f8e1 	bl	8015498 <__smakebuf_r>
 80152d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152da:	f013 0201 	ands.w	r2, r3, #1
 80152de:	d00a      	beq.n	80152f6 <__swsetup_r+0x9a>
 80152e0:	2200      	movs	r2, #0
 80152e2:	60a2      	str	r2, [r4, #8]
 80152e4:	6962      	ldr	r2, [r4, #20]
 80152e6:	4252      	negs	r2, r2
 80152e8:	61a2      	str	r2, [r4, #24]
 80152ea:	6922      	ldr	r2, [r4, #16]
 80152ec:	b942      	cbnz	r2, 8015300 <__swsetup_r+0xa4>
 80152ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80152f2:	d1c5      	bne.n	8015280 <__swsetup_r+0x24>
 80152f4:	bd38      	pop	{r3, r4, r5, pc}
 80152f6:	0799      	lsls	r1, r3, #30
 80152f8:	bf58      	it	pl
 80152fa:	6962      	ldrpl	r2, [r4, #20]
 80152fc:	60a2      	str	r2, [r4, #8]
 80152fe:	e7f4      	b.n	80152ea <__swsetup_r+0x8e>
 8015300:	2000      	movs	r0, #0
 8015302:	e7f7      	b.n	80152f4 <__swsetup_r+0x98>
 8015304:	20000198 	.word	0x20000198

08015308 <_sbrk_r>:
 8015308:	b538      	push	{r3, r4, r5, lr}
 801530a:	4d06      	ldr	r5, [pc, #24]	@ (8015324 <_sbrk_r+0x1c>)
 801530c:	2300      	movs	r3, #0
 801530e:	4604      	mov	r4, r0
 8015310:	4608      	mov	r0, r1
 8015312:	602b      	str	r3, [r5, #0]
 8015314:	f7ee f976 	bl	8003604 <_sbrk>
 8015318:	1c43      	adds	r3, r0, #1
 801531a:	d102      	bne.n	8015322 <_sbrk_r+0x1a>
 801531c:	682b      	ldr	r3, [r5, #0]
 801531e:	b103      	cbz	r3, 8015322 <_sbrk_r+0x1a>
 8015320:	6023      	str	r3, [r4, #0]
 8015322:	bd38      	pop	{r3, r4, r5, pc}
 8015324:	200091e4 	.word	0x200091e4

08015328 <__assert_func>:
 8015328:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801532a:	4614      	mov	r4, r2
 801532c:	461a      	mov	r2, r3
 801532e:	4b09      	ldr	r3, [pc, #36]	@ (8015354 <__assert_func+0x2c>)
 8015330:	681b      	ldr	r3, [r3, #0]
 8015332:	4605      	mov	r5, r0
 8015334:	68d8      	ldr	r0, [r3, #12]
 8015336:	b954      	cbnz	r4, 801534e <__assert_func+0x26>
 8015338:	4b07      	ldr	r3, [pc, #28]	@ (8015358 <__assert_func+0x30>)
 801533a:	461c      	mov	r4, r3
 801533c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015340:	9100      	str	r1, [sp, #0]
 8015342:	462b      	mov	r3, r5
 8015344:	4905      	ldr	r1, [pc, #20]	@ (801535c <__assert_func+0x34>)
 8015346:	f000 f86f 	bl	8015428 <fiprintf>
 801534a:	f000 f903 	bl	8015554 <abort>
 801534e:	4b04      	ldr	r3, [pc, #16]	@ (8015360 <__assert_func+0x38>)
 8015350:	e7f4      	b.n	801533c <__assert_func+0x14>
 8015352:	bf00      	nop
 8015354:	20000198 	.word	0x20000198
 8015358:	080246ee 	.word	0x080246ee
 801535c:	080246c0 	.word	0x080246c0
 8015360:	080246b3 	.word	0x080246b3

08015364 <_calloc_r>:
 8015364:	b570      	push	{r4, r5, r6, lr}
 8015366:	fba1 5402 	umull	r5, r4, r1, r2
 801536a:	b93c      	cbnz	r4, 801537c <_calloc_r+0x18>
 801536c:	4629      	mov	r1, r5
 801536e:	f7fe ffe3 	bl	8014338 <_malloc_r>
 8015372:	4606      	mov	r6, r0
 8015374:	b928      	cbnz	r0, 8015382 <_calloc_r+0x1e>
 8015376:	2600      	movs	r6, #0
 8015378:	4630      	mov	r0, r6
 801537a:	bd70      	pop	{r4, r5, r6, pc}
 801537c:	220c      	movs	r2, #12
 801537e:	6002      	str	r2, [r0, #0]
 8015380:	e7f9      	b.n	8015376 <_calloc_r+0x12>
 8015382:	462a      	mov	r2, r5
 8015384:	4621      	mov	r1, r4
 8015386:	f7fe f832 	bl	80133ee <memset>
 801538a:	e7f5      	b.n	8015378 <_calloc_r+0x14>

0801538c <__ascii_mbtowc>:
 801538c:	b082      	sub	sp, #8
 801538e:	b901      	cbnz	r1, 8015392 <__ascii_mbtowc+0x6>
 8015390:	a901      	add	r1, sp, #4
 8015392:	b142      	cbz	r2, 80153a6 <__ascii_mbtowc+0x1a>
 8015394:	b14b      	cbz	r3, 80153aa <__ascii_mbtowc+0x1e>
 8015396:	7813      	ldrb	r3, [r2, #0]
 8015398:	600b      	str	r3, [r1, #0]
 801539a:	7812      	ldrb	r2, [r2, #0]
 801539c:	1e10      	subs	r0, r2, #0
 801539e:	bf18      	it	ne
 80153a0:	2001      	movne	r0, #1
 80153a2:	b002      	add	sp, #8
 80153a4:	4770      	bx	lr
 80153a6:	4610      	mov	r0, r2
 80153a8:	e7fb      	b.n	80153a2 <__ascii_mbtowc+0x16>
 80153aa:	f06f 0001 	mvn.w	r0, #1
 80153ae:	e7f8      	b.n	80153a2 <__ascii_mbtowc+0x16>

080153b0 <_realloc_r>:
 80153b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153b4:	4680      	mov	r8, r0
 80153b6:	4615      	mov	r5, r2
 80153b8:	460c      	mov	r4, r1
 80153ba:	b921      	cbnz	r1, 80153c6 <_realloc_r+0x16>
 80153bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80153c0:	4611      	mov	r1, r2
 80153c2:	f7fe bfb9 	b.w	8014338 <_malloc_r>
 80153c6:	b92a      	cbnz	r2, 80153d4 <_realloc_r+0x24>
 80153c8:	f7fe ff42 	bl	8014250 <_free_r>
 80153cc:	2400      	movs	r4, #0
 80153ce:	4620      	mov	r0, r4
 80153d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153d4:	f000 f8c5 	bl	8015562 <_malloc_usable_size_r>
 80153d8:	4285      	cmp	r5, r0
 80153da:	4606      	mov	r6, r0
 80153dc:	d802      	bhi.n	80153e4 <_realloc_r+0x34>
 80153de:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80153e2:	d8f4      	bhi.n	80153ce <_realloc_r+0x1e>
 80153e4:	4629      	mov	r1, r5
 80153e6:	4640      	mov	r0, r8
 80153e8:	f7fe ffa6 	bl	8014338 <_malloc_r>
 80153ec:	4607      	mov	r7, r0
 80153ee:	2800      	cmp	r0, #0
 80153f0:	d0ec      	beq.n	80153cc <_realloc_r+0x1c>
 80153f2:	42b5      	cmp	r5, r6
 80153f4:	462a      	mov	r2, r5
 80153f6:	4621      	mov	r1, r4
 80153f8:	bf28      	it	cs
 80153fa:	4632      	movcs	r2, r6
 80153fc:	f7fe f8cd 	bl	801359a <memcpy>
 8015400:	4621      	mov	r1, r4
 8015402:	4640      	mov	r0, r8
 8015404:	f7fe ff24 	bl	8014250 <_free_r>
 8015408:	463c      	mov	r4, r7
 801540a:	e7e0      	b.n	80153ce <_realloc_r+0x1e>

0801540c <__ascii_wctomb>:
 801540c:	4603      	mov	r3, r0
 801540e:	4608      	mov	r0, r1
 8015410:	b141      	cbz	r1, 8015424 <__ascii_wctomb+0x18>
 8015412:	2aff      	cmp	r2, #255	@ 0xff
 8015414:	d904      	bls.n	8015420 <__ascii_wctomb+0x14>
 8015416:	228a      	movs	r2, #138	@ 0x8a
 8015418:	601a      	str	r2, [r3, #0]
 801541a:	f04f 30ff 	mov.w	r0, #4294967295
 801541e:	4770      	bx	lr
 8015420:	700a      	strb	r2, [r1, #0]
 8015422:	2001      	movs	r0, #1
 8015424:	4770      	bx	lr
	...

08015428 <fiprintf>:
 8015428:	b40e      	push	{r1, r2, r3}
 801542a:	b503      	push	{r0, r1, lr}
 801542c:	4601      	mov	r1, r0
 801542e:	ab03      	add	r3, sp, #12
 8015430:	4805      	ldr	r0, [pc, #20]	@ (8015448 <fiprintf+0x20>)
 8015432:	f853 2b04 	ldr.w	r2, [r3], #4
 8015436:	6800      	ldr	r0, [r0, #0]
 8015438:	9301      	str	r3, [sp, #4]
 801543a:	f7ff fd0d 	bl	8014e58 <_vfiprintf_r>
 801543e:	b002      	add	sp, #8
 8015440:	f85d eb04 	ldr.w	lr, [sp], #4
 8015444:	b003      	add	sp, #12
 8015446:	4770      	bx	lr
 8015448:	20000198 	.word	0x20000198

0801544c <__swhatbuf_r>:
 801544c:	b570      	push	{r4, r5, r6, lr}
 801544e:	460c      	mov	r4, r1
 8015450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015454:	2900      	cmp	r1, #0
 8015456:	b096      	sub	sp, #88	@ 0x58
 8015458:	4615      	mov	r5, r2
 801545a:	461e      	mov	r6, r3
 801545c:	da0d      	bge.n	801547a <__swhatbuf_r+0x2e>
 801545e:	89a3      	ldrh	r3, [r4, #12]
 8015460:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015464:	f04f 0100 	mov.w	r1, #0
 8015468:	bf14      	ite	ne
 801546a:	2340      	movne	r3, #64	@ 0x40
 801546c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015470:	2000      	movs	r0, #0
 8015472:	6031      	str	r1, [r6, #0]
 8015474:	602b      	str	r3, [r5, #0]
 8015476:	b016      	add	sp, #88	@ 0x58
 8015478:	bd70      	pop	{r4, r5, r6, pc}
 801547a:	466a      	mov	r2, sp
 801547c:	f000 f848 	bl	8015510 <_fstat_r>
 8015480:	2800      	cmp	r0, #0
 8015482:	dbec      	blt.n	801545e <__swhatbuf_r+0x12>
 8015484:	9901      	ldr	r1, [sp, #4]
 8015486:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801548a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801548e:	4259      	negs	r1, r3
 8015490:	4159      	adcs	r1, r3
 8015492:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015496:	e7eb      	b.n	8015470 <__swhatbuf_r+0x24>

08015498 <__smakebuf_r>:
 8015498:	898b      	ldrh	r3, [r1, #12]
 801549a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801549c:	079d      	lsls	r5, r3, #30
 801549e:	4606      	mov	r6, r0
 80154a0:	460c      	mov	r4, r1
 80154a2:	d507      	bpl.n	80154b4 <__smakebuf_r+0x1c>
 80154a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80154a8:	6023      	str	r3, [r4, #0]
 80154aa:	6123      	str	r3, [r4, #16]
 80154ac:	2301      	movs	r3, #1
 80154ae:	6163      	str	r3, [r4, #20]
 80154b0:	b003      	add	sp, #12
 80154b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80154b4:	ab01      	add	r3, sp, #4
 80154b6:	466a      	mov	r2, sp
 80154b8:	f7ff ffc8 	bl	801544c <__swhatbuf_r>
 80154bc:	9f00      	ldr	r7, [sp, #0]
 80154be:	4605      	mov	r5, r0
 80154c0:	4639      	mov	r1, r7
 80154c2:	4630      	mov	r0, r6
 80154c4:	f7fe ff38 	bl	8014338 <_malloc_r>
 80154c8:	b948      	cbnz	r0, 80154de <__smakebuf_r+0x46>
 80154ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154ce:	059a      	lsls	r2, r3, #22
 80154d0:	d4ee      	bmi.n	80154b0 <__smakebuf_r+0x18>
 80154d2:	f023 0303 	bic.w	r3, r3, #3
 80154d6:	f043 0302 	orr.w	r3, r3, #2
 80154da:	81a3      	strh	r3, [r4, #12]
 80154dc:	e7e2      	b.n	80154a4 <__smakebuf_r+0xc>
 80154de:	89a3      	ldrh	r3, [r4, #12]
 80154e0:	6020      	str	r0, [r4, #0]
 80154e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80154e6:	81a3      	strh	r3, [r4, #12]
 80154e8:	9b01      	ldr	r3, [sp, #4]
 80154ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80154ee:	b15b      	cbz	r3, 8015508 <__smakebuf_r+0x70>
 80154f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80154f4:	4630      	mov	r0, r6
 80154f6:	f000 f81d 	bl	8015534 <_isatty_r>
 80154fa:	b128      	cbz	r0, 8015508 <__smakebuf_r+0x70>
 80154fc:	89a3      	ldrh	r3, [r4, #12]
 80154fe:	f023 0303 	bic.w	r3, r3, #3
 8015502:	f043 0301 	orr.w	r3, r3, #1
 8015506:	81a3      	strh	r3, [r4, #12]
 8015508:	89a3      	ldrh	r3, [r4, #12]
 801550a:	431d      	orrs	r5, r3
 801550c:	81a5      	strh	r5, [r4, #12]
 801550e:	e7cf      	b.n	80154b0 <__smakebuf_r+0x18>

08015510 <_fstat_r>:
 8015510:	b538      	push	{r3, r4, r5, lr}
 8015512:	4d07      	ldr	r5, [pc, #28]	@ (8015530 <_fstat_r+0x20>)
 8015514:	2300      	movs	r3, #0
 8015516:	4604      	mov	r4, r0
 8015518:	4608      	mov	r0, r1
 801551a:	4611      	mov	r1, r2
 801551c:	602b      	str	r3, [r5, #0]
 801551e:	f7ee f849 	bl	80035b4 <_fstat>
 8015522:	1c43      	adds	r3, r0, #1
 8015524:	d102      	bne.n	801552c <_fstat_r+0x1c>
 8015526:	682b      	ldr	r3, [r5, #0]
 8015528:	b103      	cbz	r3, 801552c <_fstat_r+0x1c>
 801552a:	6023      	str	r3, [r4, #0]
 801552c:	bd38      	pop	{r3, r4, r5, pc}
 801552e:	bf00      	nop
 8015530:	200091e4 	.word	0x200091e4

08015534 <_isatty_r>:
 8015534:	b538      	push	{r3, r4, r5, lr}
 8015536:	4d06      	ldr	r5, [pc, #24]	@ (8015550 <_isatty_r+0x1c>)
 8015538:	2300      	movs	r3, #0
 801553a:	4604      	mov	r4, r0
 801553c:	4608      	mov	r0, r1
 801553e:	602b      	str	r3, [r5, #0]
 8015540:	f7ee f848 	bl	80035d4 <_isatty>
 8015544:	1c43      	adds	r3, r0, #1
 8015546:	d102      	bne.n	801554e <_isatty_r+0x1a>
 8015548:	682b      	ldr	r3, [r5, #0]
 801554a:	b103      	cbz	r3, 801554e <_isatty_r+0x1a>
 801554c:	6023      	str	r3, [r4, #0]
 801554e:	bd38      	pop	{r3, r4, r5, pc}
 8015550:	200091e4 	.word	0x200091e4

08015554 <abort>:
 8015554:	b508      	push	{r3, lr}
 8015556:	2006      	movs	r0, #6
 8015558:	f000 f834 	bl	80155c4 <raise>
 801555c:	2001      	movs	r0, #1
 801555e:	f7ed fff5 	bl	800354c <_exit>

08015562 <_malloc_usable_size_r>:
 8015562:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015566:	1f18      	subs	r0, r3, #4
 8015568:	2b00      	cmp	r3, #0
 801556a:	bfbc      	itt	lt
 801556c:	580b      	ldrlt	r3, [r1, r0]
 801556e:	18c0      	addlt	r0, r0, r3
 8015570:	4770      	bx	lr

08015572 <_raise_r>:
 8015572:	291f      	cmp	r1, #31
 8015574:	b538      	push	{r3, r4, r5, lr}
 8015576:	4605      	mov	r5, r0
 8015578:	460c      	mov	r4, r1
 801557a:	d904      	bls.n	8015586 <_raise_r+0x14>
 801557c:	2316      	movs	r3, #22
 801557e:	6003      	str	r3, [r0, #0]
 8015580:	f04f 30ff 	mov.w	r0, #4294967295
 8015584:	bd38      	pop	{r3, r4, r5, pc}
 8015586:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015588:	b112      	cbz	r2, 8015590 <_raise_r+0x1e>
 801558a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801558e:	b94b      	cbnz	r3, 80155a4 <_raise_r+0x32>
 8015590:	4628      	mov	r0, r5
 8015592:	f000 f831 	bl	80155f8 <_getpid_r>
 8015596:	4622      	mov	r2, r4
 8015598:	4601      	mov	r1, r0
 801559a:	4628      	mov	r0, r5
 801559c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80155a0:	f000 b818 	b.w	80155d4 <_kill_r>
 80155a4:	2b01      	cmp	r3, #1
 80155a6:	d00a      	beq.n	80155be <_raise_r+0x4c>
 80155a8:	1c59      	adds	r1, r3, #1
 80155aa:	d103      	bne.n	80155b4 <_raise_r+0x42>
 80155ac:	2316      	movs	r3, #22
 80155ae:	6003      	str	r3, [r0, #0]
 80155b0:	2001      	movs	r0, #1
 80155b2:	e7e7      	b.n	8015584 <_raise_r+0x12>
 80155b4:	2100      	movs	r1, #0
 80155b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80155ba:	4620      	mov	r0, r4
 80155bc:	4798      	blx	r3
 80155be:	2000      	movs	r0, #0
 80155c0:	e7e0      	b.n	8015584 <_raise_r+0x12>
	...

080155c4 <raise>:
 80155c4:	4b02      	ldr	r3, [pc, #8]	@ (80155d0 <raise+0xc>)
 80155c6:	4601      	mov	r1, r0
 80155c8:	6818      	ldr	r0, [r3, #0]
 80155ca:	f7ff bfd2 	b.w	8015572 <_raise_r>
 80155ce:	bf00      	nop
 80155d0:	20000198 	.word	0x20000198

080155d4 <_kill_r>:
 80155d4:	b538      	push	{r3, r4, r5, lr}
 80155d6:	4d07      	ldr	r5, [pc, #28]	@ (80155f4 <_kill_r+0x20>)
 80155d8:	2300      	movs	r3, #0
 80155da:	4604      	mov	r4, r0
 80155dc:	4608      	mov	r0, r1
 80155de:	4611      	mov	r1, r2
 80155e0:	602b      	str	r3, [r5, #0]
 80155e2:	f7ed ffa3 	bl	800352c <_kill>
 80155e6:	1c43      	adds	r3, r0, #1
 80155e8:	d102      	bne.n	80155f0 <_kill_r+0x1c>
 80155ea:	682b      	ldr	r3, [r5, #0]
 80155ec:	b103      	cbz	r3, 80155f0 <_kill_r+0x1c>
 80155ee:	6023      	str	r3, [r4, #0]
 80155f0:	bd38      	pop	{r3, r4, r5, pc}
 80155f2:	bf00      	nop
 80155f4:	200091e4 	.word	0x200091e4

080155f8 <_getpid_r>:
 80155f8:	f7ed bf90 	b.w	800351c <_getpid>

080155fc <_init>:
 80155fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80155fe:	bf00      	nop
 8015600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015602:	bc08      	pop	{r3}
 8015604:	469e      	mov	lr, r3
 8015606:	4770      	bx	lr

08015608 <_fini>:
 8015608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801560a:	bf00      	nop
 801560c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801560e:	bc08      	pop	{r3}
 8015610:	469e      	mov	lr, r3
 8015612:	4770      	bx	lr
