#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f3b864b830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f3b864b9c0 .scope module, "regfile_tb" "regfile_tb" 3 17;
 .timescale -9 -10;
v000001f3b86534c0_0 .var "clk", 0 0;
v000001f3b8653c40_0 .var "errors", 15 0;
v000001f3b8653ce0_0 .var "expectedReadData1", 15 0;
v000001f3b8653e20_0 .var "expectedReadData2", 15 0;
v000001f3b86536a0_0 .var "readAddr1", 3 0;
v000001f3b8653d80_0 .var "readAddr2", 3 0;
v000001f3b8653600_0 .net "readData1", 15 0, L_000001f3b8659410;  1 drivers
v000001f3b8653880_0 .net "readData2", 15 0, L_000001f3b86fa640;  1 drivers
v000001f3b86540a0_0 .var "regWrite", 0 0;
v000001f3b8654000_0 .var "reset", 0 0;
v000001f3b86539c0 .array "testvectors", 1000 0, 60 0;
v000001f3b86532e0_0 .var "vectornum", 15 0;
v000001f3b8653920_0 .var "writeAddr", 3 0;
v000001f3b8653380_0 .var "writeData", 15 0;
E_000001f3b87d9660 .event negedge, v000001f3b864e410_0;
S_000001f3b864e140 .scope module, "uut" "regfile" 3 33, 4 17 0, S_000001f3b864b9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "readAddr1";
    .port_info 1 /INPUT 4 "readAddr2";
    .port_info 2 /INPUT 4 "writeAddr";
    .port_info 3 /INPUT 16 "writeData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_000001f3b8659410 .functor BUFZ 16, L_000001f3b8653420, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f3b86fa640 .functor BUFZ 16, L_000001f3b8653240, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f3b8649b70_0 .net *"_ivl_0", 15 0, L_000001f3b8653420;  1 drivers
v000001f3b87dd1f0_0 .net *"_ivl_10", 5 0, L_000001f3b86537e0;  1 drivers
L_000001f3b86b2080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f3b87dae10_0 .net *"_ivl_13", 1 0, L_000001f3b86b2080;  1 drivers
v000001f3b87daeb0_0 .net *"_ivl_2", 5 0, L_000001f3b8654140;  1 drivers
L_000001f3b86b2038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f3b864e2d0_0 .net *"_ivl_5", 1 0, L_000001f3b86b2038;  1 drivers
v000001f3b864e370_0 .net *"_ivl_8", 15 0, L_000001f3b8653240;  1 drivers
v000001f3b864e410_0 .net "clk", 0 0, v000001f3b86534c0_0;  1 drivers
v000001f3b864e4b0 .array "rFile", 0 15, 15 0;
v000001f3b8622d40_0 .net "readAddr1", 3 0, v000001f3b86536a0_0;  1 drivers
v000001f3b8653560_0 .net "readAddr2", 3 0, v000001f3b8653d80_0;  1 drivers
v000001f3b8653ec0_0 .net "readData1", 15 0, L_000001f3b8659410;  alias, 1 drivers
v000001f3b8653740_0 .net "readData2", 15 0, L_000001f3b86fa640;  alias, 1 drivers
v000001f3b8653ba0_0 .net "regWrite", 0 0, v000001f3b86540a0_0;  1 drivers
v000001f3b8653f60_0 .net "writeAddr", 3 0, v000001f3b8653920_0;  1 drivers
v000001f3b8653b00_0 .net "writeData", 15 0, v000001f3b8653380_0;  1 drivers
E_000001f3b87d94e0 .event posedge, v000001f3b864e410_0;
L_000001f3b8653420 .array/port v000001f3b864e4b0, L_000001f3b8654140;
L_000001f3b8654140 .concat [ 4 2 0 0], v000001f3b86536a0_0, L_000001f3b86b2038;
L_000001f3b8653240 .array/port v000001f3b864e4b0, L_000001f3b86537e0;
L_000001f3b86537e0 .concat [ 4 2 0 0], v000001f3b8653d80_0, L_000001f3b86b2080;
    .scope S_000001f3b864e140;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3b864e4b0, 0, 4;
    %wait E_000001f3b87d94e0;
    %load/vec4 v000001f3b8653ba0_0;
    %load/vec4 v000001f3b8653f60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f3b8653b00_0;
    %load/vec4 v000001f3b8653f60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3b864e4b0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f3b864b9c0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3b86534c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3b86534c0_0, 0, 1;
    %delay 50, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f3b864b9c0;
T_2 ;
    %vpi_call/w 3 52 "$dumpfile", "tb_regfile.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f3b864e140 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f3b864b9c0;
T_3 ;
    %pushi/vec4 2147483648, 0, 38;
    %concati/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f3b86539c0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f3b86532e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f3b8653c40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3b8654000_0, 0, 1;
    %delay 270, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3b8654000_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001f3b864b9c0;
T_4 ;
    %wait E_000001f3b87d9660;
    %delay 10, 0;
    %ix/getv 4, v000001f3b86532e0_0;
    %load/vec4a v000001f3b86539c0, 4;
    %split/vec4 16;
    %store/vec4 v000001f3b8653e20_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v000001f3b8653ce0_0, 0, 16;
    %split/vec4 4;
    %store/vec4 v000001f3b8653d80_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v000001f3b86536a0_0, 0, 4;
    %split/vec4 16;
    %store/vec4 v000001f3b8653380_0, 0, 16;
    %split/vec4 4;
    %store/vec4 v000001f3b8653920_0, 0, 4;
    %store/vec4 v000001f3b86540a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f3b864b9c0;
T_5 ;
    %wait E_000001f3b87d94e0;
    %delay 10, 0;
    %load/vec4 v000001f3b8654000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f3b8653600_0;
    %load/vec4 v000001f3b8653880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f3b8653ce0_0;
    %load/vec4 v000001f3b8653e20_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %jmp/0xz  T_5.2, 6;
    %vpi_call/w 3 72 "$display", "Error:\011inputs: regWrite = %b, writeAddr = %h, writeData = %h, readAddr1 = %h, readAddr2 = %h", v000001f3b86540a0_0, v000001f3b8653920_0, v000001f3b8653380_0, v000001f3b86536a0_0, v000001f3b8653d80_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "\011readData1 = %h, readData2 = %b\012\011expectedReadData1 = %h, expectedReadData2 = %h", v000001f3b8653600_0, v000001f3b8653880_0, v000001f3b8653ce0_0, v000001f3b8653e20_0 {0 0 0};
    %load/vec4 v000001f3b8653c40_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f3b8653c40_0, 0, 16;
T_5.2 ;
    %load/vec4 v000001f3b86532e0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f3b86532e0_0, 0, 16;
    %ix/getv 4, v000001f3b86532e0_0;
    %load/vec4a v000001f3b86539c0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 536870911, 536870911, 29;
    %cmp/e;
    %jmp/0xz  T_5.4, 6;
    %vpi_call/w 3 78 "$display", "%d tests completed with %d errors", v000001f3b86532e0_0, v000001f3b8653c40_0 {0 0 0};
    %vpi_call/w 3 79 "$finish" {0 0 0};
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_regfile.sv";
    "././regfile.sv";
