M:___drivers_CoreGPIO_core_gpio
F:G$GPIO_init$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_config$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_set_outputs$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_get_inputs$0$0({2}DF,SL:U),Z,0,0,0,0,0
F:G$GPIO_get_outputs$0$0({2}DF,SL:U),Z,0,0,0,0,0
F:G$GPIO_set_output$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_drive_inout$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_enable_irq$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_disable_irq$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$GPIO_clear_irq$0$0({2}DF,SV:S),Z,0,0,0,0,0
T:F___drivers_CoreGPIO_core_gpio$__gpio_instance_t[({0}S:S$base_addr$0$0({2}SI:U),Z,0,0)({2}S:S$apb_bus_width$0$0({1}SC:U),Z,0,0)]
S:LGPIO_set_outputs$sloc0$1$0({2}SI:U),E,0,0
S:LGPIO_set_outputs$sloc1$1$0({4}SL:U),E,0,0
S:LGPIO_set_outputs$sloc2$1$0({4}SL:U),E,0,0
S:LGPIO_set_output$sloc0$1$0({4}SL:U),E,0,0
S:LGPIO_set_output$sloc1$1$0({2}SI:U),E,0,0
S:LGPIO_set_output$sloc2$1$0({4}SL:U),E,0,0
S:LGPIO_clear_irq$sloc0$1$0({4}SL:U),E,0,0
S:LGPIO_init$base_addr$1$1({2}SI:U),F,0,0
S:LGPIO_init$bus_width$1$1({1}SC:U),F,0,0
S:LGPIO_init$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_init$i$1$1({1}SC:U),F,0,0
S:LGPIO_init$cfg_reg_addr$1$1({2}SI:U),F,0,0
S:LGPIO_init$file_name$4$5({32}DA32,SC:U),F,0,0
S:LGPIO_config$port_id$1$1({1}SC:U),F,0,0
S:LGPIO_config$config$1$1({4}SL:U),F,0,0
S:LGPIO_config$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_config$file_name$3$3({32}DA32,SC:U),F,0,0
S:LGPIO_config$cfg_reg_addr$2$4({4}SL:U),F,0,0
S:LGPIO_config$file_name$4$6({32}DA32,SC:U),F,0,0
S:LGPIO_set_outputs$value$1$1({4}SL:U),F,0,0
S:LGPIO_set_outputs$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_set_outputs$file_name$4$4({32}DA32,SC:U),F,0,0
S:LGPIO_set_outputs$file_name$3$6({32}DA32,SC:U),F,0,0
S:LGPIO_get_inputs$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_get_inputs$gpio_in$1$1({4}SL:U),F,0,0
S:LGPIO_get_inputs$file_name$4$4({32}DA32,SC:U),F,0,0
S:LGPIO_get_outputs$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_get_outputs$gpio_out$1$1({4}SL:U),F,0,0
S:LGPIO_get_outputs$file_name$4$4({32}DA32,SC:U),F,0,0
S:LGPIO_set_output$port_id$1$1({1}SC:U),F,0,0
S:LGPIO_set_output$value$1$1({1}SC:U),F,0,0
S:LGPIO_set_output$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_set_output$file_name$3$3({32}DA32,SC:U),F,0,0
S:LGPIO_set_output$outputs_state$3$5({4}SL:U),F,0,0
S:LGPIO_set_output$file_name$5$9({32}DA32,SC:U),F,0,0
S:LGPIO_set_output$outputs_state$3$10({2}SI:U),F,0,0
S:LGPIO_set_output$gpio_out_reg_addr$3$10({4}SL:U),F,0,0
S:LGPIO_set_output$file_name$5$14({32}DA32,SC:U),F,0,0
S:LGPIO_set_output$outputs_state$3$15({1}SC:U),F,0,0
S:LGPIO_set_output$gpio_out_reg_addr$3$15({4}SL:U),F,0,0
S:LGPIO_set_output$file_name$5$19({32}DA32,SC:U),F,0,0
S:LGPIO_set_output$file_name$4$21({32}DA32,SC:U),F,0,0
S:LGPIO_drive_inout$port_id$1$1({1}SC:U),F,0,0
S:LGPIO_drive_inout$inout_state$1$1({1}SC:U),F,0,0
S:LGPIO_drive_inout$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_drive_inout$config$1$1({4}SL:U),F,0,0
S:LGPIO_drive_inout$cfg_reg_addr$1$1({4}SL:U),F,0,0
S:LGPIO_drive_inout$file_name$3$3({32}DA32,SC:U),F,0,0
S:LGPIO_drive_inout$file_name$4$6({32}DA32,SC:U),F,0,0
S:LGPIO_enable_irq$port_id$1$1({1}SC:U),F,0,0
S:LGPIO_enable_irq$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_enable_irq$cfg_value$1$1({4}SL:U),F,0,0
S:LGPIO_enable_irq$cfg_reg_addr$1$1({4}SL:U),F,0,0
S:LGPIO_enable_irq$file_name$3$3({32}DA32,SC:U),F,0,0
S:LGPIO_disable_irq$port_id$1$1({1}SC:U),F,0,0
S:LGPIO_disable_irq$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_disable_irq$cfg_value$1$1({4}SL:U),F,0,0
S:LGPIO_disable_irq$cfg_reg_addr$1$1({4}SL:U),F,0,0
S:LGPIO_disable_irq$file_name$3$3({32}DA32,SC:U),F,0,0
S:LGPIO_clear_irq$port_id$1$1({1}SC:U),F,0,0
S:LGPIO_clear_irq$this_gpio$1$1({3}DG,ST__gpio_instance_t:S),F,0,0
S:LGPIO_clear_irq$irq_clr_value$1$1({4}SL:U),F,0,0
S:LGPIO_clear_irq$file_name$4$4({32}DA32,SC:U),F,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_assert_fail$0$0({2}DF,SV:S),C,0,0
