
doanvdk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092ac  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08009498  08009498  0000a498  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098c8  080098c8  0000b6f8  2**0
                  CONTENTS
  4 .ARM          00000008  080098c8  080098c8  0000a8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098d0  080098d0  0000b6f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080098d0  080098d0  0000a8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098d8  080098d8  0000a8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006f8  20000000  080098dc  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  200006f8  08009fd4  0000b6f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b80  08009fd4  0000bb80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b6f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c020  00000000  00000000  0000b721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fa1  00000000  00000000  00017741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  000196e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7a  00000000  00000000  0001a458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9c6  00000000  00000000  0001aed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fbd0  00000000  00000000  00035898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a6ab  00000000  00000000  00045468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfb13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cfc  00000000  00000000  000dfb58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e4854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006f8 	.word	0x200006f8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800947c 	.word	0x0800947c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200006fc 	.word	0x200006fc
 8000224:	0800947c 	.word	0x0800947c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dce:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	@ 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	@ 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_f2uiz>:
 8001108:	0042      	lsls	r2, r0, #1
 800110a:	d20e      	bcs.n	800112a <__aeabi_f2uiz+0x22>
 800110c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001110:	d30b      	bcc.n	800112a <__aeabi_f2uiz+0x22>
 8001112:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001116:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111a:	d409      	bmi.n	8001130 <__aeabi_f2uiz+0x28>
 800111c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001120:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001124:	fa23 f002 	lsr.w	r0, r3, r2
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2uiz+0x32>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d102      	bne.n	8001140 <__aeabi_f2uiz+0x38>
 800113a:	f04f 30ff 	mov.w	r0, #4294967295
 800113e:	4770      	bx	lr
 8001140:	f04f 0000 	mov.w	r0, #0
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <__aeabi_uldivmod>:
 8001148:	b953      	cbnz	r3, 8001160 <__aeabi_uldivmod+0x18>
 800114a:	b94a      	cbnz	r2, 8001160 <__aeabi_uldivmod+0x18>
 800114c:	2900      	cmp	r1, #0
 800114e:	bf08      	it	eq
 8001150:	2800      	cmpeq	r0, #0
 8001152:	bf1c      	itt	ne
 8001154:	f04f 31ff 	movne.w	r1, #4294967295
 8001158:	f04f 30ff 	movne.w	r0, #4294967295
 800115c:	f000 b968 	b.w	8001430 <__aeabi_idiv0>
 8001160:	f1ad 0c08 	sub.w	ip, sp, #8
 8001164:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001168:	f000 f806 	bl	8001178 <__udivmoddi4>
 800116c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001170:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001174:	b004      	add	sp, #16
 8001176:	4770      	bx	lr

08001178 <__udivmoddi4>:
 8001178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800117c:	9d08      	ldr	r5, [sp, #32]
 800117e:	460c      	mov	r4, r1
 8001180:	2b00      	cmp	r3, #0
 8001182:	d14e      	bne.n	8001222 <__udivmoddi4+0xaa>
 8001184:	4694      	mov	ip, r2
 8001186:	458c      	cmp	ip, r1
 8001188:	4686      	mov	lr, r0
 800118a:	fab2 f282 	clz	r2, r2
 800118e:	d962      	bls.n	8001256 <__udivmoddi4+0xde>
 8001190:	b14a      	cbz	r2, 80011a6 <__udivmoddi4+0x2e>
 8001192:	f1c2 0320 	rsb	r3, r2, #32
 8001196:	4091      	lsls	r1, r2
 8001198:	fa20 f303 	lsr.w	r3, r0, r3
 800119c:	fa0c fc02 	lsl.w	ip, ip, r2
 80011a0:	4319      	orrs	r1, r3
 80011a2:	fa00 fe02 	lsl.w	lr, r0, r2
 80011a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011aa:	fbb1 f4f7 	udiv	r4, r1, r7
 80011ae:	fb07 1114 	mls	r1, r7, r4, r1
 80011b2:	fa1f f68c 	uxth.w	r6, ip
 80011b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011be:	fb04 f106 	mul.w	r1, r4, r6
 80011c2:	4299      	cmp	r1, r3
 80011c4:	d90a      	bls.n	80011dc <__udivmoddi4+0x64>
 80011c6:	eb1c 0303 	adds.w	r3, ip, r3
 80011ca:	f104 30ff 	add.w	r0, r4, #4294967295
 80011ce:	f080 8110 	bcs.w	80013f2 <__udivmoddi4+0x27a>
 80011d2:	4299      	cmp	r1, r3
 80011d4:	f240 810d 	bls.w	80013f2 <__udivmoddi4+0x27a>
 80011d8:	3c02      	subs	r4, #2
 80011da:	4463      	add	r3, ip
 80011dc:	1a59      	subs	r1, r3, r1
 80011de:	fbb1 f0f7 	udiv	r0, r1, r7
 80011e2:	fb07 1110 	mls	r1, r7, r0, r1
 80011e6:	fb00 f606 	mul.w	r6, r0, r6
 80011ea:	fa1f f38e 	uxth.w	r3, lr
 80011ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011f2:	429e      	cmp	r6, r3
 80011f4:	d90a      	bls.n	800120c <__udivmoddi4+0x94>
 80011f6:	eb1c 0303 	adds.w	r3, ip, r3
 80011fa:	f100 31ff 	add.w	r1, r0, #4294967295
 80011fe:	f080 80fa 	bcs.w	80013f6 <__udivmoddi4+0x27e>
 8001202:	429e      	cmp	r6, r3
 8001204:	f240 80f7 	bls.w	80013f6 <__udivmoddi4+0x27e>
 8001208:	4463      	add	r3, ip
 800120a:	3802      	subs	r0, #2
 800120c:	2100      	movs	r1, #0
 800120e:	1b9b      	subs	r3, r3, r6
 8001210:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001214:	b11d      	cbz	r5, 800121e <__udivmoddi4+0xa6>
 8001216:	40d3      	lsrs	r3, r2
 8001218:	2200      	movs	r2, #0
 800121a:	e9c5 3200 	strd	r3, r2, [r5]
 800121e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001222:	428b      	cmp	r3, r1
 8001224:	d905      	bls.n	8001232 <__udivmoddi4+0xba>
 8001226:	b10d      	cbz	r5, 800122c <__udivmoddi4+0xb4>
 8001228:	e9c5 0100 	strd	r0, r1, [r5]
 800122c:	2100      	movs	r1, #0
 800122e:	4608      	mov	r0, r1
 8001230:	e7f5      	b.n	800121e <__udivmoddi4+0xa6>
 8001232:	fab3 f183 	clz	r1, r3
 8001236:	2900      	cmp	r1, #0
 8001238:	d146      	bne.n	80012c8 <__udivmoddi4+0x150>
 800123a:	42a3      	cmp	r3, r4
 800123c:	d302      	bcc.n	8001244 <__udivmoddi4+0xcc>
 800123e:	4290      	cmp	r0, r2
 8001240:	f0c0 80ee 	bcc.w	8001420 <__udivmoddi4+0x2a8>
 8001244:	1a86      	subs	r6, r0, r2
 8001246:	eb64 0303 	sbc.w	r3, r4, r3
 800124a:	2001      	movs	r0, #1
 800124c:	2d00      	cmp	r5, #0
 800124e:	d0e6      	beq.n	800121e <__udivmoddi4+0xa6>
 8001250:	e9c5 6300 	strd	r6, r3, [r5]
 8001254:	e7e3      	b.n	800121e <__udivmoddi4+0xa6>
 8001256:	2a00      	cmp	r2, #0
 8001258:	f040 808f 	bne.w	800137a <__udivmoddi4+0x202>
 800125c:	eba1 040c 	sub.w	r4, r1, ip
 8001260:	2101      	movs	r1, #1
 8001262:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001266:	fa1f f78c 	uxth.w	r7, ip
 800126a:	fbb4 f6f8 	udiv	r6, r4, r8
 800126e:	fb08 4416 	mls	r4, r8, r6, r4
 8001272:	fb07 f006 	mul.w	r0, r7, r6
 8001276:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800127a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800127e:	4298      	cmp	r0, r3
 8001280:	d908      	bls.n	8001294 <__udivmoddi4+0x11c>
 8001282:	eb1c 0303 	adds.w	r3, ip, r3
 8001286:	f106 34ff 	add.w	r4, r6, #4294967295
 800128a:	d202      	bcs.n	8001292 <__udivmoddi4+0x11a>
 800128c:	4298      	cmp	r0, r3
 800128e:	f200 80cb 	bhi.w	8001428 <__udivmoddi4+0x2b0>
 8001292:	4626      	mov	r6, r4
 8001294:	1a1c      	subs	r4, r3, r0
 8001296:	fbb4 f0f8 	udiv	r0, r4, r8
 800129a:	fb08 4410 	mls	r4, r8, r0, r4
 800129e:	fb00 f707 	mul.w	r7, r0, r7
 80012a2:	fa1f f38e 	uxth.w	r3, lr
 80012a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012aa:	429f      	cmp	r7, r3
 80012ac:	d908      	bls.n	80012c0 <__udivmoddi4+0x148>
 80012ae:	eb1c 0303 	adds.w	r3, ip, r3
 80012b2:	f100 34ff 	add.w	r4, r0, #4294967295
 80012b6:	d202      	bcs.n	80012be <__udivmoddi4+0x146>
 80012b8:	429f      	cmp	r7, r3
 80012ba:	f200 80ae 	bhi.w	800141a <__udivmoddi4+0x2a2>
 80012be:	4620      	mov	r0, r4
 80012c0:	1bdb      	subs	r3, r3, r7
 80012c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012c6:	e7a5      	b.n	8001214 <__udivmoddi4+0x9c>
 80012c8:	f1c1 0720 	rsb	r7, r1, #32
 80012cc:	408b      	lsls	r3, r1
 80012ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80012d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80012d6:	fa24 f607 	lsr.w	r6, r4, r7
 80012da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012de:	fbb6 f8f9 	udiv	r8, r6, r9
 80012e2:	fa1f fe8c 	uxth.w	lr, ip
 80012e6:	fb09 6618 	mls	r6, r9, r8, r6
 80012ea:	fa20 f307 	lsr.w	r3, r0, r7
 80012ee:	408c      	lsls	r4, r1
 80012f0:	fa00 fa01 	lsl.w	sl, r0, r1
 80012f4:	fb08 f00e 	mul.w	r0, r8, lr
 80012f8:	431c      	orrs	r4, r3
 80012fa:	0c23      	lsrs	r3, r4, #16
 80012fc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001300:	4298      	cmp	r0, r3
 8001302:	fa02 f201 	lsl.w	r2, r2, r1
 8001306:	d90a      	bls.n	800131e <__udivmoddi4+0x1a6>
 8001308:	eb1c 0303 	adds.w	r3, ip, r3
 800130c:	f108 36ff 	add.w	r6, r8, #4294967295
 8001310:	f080 8081 	bcs.w	8001416 <__udivmoddi4+0x29e>
 8001314:	4298      	cmp	r0, r3
 8001316:	d97e      	bls.n	8001416 <__udivmoddi4+0x29e>
 8001318:	f1a8 0802 	sub.w	r8, r8, #2
 800131c:	4463      	add	r3, ip
 800131e:	1a1e      	subs	r6, r3, r0
 8001320:	fbb6 f3f9 	udiv	r3, r6, r9
 8001324:	fb09 6613 	mls	r6, r9, r3, r6
 8001328:	fb03 fe0e 	mul.w	lr, r3, lr
 800132c:	b2a4      	uxth	r4, r4
 800132e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001332:	45a6      	cmp	lr, r4
 8001334:	d908      	bls.n	8001348 <__udivmoddi4+0x1d0>
 8001336:	eb1c 0404 	adds.w	r4, ip, r4
 800133a:	f103 30ff 	add.w	r0, r3, #4294967295
 800133e:	d266      	bcs.n	800140e <__udivmoddi4+0x296>
 8001340:	45a6      	cmp	lr, r4
 8001342:	d964      	bls.n	800140e <__udivmoddi4+0x296>
 8001344:	3b02      	subs	r3, #2
 8001346:	4464      	add	r4, ip
 8001348:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800134c:	fba0 8302 	umull	r8, r3, r0, r2
 8001350:	eba4 040e 	sub.w	r4, r4, lr
 8001354:	429c      	cmp	r4, r3
 8001356:	46c6      	mov	lr, r8
 8001358:	461e      	mov	r6, r3
 800135a:	d350      	bcc.n	80013fe <__udivmoddi4+0x286>
 800135c:	d04d      	beq.n	80013fa <__udivmoddi4+0x282>
 800135e:	b155      	cbz	r5, 8001376 <__udivmoddi4+0x1fe>
 8001360:	ebba 030e 	subs.w	r3, sl, lr
 8001364:	eb64 0406 	sbc.w	r4, r4, r6
 8001368:	fa04 f707 	lsl.w	r7, r4, r7
 800136c:	40cb      	lsrs	r3, r1
 800136e:	431f      	orrs	r7, r3
 8001370:	40cc      	lsrs	r4, r1
 8001372:	e9c5 7400 	strd	r7, r4, [r5]
 8001376:	2100      	movs	r1, #0
 8001378:	e751      	b.n	800121e <__udivmoddi4+0xa6>
 800137a:	fa0c fc02 	lsl.w	ip, ip, r2
 800137e:	f1c2 0320 	rsb	r3, r2, #32
 8001382:	40d9      	lsrs	r1, r3
 8001384:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001388:	fa20 f303 	lsr.w	r3, r0, r3
 800138c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001390:	fbb1 f0f8 	udiv	r0, r1, r8
 8001394:	fb08 1110 	mls	r1, r8, r0, r1
 8001398:	4094      	lsls	r4, r2
 800139a:	431c      	orrs	r4, r3
 800139c:	fa1f f78c 	uxth.w	r7, ip
 80013a0:	0c23      	lsrs	r3, r4, #16
 80013a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013a6:	fb00 f107 	mul.w	r1, r0, r7
 80013aa:	4299      	cmp	r1, r3
 80013ac:	d908      	bls.n	80013c0 <__udivmoddi4+0x248>
 80013ae:	eb1c 0303 	adds.w	r3, ip, r3
 80013b2:	f100 36ff 	add.w	r6, r0, #4294967295
 80013b6:	d22c      	bcs.n	8001412 <__udivmoddi4+0x29a>
 80013b8:	4299      	cmp	r1, r3
 80013ba:	d92a      	bls.n	8001412 <__udivmoddi4+0x29a>
 80013bc:	3802      	subs	r0, #2
 80013be:	4463      	add	r3, ip
 80013c0:	1a5b      	subs	r3, r3, r1
 80013c2:	fbb3 f1f8 	udiv	r1, r3, r8
 80013c6:	fb08 3311 	mls	r3, r8, r1, r3
 80013ca:	b2a4      	uxth	r4, r4
 80013cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013d0:	fb01 f307 	mul.w	r3, r1, r7
 80013d4:	42a3      	cmp	r3, r4
 80013d6:	d908      	bls.n	80013ea <__udivmoddi4+0x272>
 80013d8:	eb1c 0404 	adds.w	r4, ip, r4
 80013dc:	f101 36ff 	add.w	r6, r1, #4294967295
 80013e0:	d213      	bcs.n	800140a <__udivmoddi4+0x292>
 80013e2:	42a3      	cmp	r3, r4
 80013e4:	d911      	bls.n	800140a <__udivmoddi4+0x292>
 80013e6:	3902      	subs	r1, #2
 80013e8:	4464      	add	r4, ip
 80013ea:	1ae4      	subs	r4, r4, r3
 80013ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013f0:	e73b      	b.n	800126a <__udivmoddi4+0xf2>
 80013f2:	4604      	mov	r4, r0
 80013f4:	e6f2      	b.n	80011dc <__udivmoddi4+0x64>
 80013f6:	4608      	mov	r0, r1
 80013f8:	e708      	b.n	800120c <__udivmoddi4+0x94>
 80013fa:	45c2      	cmp	sl, r8
 80013fc:	d2af      	bcs.n	800135e <__udivmoddi4+0x1e6>
 80013fe:	ebb8 0e02 	subs.w	lr, r8, r2
 8001402:	eb63 060c 	sbc.w	r6, r3, ip
 8001406:	3801      	subs	r0, #1
 8001408:	e7a9      	b.n	800135e <__udivmoddi4+0x1e6>
 800140a:	4631      	mov	r1, r6
 800140c:	e7ed      	b.n	80013ea <__udivmoddi4+0x272>
 800140e:	4603      	mov	r3, r0
 8001410:	e79a      	b.n	8001348 <__udivmoddi4+0x1d0>
 8001412:	4630      	mov	r0, r6
 8001414:	e7d4      	b.n	80013c0 <__udivmoddi4+0x248>
 8001416:	46b0      	mov	r8, r6
 8001418:	e781      	b.n	800131e <__udivmoddi4+0x1a6>
 800141a:	4463      	add	r3, ip
 800141c:	3802      	subs	r0, #2
 800141e:	e74f      	b.n	80012c0 <__udivmoddi4+0x148>
 8001420:	4606      	mov	r6, r0
 8001422:	4623      	mov	r3, r4
 8001424:	4608      	mov	r0, r1
 8001426:	e711      	b.n	800124c <__udivmoddi4+0xd4>
 8001428:	3e02      	subs	r6, #2
 800142a:	4463      	add	r3, ip
 800142c:	e732      	b.n	8001294 <__udivmoddi4+0x11c>
 800142e:	bf00      	nop

08001430 <__aeabi_idiv0>:
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop

08001434 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af02      	add	r7, sp, #8
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	f023 030f 	bic.w	r3, r3, #15
 8001444:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	011b      	lsls	r3, r3, #4
 800144a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	f043 030c 	orr.w	r3, r3, #12
 8001452:	b2db      	uxtb	r3, r3
 8001454:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	f043 0308 	orr.w	r3, r3, #8
 800145c:	b2db      	uxtb	r3, r3
 800145e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	f043 030c 	orr.w	r3, r3, #12
 8001466:	b2db      	uxtb	r3, r3
 8001468:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 800146a:	7bbb      	ldrb	r3, [r7, #14]
 800146c:	f043 0308 	orr.w	r3, r3, #8
 8001470:	b2db      	uxtb	r3, r3
 8001472:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001474:	f107 0208 	add.w	r2, r7, #8
 8001478:	2364      	movs	r3, #100	@ 0x64
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	2304      	movs	r3, #4
 800147e:	214e      	movs	r1, #78	@ 0x4e
 8001480:	4803      	ldr	r0, [pc, #12]	@ (8001490 <lcd_send_cmd+0x5c>)
 8001482:	f001 ff19 	bl	80032b8 <HAL_I2C_Master_Transmit>
}
 8001486:	bf00      	nop
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000714 	.word	0x20000714

08001494 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af02      	add	r7, sp, #8
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	f023 030f 	bic.w	r3, r3, #15
 80014a4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	011b      	lsls	r3, r3, #4
 80014aa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	f043 030d 	orr.w	r3, r3, #13
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	f043 0309 	orr.w	r3, r3, #9
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 80014c0:	7bbb      	ldrb	r3, [r7, #14]
 80014c2:	f043 030d 	orr.w	r3, r3, #13
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 80014ca:	7bbb      	ldrb	r3, [r7, #14]
 80014cc:	f043 0309 	orr.w	r3, r3, #9
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80014d4:	f107 0208 	add.w	r2, r7, #8
 80014d8:	2364      	movs	r3, #100	@ 0x64
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2304      	movs	r3, #4
 80014de:	214e      	movs	r1, #78	@ 0x4e
 80014e0:	4803      	ldr	r0, [pc, #12]	@ (80014f0 <lcd_send_data+0x5c>)
 80014e2:	f001 fee9 	bl	80032b8 <HAL_I2C_Master_Transmit>
}
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000714 	.word	0x20000714

080014f4 <lcd_clear>:

void lcd_clear (void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80014fa:	2080      	movs	r0, #128	@ 0x80
 80014fc:	f7ff ff9a 	bl	8001434 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001500:	2300      	movs	r3, #0
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	e005      	b.n	8001512 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001506:	2020      	movs	r0, #32
 8001508:	f7ff ffc4 	bl	8001494 <lcd_send_data>
	for (int i=0; i<70; i++)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3301      	adds	r3, #1
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2b45      	cmp	r3, #69	@ 0x45
 8001516:	ddf6      	ble.n	8001506 <lcd_clear+0x12>
	}
}
 8001518:	bf00      	nop
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
    switch (row)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <lcd_put_cur+0x18>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d005      	beq.n	8001544 <lcd_put_cur+0x22>
 8001538:	e009      	b.n	800154e <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001540:	603b      	str	r3, [r7, #0]
            break;
 8001542:	e004      	b.n	800154e <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800154a:	603b      	str	r3, [r7, #0]
            break;
 800154c:	bf00      	nop
    }

    lcd_send_cmd (col);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff ff6e 	bl	8001434 <lcd_send_cmd>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <lcd_init>:


void lcd_init (void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001564:	2032      	movs	r0, #50	@ 0x32
 8001566:	f001 fa6d 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x30);
 800156a:	2030      	movs	r0, #48	@ 0x30
 800156c:	f7ff ff62 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001570:	2005      	movs	r0, #5
 8001572:	f001 fa67 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001576:	2030      	movs	r0, #48	@ 0x30
 8001578:	f7ff ff5c 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800157c:	2001      	movs	r0, #1
 800157e:	f001 fa61 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001582:	2030      	movs	r0, #48	@ 0x30
 8001584:	f7ff ff56 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(10);
 8001588:	200a      	movs	r0, #10
 800158a:	f001 fa5b 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800158e:	2020      	movs	r0, #32
 8001590:	f7ff ff50 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(10);
 8001594:	200a      	movs	r0, #10
 8001596:	f001 fa55 	bl	8002a44 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800159a:	2028      	movs	r0, #40	@ 0x28
 800159c:	f7ff ff4a 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(1);
 80015a0:	2001      	movs	r0, #1
 80015a2:	f001 fa4f 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80015a6:	2008      	movs	r0, #8
 80015a8:	f7ff ff44 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(1);
 80015ac:	2001      	movs	r0, #1
 80015ae:	f001 fa49 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80015b2:	2001      	movs	r0, #1
 80015b4:	f7ff ff3e 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(1);
 80015b8:	2001      	movs	r0, #1
 80015ba:	f001 fa43 	bl	8002a44 <HAL_Delay>
	HAL_Delay(1);
 80015be:	2001      	movs	r0, #1
 80015c0:	f001 fa40 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80015c4:	2006      	movs	r0, #6
 80015c6:	f7ff ff35 	bl	8001434 <lcd_send_cmd>
	HAL_Delay(1);
 80015ca:	2001      	movs	r0, #1
 80015cc:	f001 fa3a 	bl	8002a44 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80015d0:	200c      	movs	r0, #12
 80015d2:	f7ff ff2f 	bl	8001434 <lcd_send_cmd>
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}

080015da <lcd_send_string>:

void lcd_send_string (char *str)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80015e2:	e006      	b.n	80015f2 <lcd_send_string+0x18>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	1c5a      	adds	r2, r3, #1
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff51 	bl	8001494 <lcd_send_data>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f4      	bne.n	80015e4 <lcd_send_string+0xa>
}
 80015fa:	bf00      	nop
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <keyboardInit>:
static void WriteRowBits(writeReadKeypadState_t state);
static writeReadKeypadState_t ReadColumnsBits(void);



void keyboardInit() {
 8001604:	b580      	push	{r7, lr}
 8001606:	b08c      	sub	sp, #48	@ 0x30
 8001608:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Column_InitStruct = {0};
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
    GPIO_InitTypeDef GPIO_Row_InitStruct = {0};
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]

    for (uint8_t i = 0; i < KEYPAD_MAX_COLUMN; i++) {
 8001626:	2300      	movs	r3, #0
 8001628:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800162c:	e025      	b.n	800167a <keyboardInit+0x76>
        __HAL_RCC_GPIOC_CLK_ENABLE(); // Gi s dng GPIOA, sa theo ng chn bn ang dng
 800162e:	4b2f      	ldr	r3, [pc, #188]	@ (80016ec <keyboardInit+0xe8>)
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	4a2e      	ldr	r2, [pc, #184]	@ (80016ec <keyboardInit+0xe8>)
 8001634:	f043 0310 	orr.w	r3, r3, #16
 8001638:	6193      	str	r3, [r2, #24]
 800163a:	4b2c      	ldr	r3, [pc, #176]	@ (80016ec <keyboardInit+0xe8>)
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	f003 0310 	and.w	r3, r3, #16
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]

        GPIO_Column_InitStruct.Pin = arrayOfColumnPin[i];
 8001646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800164a:	4a29      	ldr	r2, [pc, #164]	@ (80016f0 <keyboardInit+0xec>)
 800164c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001650:	61fb      	str	r3, [r7, #28]
        GPIO_Column_InitStruct.Mode = GPIO_MODE_INPUT;
 8001652:	2300      	movs	r3, #0
 8001654:	623b      	str	r3, [r7, #32]
        GPIO_Column_InitStruct.Pull = GPIO_PULLDOWN;
 8001656:	2302      	movs	r3, #2
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(arrayOfColumnPort[i], &GPIO_Column_InitStruct);
 800165a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800165e:	4a25      	ldr	r2, [pc, #148]	@ (80016f4 <keyboardInit+0xf0>)
 8001660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001664:	f107 021c 	add.w	r2, r7, #28
 8001668:	4611      	mov	r1, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f001 fb1c 	bl	8002ca8 <HAL_GPIO_Init>
    for (uint8_t i = 0; i < KEYPAD_MAX_COLUMN; i++) {
 8001670:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001674:	3301      	adds	r3, #1
 8001676:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800167a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800167e:	2b03      	cmp	r3, #3
 8001680:	d9d5      	bls.n	800162e <keyboardInit+0x2a>

    }

    for (uint8_t i = 0; i < KEYPAD_MAX_ROW; i++) {
 8001682:	2300      	movs	r3, #0
 8001684:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001688:	e027      	b.n	80016da <keyboardInit+0xd6>
        __HAL_RCC_GPIOA_CLK_ENABLE(); // Gi s dng GPIOA, sa theo ng chn bn ang dng
 800168a:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <keyboardInit+0xe8>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	4a17      	ldr	r2, [pc, #92]	@ (80016ec <keyboardInit+0xe8>)
 8001690:	f043 0304 	orr.w	r3, r3, #4
 8001694:	6193      	str	r3, [r2, #24]
 8001696:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <keyboardInit+0xe8>)
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	f003 0304 	and.w	r3, r3, #4
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]

        GPIO_Row_InitStruct.Pin = arrayOfRowPin[i];
 80016a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016a6:	4a14      	ldr	r2, [pc, #80]	@ (80016f8 <keyboardInit+0xf4>)
 80016a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016ac:	60fb      	str	r3, [r7, #12]
        GPIO_Row_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	613b      	str	r3, [r7, #16]
        GPIO_Row_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
        GPIO_Row_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(arrayOfRowPort[i], &GPIO_Row_InitStruct);
 80016ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016be:	4a0f      	ldr	r2, [pc, #60]	@ (80016fc <keyboardInit+0xf8>)
 80016c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c4:	f107 020c 	add.w	r2, r7, #12
 80016c8:	4611      	mov	r1, r2
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 faec 	bl	8002ca8 <HAL_GPIO_Init>
    for (uint8_t i = 0; i < KEYPAD_MAX_ROW; i++) {
 80016d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016d4:	3301      	adds	r3, #1
 80016d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80016da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d9d3      	bls.n	800168a <keyboardInit+0x86>
    }
}
 80016e2:	bf00      	nop
 80016e4:	bf00      	nop
 80016e6:	3730      	adds	r7, #48	@ 0x30
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	20000008 	.word	0x20000008
 80016f4:	20000020 	.word	0x20000020
 80016f8:	20000000 	.word	0x20000000
 80016fc:	20000010 	.word	0x20000010

08001700 <getKeyPressed>:





char getKeyPressed() {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
    uint8_t check = 0;
 8001706:	2300      	movs	r3, #0
 8001708:	717b      	strb	r3, [r7, #5]
    char keyPressed = '\0';
 800170a:	2300      	movs	r3, #0
 800170c:	713b      	strb	r3, [r7, #4]

    WriteRowBits(KEYPAD_HIGH);
 800170e:	2001      	movs	r0, #1
 8001710:	f000 f85e 	bl	80017d0 <WriteRowBits>
    while (!ReadColumnsBits());
 8001714:	bf00      	nop
 8001716:	f000 f883 	bl	8001820 <ReadColumnsBits>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0fa      	beq.n	8001716 <getKeyPressed+0x16>
    WriteRowBits(KEYPAD_LOW);
 8001720:	2000      	movs	r0, #0
 8001722:	f000 f855 	bl	80017d0 <WriteRowBits>

    for (uint8_t i = 0; i < KEYPAD_MAX_ROW; i++) {
 8001726:	2300      	movs	r3, #0
 8001728:	71fb      	strb	r3, [r7, #7]
 800172a:	e03e      	b.n	80017aa <getKeyPressed+0xaa>
        HAL_GPIO_WritePin(arrayOfRowPort[i], arrayOfRowPin[i], GPIO_PIN_SET);
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	4a23      	ldr	r2, [pc, #140]	@ (80017bc <getKeyPressed+0xbc>)
 8001730:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	4a22      	ldr	r2, [pc, #136]	@ (80017c0 <getKeyPressed+0xc0>)
 8001738:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800173c:	2201      	movs	r2, #1
 800173e:	4619      	mov	r1, r3
 8001740:	f001 fc5d 	bl	8002ffe <HAL_GPIO_WritePin>
        for (uint8_t j = 0; j < KEYPAD_MAX_COLUMN; j++) {
 8001744:	2300      	movs	r3, #0
 8001746:	71bb      	strb	r3, [r7, #6]
 8001748:	e01d      	b.n	8001786 <getKeyPressed+0x86>
            check = (uint8_t)HAL_GPIO_ReadPin(arrayOfColumnPort[j], arrayOfColumnPin[j]);
 800174a:	79bb      	ldrb	r3, [r7, #6]
 800174c:	4a1d      	ldr	r2, [pc, #116]	@ (80017c4 <getKeyPressed+0xc4>)
 800174e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001752:	79bb      	ldrb	r3, [r7, #6]
 8001754:	491c      	ldr	r1, [pc, #112]	@ (80017c8 <getKeyPressed+0xc8>)
 8001756:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800175a:	4619      	mov	r1, r3
 800175c:	4610      	mov	r0, r2
 800175e:	f001 fc37 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001762:	4603      	mov	r3, r0
 8001764:	717b      	strb	r3, [r7, #5]
            if (check == 1) {
 8001766:	797b      	ldrb	r3, [r7, #5]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d109      	bne.n	8001780 <getKeyPressed+0x80>
                keyPressed = keys[i][j];
 800176c:	79fa      	ldrb	r2, [r7, #7]
 800176e:	79bb      	ldrb	r3, [r7, #6]
 8001770:	4916      	ldr	r1, [pc, #88]	@ (80017cc <getKeyPressed+0xcc>)
 8001772:	0092      	lsls	r2, r2, #2
 8001774:	440a      	add	r2, r1
 8001776:	4413      	add	r3, r2
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	713b      	strb	r3, [r7, #4]
                return keyPressed;
 800177c:	793b      	ldrb	r3, [r7, #4]
 800177e:	e018      	b.n	80017b2 <getKeyPressed+0xb2>
        for (uint8_t j = 0; j < KEYPAD_MAX_COLUMN; j++) {
 8001780:	79bb      	ldrb	r3, [r7, #6]
 8001782:	3301      	adds	r3, #1
 8001784:	71bb      	strb	r3, [r7, #6]
 8001786:	79bb      	ldrb	r3, [r7, #6]
 8001788:	2b03      	cmp	r3, #3
 800178a:	d9de      	bls.n	800174a <getKeyPressed+0x4a>
            }
        }
        HAL_GPIO_WritePin(arrayOfRowPort[i], arrayOfRowPin[i], GPIO_PIN_RESET);
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	4a0b      	ldr	r2, [pc, #44]	@ (80017bc <getKeyPressed+0xbc>)
 8001790:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <getKeyPressed+0xc0>)
 8001798:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800179c:	2200      	movs	r2, #0
 800179e:	4619      	mov	r1, r3
 80017a0:	f001 fc2d 	bl	8002ffe <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < KEYPAD_MAX_ROW; i++) {
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	3301      	adds	r3, #1
 80017a8:	71fb      	strb	r3, [r7, #7]
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	2b03      	cmp	r3, #3
 80017ae:	d9bd      	bls.n	800172c <getKeyPressed+0x2c>
}
    return keyPressed;
 80017b0:	793b      	ldrb	r3, [r7, #4]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000010 	.word	0x20000010
 80017c0:	20000000 	.word	0x20000000
 80017c4:	20000020 	.word	0x20000020
 80017c8:	20000008 	.word	0x20000008
 80017cc:	08009504 	.word	0x08009504

080017d0 <WriteRowBits>:

static void WriteRowBits(writeReadKeypadState_t state) {
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < KEYPAD_MAX_ROW; i++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
 80017de:	e013      	b.n	8001808 <WriteRowBits+0x38>
        HAL_GPIO_WritePin(arrayOfRowPort[i], arrayOfRowPin[i], state == KEYPAD_HIGH ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80017e0:	7bfb      	ldrb	r3, [r7, #15]
 80017e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001818 <WriteRowBits+0x48>)
 80017e4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	4a0c      	ldr	r2, [pc, #48]	@ (800181c <WriteRowBits+0x4c>)
 80017ec:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	bf0c      	ite	eq
 80017f6:	2301      	moveq	r3, #1
 80017f8:	2300      	movne	r3, #0
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	f001 fbfe 	bl	8002ffe <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < KEYPAD_MAX_ROW; i++) {
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	3301      	adds	r3, #1
 8001806:	73fb      	strb	r3, [r7, #15]
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	2b03      	cmp	r3, #3
 800180c:	d9e8      	bls.n	80017e0 <WriteRowBits+0x10>
    }
}
 800180e:	bf00      	nop
 8001810:	bf00      	nop
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000010 	.word	0x20000010
 800181c:	20000000 	.word	0x20000000

08001820 <ReadColumnsBits>:

static writeReadKeypadState_t ReadColumnsBits(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < KEYPAD_MAX_COLUMN; i++) {
 8001826:	2300      	movs	r3, #0
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e015      	b.n	8001858 <ReadColumnsBits+0x38>
        uint8_t check = (uint8_t)HAL_GPIO_ReadPin(arrayOfColumnPort[i], arrayOfColumnPin[i]);
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a0e      	ldr	r2, [pc, #56]	@ (8001868 <ReadColumnsBits+0x48>)
 8001830:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	490d      	ldr	r1, [pc, #52]	@ (800186c <ReadColumnsBits+0x4c>)
 8001838:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800183c:	4619      	mov	r1, r3
 800183e:	4610      	mov	r0, r2
 8001840:	f001 fbc6 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001844:	4603      	mov	r3, r0
 8001846:	71bb      	strb	r3, [r7, #6]
        if (check == 1)
 8001848:	79bb      	ldrb	r3, [r7, #6]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d101      	bne.n	8001852 <ReadColumnsBits+0x32>
            return KEYPAD_HIGH;
 800184e:	2301      	movs	r3, #1
 8001850:	e006      	b.n	8001860 <ReadColumnsBits+0x40>
    for (uint8_t i = 0; i < KEYPAD_MAX_COLUMN; i++) {
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	3301      	adds	r3, #1
 8001856:	71fb      	strb	r3, [r7, #7]
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b03      	cmp	r3, #3
 800185c:	d9e6      	bls.n	800182c <ReadColumnsBits+0xc>
    }
    return KEYPAD_LOW;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000020 	.word	0x20000020
 800186c:	20000008 	.word	0x20000008

08001870 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a0d      	ldr	r2, [pc, #52]	@ (80018b4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d112      	bne.n	80018a8 <HAL_TIM_PeriodElapsedCallback+0x38>
		// X l cho TIM2
		seconds++;
 8001882:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	3301      	adds	r3, #1
 8001888:	4a0b      	ldr	r2, [pc, #44]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800188a:	6013      	str	r3, [r2, #0]
		if (seconds >= 86400) {
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a0a      	ldr	r2, [pc, #40]	@ (80018bc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d908      	bls.n	80018a8 <HAL_TIM_PeriodElapsedCallback+0x38>
			incubationDay++;
 8001896:	4b0a      	ldr	r3, [pc, #40]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	3301      	adds	r3, #1
 800189c:	b2da      	uxtb	r2, r3
 800189e:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80018a0:	701a      	strb	r2, [r3, #0]
			seconds = 0;
 80018a2:	4b05      	ldr	r3, [pc, #20]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
		}
	}
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40012c00 	.word	0x40012c00
 80018b8:	20000840 	.word	0x20000840
 80018bc:	0001517f 	.word	0x0001517f
 80018c0:	20000844 	.word	0x20000844

080018c4 <microDelay>:

void microDelay(uint16_t delay) {
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80018ce:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <microDelay+0x2c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2200      	movs	r2, #0
 80018d4:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 80018d6:	bf00      	nop
 80018d8:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <microDelay+0x2c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d3f9      	bcc.n	80018d8 <microDelay+0x14>
}
 80018e4:	bf00      	nop
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	200007b0 	.word	0x200007b0

080018f4 <DHT22_Start>:

uint8_t DHT22_Start(void) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	75fb      	strb	r3, [r7, #23]
	GPIO_InitTypeDef GPIO_InitStructPrivate = { 0 };
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT22_PIN;
 800190a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800190e:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2302      	movs	r3, #2
 8001916:	613b      	str	r3, [r7, #16]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate);
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4619      	mov	r1, r3
 8001920:	482d      	ldr	r0, [pc, #180]	@ (80019d8 <DHT22_Start+0xe4>)
 8001922:	f001 f9c1 	bl	8002ca8 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800192c:	482a      	ldr	r0, [pc, #168]	@ (80019d8 <DHT22_Start+0xe4>)
 800192e:	f001 fb66 	bl	8002ffe <HAL_GPIO_WritePin>
	microDelay(1300);
 8001932:	f240 5014 	movw	r0, #1300	@ 0x514
 8001936:	f7ff ffc5 	bl	80018c4 <microDelay>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);
 800193a:	2201      	movs	r2, #1
 800193c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001940:	4825      	ldr	r0, [pc, #148]	@ (80019d8 <DHT22_Start+0xe4>)
 8001942:	f001 fb5c 	bl	8002ffe <HAL_GPIO_WritePin>
	microDelay(30);
 8001946:	201e      	movs	r0, #30
 8001948:	f7ff ffbc 	bl	80018c4 <microDelay>
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800194c:	2300      	movs	r3, #0
 800194e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001950:	2301      	movs	r3, #1
 8001952:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate);
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	4619      	mov	r1, r3
 8001958:	481f      	ldr	r0, [pc, #124]	@ (80019d8 <DHT22_Start+0xe4>)
 800195a:	f001 f9a5 	bl	8002ca8 <HAL_GPIO_Init>
	microDelay(40);
 800195e:	2028      	movs	r0, #40	@ 0x28
 8001960:	f7ff ffb0 	bl	80018c4 <microDelay>
	if (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))) {
 8001964:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001968:	481b      	ldr	r0, [pc, #108]	@ (80019d8 <DHT22_Start+0xe4>)
 800196a:	f001 fb31 	bl	8002fd0 <HAL_GPIO_ReadPin>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10c      	bne.n	800198e <DHT22_Start+0x9a>
		microDelay(80);
 8001974:	2050      	movs	r0, #80	@ 0x50
 8001976:	f7ff ffa5 	bl	80018c4 <microDelay>
		if ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)))
 800197a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800197e:	4816      	ldr	r0, [pc, #88]	@ (80019d8 <DHT22_Start+0xe4>)
 8001980:	f001 fb26 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <DHT22_Start+0x9a>
			Response = 1;
 800198a:	2301      	movs	r3, #1
 800198c:	75fb      	strb	r3, [r7, #23]
	}
	pMillis = HAL_GetTick();
 800198e:	f001 f84f 	bl	8002a30 <HAL_GetTick>
 8001992:	4603      	mov	r3, r0
 8001994:	4a11      	ldr	r2, [pc, #68]	@ (80019dc <DHT22_Start+0xe8>)
 8001996:	6013      	str	r3, [r2, #0]
	cMillis = HAL_GetTick();
 8001998:	f001 f84a 	bl	8002a30 <HAL_GetTick>
 800199c:	4603      	mov	r3, r0
 800199e:	4a10      	ldr	r2, [pc, #64]	@ (80019e0 <DHT22_Start+0xec>)
 80019a0:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis) {
 80019a2:	e004      	b.n	80019ae <DHT22_Start+0xba>
		cMillis = HAL_GetTick();
 80019a4:	f001 f844 	bl	8002a30 <HAL_GetTick>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4a0d      	ldr	r2, [pc, #52]	@ (80019e0 <DHT22_Start+0xec>)
 80019ac:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis) {
 80019ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019b2:	4809      	ldr	r0, [pc, #36]	@ (80019d8 <DHT22_Start+0xe4>)
 80019b4:	f001 fb0c 	bl	8002fd0 <HAL_GPIO_ReadPin>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d006      	beq.n	80019cc <DHT22_Start+0xd8>
 80019be:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <DHT22_Start+0xe8>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	1c9a      	adds	r2, r3, #2
 80019c4:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <DHT22_Start+0xec>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d8eb      	bhi.n	80019a4 <DHT22_Start+0xb0>
	}
	return Response;
 80019cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40010800 	.word	0x40010800
 80019dc:	20000800 	.word	0x20000800
 80019e0:	20000804 	.word	0x20000804

080019e4 <DHT22_Read>:
uint8_t DHT22_Read(void) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
	uint8_t x, y;
	for (x = 0; x < 8; x++) {
 80019ea:	2300      	movs	r3, #0
 80019ec:	71fb      	strb	r3, [r7, #7]
 80019ee:	e066      	b.n	8001abe <DHT22_Read+0xda>
		pMillis = HAL_GetTick();
 80019f0:	f001 f81e 	bl	8002a30 <HAL_GetTick>
 80019f4:	4603      	mov	r3, r0
 80019f6:	4a36      	ldr	r2, [pc, #216]	@ (8001ad0 <DHT22_Read+0xec>)
 80019f8:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 80019fa:	f001 f819 	bl	8002a30 <HAL_GetTick>
 80019fe:	4603      	mov	r3, r0
 8001a00:	4a34      	ldr	r2, [pc, #208]	@ (8001ad4 <DHT22_Read+0xf0>)
 8001a02:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001a04:	e004      	b.n	8001a10 <DHT22_Read+0x2c>
				&& pMillis + 2 > cMillis) {
			cMillis = HAL_GetTick();
 8001a06:	f001 f813 	bl	8002a30 <HAL_GetTick>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	4a31      	ldr	r2, [pc, #196]	@ (8001ad4 <DHT22_Read+0xf0>)
 8001a0e:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001a10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a14:	4830      	ldr	r0, [pc, #192]	@ (8001ad8 <DHT22_Read+0xf4>)
 8001a16:	f001 fadb 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001a1a:	4603      	mov	r3, r0
				&& pMillis + 2 > cMillis) {
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d106      	bne.n	8001a2e <DHT22_Read+0x4a>
 8001a20:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad0 <DHT22_Read+0xec>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	1c9a      	adds	r2, r3, #2
 8001a26:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad4 <DHT22_Read+0xf0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d8eb      	bhi.n	8001a06 <DHT22_Read+0x22>
		}
		microDelay(40);
 8001a2e:	2028      	movs	r0, #40	@ 0x28
 8001a30:	f7ff ff48 	bl	80018c4 <microDelay>
		if (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8001a34:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a38:	4827      	ldr	r0, [pc, #156]	@ (8001ad8 <DHT22_Read+0xf4>)
 8001a3a:	f001 fac9 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10e      	bne.n	8001a62 <DHT22_Read+0x7e>
			y &= ~(1 << (7 - x));
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	f1c3 0307 	rsb	r3, r3, #7
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	b25b      	sxtb	r3, r3
 8001a52:	43db      	mvns	r3, r3
 8001a54:	b25a      	sxtb	r2, r3
 8001a56:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	71bb      	strb	r3, [r7, #6]
 8001a60:	e00b      	b.n	8001a7a <DHT22_Read+0x96>
		else
			y |= (1 << (7 - x));
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	f1c3 0307 	rsb	r3, r3, #7
 8001a68:	2201      	movs	r2, #1
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	b25a      	sxtb	r2, r3
 8001a70:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	b25b      	sxtb	r3, r3
 8001a78:	71bb      	strb	r3, [r7, #6]
		pMillis = HAL_GetTick();
 8001a7a:	f000 ffd9 	bl	8002a30 <HAL_GetTick>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a13      	ldr	r2, [pc, #76]	@ (8001ad0 <DHT22_Read+0xec>)
 8001a82:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 8001a84:	f000 ffd4 	bl	8002a30 <HAL_GetTick>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ad4 <DHT22_Read+0xf0>)
 8001a8c:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001a8e:	e004      	b.n	8001a9a <DHT22_Read+0xb6>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
			cMillis = HAL_GetTick();
 8001a90:	f000 ffce 	bl	8002a30 <HAL_GetTick>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4a0f      	ldr	r2, [pc, #60]	@ (8001ad4 <DHT22_Read+0xf0>)
 8001a98:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001a9a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a9e:	480e      	ldr	r0, [pc, #56]	@ (8001ad8 <DHT22_Read+0xf4>)
 8001aa0:	f001 fa96 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001aa4:	4603      	mov	r3, r0
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d006      	beq.n	8001ab8 <DHT22_Read+0xd4>
 8001aaa:	4b09      	ldr	r3, [pc, #36]	@ (8001ad0 <DHT22_Read+0xec>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	1c9a      	adds	r2, r3, #2
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <DHT22_Read+0xf0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d8eb      	bhi.n	8001a90 <DHT22_Read+0xac>
	for (x = 0; x < 8; x++) {
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	3301      	adds	r3, #1
 8001abc:	71fb      	strb	r3, [r7, #7]
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	2b07      	cmp	r3, #7
 8001ac2:	d995      	bls.n	80019f0 <DHT22_Read+0xc>
		}
	}
	return y;
 8001ac4:	79bb      	ldrb	r3, [r7, #6]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000800 	.word	0x20000800
 8001ad4:	20000804 	.word	0x20000804
 8001ad8:	40010800 	.word	0x40010800

08001adc <Display_Menu>:

void Display_Menu() {
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	lcd_clear();
 8001ae0:	f7ff fd08 	bl	80014f4 <lcd_clear>
	switch (current_menu) {
 8001ae4:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <Display_Menu+0x8c>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d02c      	beq.n	8001b46 <Display_Menu+0x6a>
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	dc39      	bgt.n	8001b64 <Display_Menu+0x88>
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d002      	beq.n	8001afa <Display_Menu+0x1e>
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d013      	beq.n	8001b20 <Display_Menu+0x44>
		lcd_put_cur(0, 0);
		sprintf(buffer, "%d ", incubationDay);
		lcd_send_string(buffer);
		break;
	}
}
 8001af8:	e034      	b.n	8001b64 <Display_Menu+0x88>
		lcd_put_cur(0, 0);
 8001afa:	2100      	movs	r1, #0
 8001afc:	2000      	movs	r0, #0
 8001afe:	f7ff fd10 	bl	8001522 <lcd_put_cur>
		sprintf(buffer, "%.2f C", temp_high);
 8001b02:	4b1a      	ldr	r3, [pc, #104]	@ (8001b6c <Display_Menu+0x90>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fcfa 	bl	8000500 <__aeabi_f2d>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4917      	ldr	r1, [pc, #92]	@ (8001b70 <Display_Menu+0x94>)
 8001b12:	4818      	ldr	r0, [pc, #96]	@ (8001b74 <Display_Menu+0x98>)
 8001b14:	f003 f864 	bl	8004be0 <sprintf>
		lcd_send_string(buffer);
 8001b18:	4816      	ldr	r0, [pc, #88]	@ (8001b74 <Display_Menu+0x98>)
 8001b1a:	f7ff fd5e 	bl	80015da <lcd_send_string>
		break;
 8001b1e:	e021      	b.n	8001b64 <Display_Menu+0x88>
		lcd_put_cur(0, 0);
 8001b20:	2100      	movs	r1, #0
 8001b22:	2000      	movs	r0, #0
 8001b24:	f7ff fcfd 	bl	8001522 <lcd_put_cur>
		sprintf(buffer, "%.2f C", temp_low);
 8001b28:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <Display_Menu+0x9c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fce7 	bl	8000500 <__aeabi_f2d>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	490e      	ldr	r1, [pc, #56]	@ (8001b70 <Display_Menu+0x94>)
 8001b38:	480e      	ldr	r0, [pc, #56]	@ (8001b74 <Display_Menu+0x98>)
 8001b3a:	f003 f851 	bl	8004be0 <sprintf>
		lcd_send_string(buffer);
 8001b3e:	480d      	ldr	r0, [pc, #52]	@ (8001b74 <Display_Menu+0x98>)
 8001b40:	f7ff fd4b 	bl	80015da <lcd_send_string>
		break;
 8001b44:	e00e      	b.n	8001b64 <Display_Menu+0x88>
		lcd_put_cur(0, 0);
 8001b46:	2100      	movs	r1, #0
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff fcea 	bl	8001522 <lcd_put_cur>
		sprintf(buffer, "%d ", incubationDay);
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b7c <Display_Menu+0xa0>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	461a      	mov	r2, r3
 8001b54:	490a      	ldr	r1, [pc, #40]	@ (8001b80 <Display_Menu+0xa4>)
 8001b56:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <Display_Menu+0x98>)
 8001b58:	f003 f842 	bl	8004be0 <sprintf>
		lcd_send_string(buffer);
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <Display_Menu+0x98>)
 8001b5e:	f7ff fd3c 	bl	80015da <lcd_send_string>
		break;
 8001b62:	bf00      	nop
}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000868 	.word	0x20000868
 8001b6c:	20000030 	.word	0x20000030
 8001b70:	08009498 	.word	0x08009498
 8001b74:	20000848 	.word	0x20000848
 8001b78:	20000034 	.word	0x20000034
 8001b7c:	20000844 	.word	0x20000844
 8001b80:	080094a0 	.word	0x080094a0

08001b84 <Menu_Mode>:

void Menu_Mode() {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
	Display_Menu();
 8001b8a:	f7ff ffa7 	bl	8001adc <Display_Menu>
	uint8_t exit_menu = 0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	71fb      	strb	r3, [r7, #7]
	while (!exit_menu) {
 8001b92:	e0ed      	b.n	8001d70 <Menu_Mode+0x1ec>
		key = getKeyPressed();
 8001b94:	f7ff fdb4 	bl	8001700 <getKeyPressed>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	4b79      	ldr	r3, [pc, #484]	@ (8001d84 <Menu_Mode+0x200>)
 8001b9e:	701a      	strb	r2, [r3, #0]
		if (key != '\0') {
 8001ba0:	4b78      	ldr	r3, [pc, #480]	@ (8001d84 <Menu_Mode+0x200>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 80e2 	beq.w	8001d70 <Menu_Mode+0x1ec>

			switch (key) {
 8001bac:	4b75      	ldr	r3, [pc, #468]	@ (8001d84 <Menu_Mode+0x200>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	3b2a      	subs	r3, #42	@ 0x2a
 8001bb4:	2b0e      	cmp	r3, #14
 8001bb6:	f200 80d6 	bhi.w	8001d66 <Menu_Mode+0x1e2>
 8001bba:	a201      	add	r2, pc, #4	@ (adr r2, 8001bc0 <Menu_Mode+0x3c>)
 8001bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc0:	08001bfd 	.word	0x08001bfd
 8001bc4:	08001d67 	.word	0x08001d67
 8001bc8:	08001d67 	.word	0x08001d67
 8001bcc:	08001d67 	.word	0x08001d67
 8001bd0:	08001d67 	.word	0x08001d67
 8001bd4:	08001d67 	.word	0x08001d67
 8001bd8:	08001d67 	.word	0x08001d67
 8001bdc:	08001d67 	.word	0x08001d67
 8001be0:	08001c61 	.word	0x08001c61
 8001be4:	08001d67 	.word	0x08001d67
 8001be8:	08001c21 	.word	0x08001c21
 8001bec:	08001d67 	.word	0x08001d67
 8001bf0:	08001c41 	.word	0x08001c41
 8001bf4:	08001d67 	.word	0x08001d67
 8001bf8:	08001ce1 	.word	0x08001ce1
			case '*':
				lcd_clear();
 8001bfc:	f7ff fc7a 	bl	80014f4 <lcd_clear>
				lcd_put_cur(0, 0);
 8001c00:	2100      	movs	r1, #0
 8001c02:	2000      	movs	r0, #0
 8001c04:	f7ff fc8d 	bl	8001522 <lcd_put_cur>
				lcd_send_string("Da luu cai dat!");
 8001c08:	485f      	ldr	r0, [pc, #380]	@ (8001d88 <Menu_Mode+0x204>)
 8001c0a:	f7ff fce6 	bl	80015da <lcd_send_string>
				HAL_Delay(1000);
 8001c0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c12:	f000 ff17 	bl	8002a44 <HAL_Delay>
				lcd_clear();
 8001c16:	f7ff fc6d 	bl	80014f4 <lcd_clear>
				exit_menu = 1;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	71fb      	strb	r3, [r7, #7]
				break;
 8001c1e:	e0a2      	b.n	8001d66 <Menu_Mode+0x1e2>


			case '4': // Ln menu
				current_menu = (current_menu + 2) % 3;
 8001c20:	4b5a      	ldr	r3, [pc, #360]	@ (8001d8c <Menu_Mode+0x208>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	1c9a      	adds	r2, r3, #2
 8001c26:	4b5a      	ldr	r3, [pc, #360]	@ (8001d90 <Menu_Mode+0x20c>)
 8001c28:	fb83 3102 	smull	r3, r1, r3, r2
 8001c2c:	17d3      	asrs	r3, r2, #31
 8001c2e:	1ac9      	subs	r1, r1, r3
 8001c30:	460b      	mov	r3, r1
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	440b      	add	r3, r1
 8001c36:	1ad1      	subs	r1, r2, r3
 8001c38:	b2ca      	uxtb	r2, r1
 8001c3a:	4b54      	ldr	r3, [pc, #336]	@ (8001d8c <Menu_Mode+0x208>)
 8001c3c:	701a      	strb	r2, [r3, #0]
				break;
 8001c3e:	e092      	b.n	8001d66 <Menu_Mode+0x1e2>
			case '6': // Xung menu
				current_menu = (current_menu + 1) % 3;
 8001c40:	4b52      	ldr	r3, [pc, #328]	@ (8001d8c <Menu_Mode+0x208>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	1c5a      	adds	r2, r3, #1
 8001c46:	4b52      	ldr	r3, [pc, #328]	@ (8001d90 <Menu_Mode+0x20c>)
 8001c48:	fb83 3102 	smull	r3, r1, r3, r2
 8001c4c:	17d3      	asrs	r3, r2, #31
 8001c4e:	1ac9      	subs	r1, r1, r3
 8001c50:	460b      	mov	r3, r1
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	440b      	add	r3, r1
 8001c56:	1ad1      	subs	r1, r2, r3
 8001c58:	b2ca      	uxtb	r2, r1
 8001c5a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d8c <Menu_Mode+0x208>)
 8001c5c:	701a      	strb	r2, [r3, #0]
				break;
 8001c5e:	e082      	b.n	8001d66 <Menu_Mode+0x1e2>
			case '2': // Tng
				if (current_menu == 0 && temp_high < 40.0f)
 8001c60:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <Menu_Mode+0x208>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d113      	bne.n	8001c90 <Menu_Mode+0x10c>
 8001c68:	4b4a      	ldr	r3, [pc, #296]	@ (8001d94 <Menu_Mode+0x210>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	494a      	ldr	r1, [pc, #296]	@ (8001d98 <Menu_Mode+0x214>)
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fa22 	bl	80010b8 <__aeabi_fcmplt>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00a      	beq.n	8001c90 <Menu_Mode+0x10c>
					temp_high += 0.1f;
 8001c7a:	4b46      	ldr	r3, [pc, #280]	@ (8001d94 <Menu_Mode+0x210>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4947      	ldr	r1, [pc, #284]	@ (8001d9c <Menu_Mode+0x218>)
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe ff73 	bl	8000b6c <__addsf3>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b42      	ldr	r3, [pc, #264]	@ (8001d94 <Menu_Mode+0x210>)
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	e026      	b.n	8001cde <Menu_Mode+0x15a>
				else if (current_menu == 1 && temp_low < 38.0f)
 8001c90:	4b3e      	ldr	r3, [pc, #248]	@ (8001d8c <Menu_Mode+0x208>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d113      	bne.n	8001cc0 <Menu_Mode+0x13c>
 8001c98:	4b41      	ldr	r3, [pc, #260]	@ (8001da0 <Menu_Mode+0x21c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4941      	ldr	r1, [pc, #260]	@ (8001da4 <Menu_Mode+0x220>)
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fa0a 	bl	80010b8 <__aeabi_fcmplt>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00a      	beq.n	8001cc0 <Menu_Mode+0x13c>
					temp_low += 0.1f;
 8001caa:	4b3d      	ldr	r3, [pc, #244]	@ (8001da0 <Menu_Mode+0x21c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	493b      	ldr	r1, [pc, #236]	@ (8001d9c <Menu_Mode+0x218>)
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe ff5b 	bl	8000b6c <__addsf3>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b39      	ldr	r3, [pc, #228]	@ (8001da0 <Menu_Mode+0x21c>)
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	e00e      	b.n	8001cde <Menu_Mode+0x15a>
				else if (current_menu == 2 && incubationDay < 32)
 8001cc0:	4b32      	ldr	r3, [pc, #200]	@ (8001d8c <Menu_Mode+0x208>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d14b      	bne.n	8001d60 <Menu_Mode+0x1dc>
 8001cc8:	4b37      	ldr	r3, [pc, #220]	@ (8001da8 <Menu_Mode+0x224>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b1f      	cmp	r3, #31
 8001cce:	d847      	bhi.n	8001d60 <Menu_Mode+0x1dc>
					incubationDay += 1;
 8001cd0:	4b35      	ldr	r3, [pc, #212]	@ (8001da8 <Menu_Mode+0x224>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b33      	ldr	r3, [pc, #204]	@ (8001da8 <Menu_Mode+0x224>)
 8001cda:	701a      	strb	r2, [r3, #0]
				break;
 8001cdc:	e040      	b.n	8001d60 <Menu_Mode+0x1dc>
 8001cde:	e03f      	b.n	8001d60 <Menu_Mode+0x1dc>
			case '8': // Gim
				if (current_menu == 0 && temp_high > 37.0f)
 8001ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d8c <Menu_Mode+0x208>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d113      	bne.n	8001d10 <Menu_Mode+0x18c>
 8001ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8001d94 <Menu_Mode+0x210>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	492f      	ldr	r1, [pc, #188]	@ (8001dac <Menu_Mode+0x228>)
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff fa00 	bl	80010f4 <__aeabi_fcmpgt>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00a      	beq.n	8001d10 <Menu_Mode+0x18c>
					temp_high -= 0.1f;
 8001cfa:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <Menu_Mode+0x210>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4927      	ldr	r1, [pc, #156]	@ (8001d9c <Menu_Mode+0x218>)
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe ff31 	bl	8000b68 <__aeabi_fsub>
 8001d06:	4603      	mov	r3, r0
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b22      	ldr	r3, [pc, #136]	@ (8001d94 <Menu_Mode+0x210>)
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	e026      	b.n	8001d5e <Menu_Mode+0x1da>
				else if (current_menu == 1 && temp_low > 20.0f)
 8001d10:	4b1e      	ldr	r3, [pc, #120]	@ (8001d8c <Menu_Mode+0x208>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d113      	bne.n	8001d40 <Menu_Mode+0x1bc>
 8001d18:	4b21      	ldr	r3, [pc, #132]	@ (8001da0 <Menu_Mode+0x21c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4924      	ldr	r1, [pc, #144]	@ (8001db0 <Menu_Mode+0x22c>)
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff f9e8 	bl	80010f4 <__aeabi_fcmpgt>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00a      	beq.n	8001d40 <Menu_Mode+0x1bc>
					temp_low -= 0.1f;
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <Menu_Mode+0x21c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	491b      	ldr	r1, [pc, #108]	@ (8001d9c <Menu_Mode+0x218>)
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe ff19 	bl	8000b68 <__aeabi_fsub>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <Menu_Mode+0x21c>)
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	e00e      	b.n	8001d5e <Menu_Mode+0x1da>
				else if (current_menu == 2 && incubationDay > 0)
 8001d40:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <Menu_Mode+0x208>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d10d      	bne.n	8001d64 <Menu_Mode+0x1e0>
 8001d48:	4b17      	ldr	r3, [pc, #92]	@ (8001da8 <Menu_Mode+0x224>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d009      	beq.n	8001d64 <Menu_Mode+0x1e0>
					incubationDay -= 1;
 8001d50:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <Menu_Mode+0x224>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <Menu_Mode+0x224>)
 8001d5a:	701a      	strb	r2, [r3, #0]
				break;
 8001d5c:	e002      	b.n	8001d64 <Menu_Mode+0x1e0>
 8001d5e:	e001      	b.n	8001d64 <Menu_Mode+0x1e0>
				break;
 8001d60:	bf00      	nop
 8001d62:	e000      	b.n	8001d66 <Menu_Mode+0x1e2>
				break;
 8001d64:	bf00      	nop
			}
			Display_Menu();
 8001d66:	f7ff feb9 	bl	8001adc <Display_Menu>
			HAL_Delay(200); // chng di phm
 8001d6a:	20c8      	movs	r0, #200	@ 0xc8
 8001d6c:	f000 fe6a 	bl	8002a44 <HAL_Delay>
	while (!exit_menu) {
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f43f af0e 	beq.w	8001b94 <Menu_Mode+0x10>
		}
	}
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000869 	.word	0x20000869
 8001d88:	080094a4 	.word	0x080094a4
 8001d8c:	20000868 	.word	0x20000868
 8001d90:	55555556 	.word	0x55555556
 8001d94:	20000030 	.word	0x20000030
 8001d98:	42200000 	.word	0x42200000
 8001d9c:	3dcccccd 	.word	0x3dcccccd
 8001da0:	20000034 	.word	0x20000034
 8001da4:	42180000 	.word	0x42180000
 8001da8:	20000844 	.word	0x20000844
 8001dac:	42140000 	.word	0x42140000
 8001db0:	41a00000 	.word	0x41a00000

08001db4 <Read_DHT22_Update_LCD>:
void Read_DHT22_Update_LCD(void) {
 8001db4:	b598      	push	{r3, r4, r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	if (DHT22_Start()) {
 8001db8:	f7ff fd9c 	bl	80018f4 <DHT22_Start>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 81e3 	beq.w	800218a <Read_DHT22_Update_LCD+0x3d6>
		hum1 = DHT22_Read();
 8001dc4:	f7ff fe0e 	bl	80019e4 <DHT22_Read>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4b5e      	ldr	r3, [pc, #376]	@ (8001f48 <Read_DHT22_Update_LCD+0x194>)
 8001dce:	701a      	strb	r2, [r3, #0]
		hum2 = DHT22_Read();
 8001dd0:	f7ff fe08 	bl	80019e4 <DHT22_Read>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4b5c      	ldr	r3, [pc, #368]	@ (8001f4c <Read_DHT22_Update_LCD+0x198>)
 8001dda:	701a      	strb	r2, [r3, #0]
		tempC1 = DHT22_Read();
 8001ddc:	f7ff fe02 	bl	80019e4 <DHT22_Read>
 8001de0:	4603      	mov	r3, r0
 8001de2:	461a      	mov	r2, r3
 8001de4:	4b5a      	ldr	r3, [pc, #360]	@ (8001f50 <Read_DHT22_Update_LCD+0x19c>)
 8001de6:	701a      	strb	r2, [r3, #0]
		tempC2 = DHT22_Read();
 8001de8:	f7ff fdfc 	bl	80019e4 <DHT22_Read>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461a      	mov	r2, r3
 8001df0:	4b58      	ldr	r3, [pc, #352]	@ (8001f54 <Read_DHT22_Update_LCD+0x1a0>)
 8001df2:	701a      	strb	r2, [r3, #0]
		SUM = DHT22_Read();
 8001df4:	f7ff fdf6 	bl	80019e4 <DHT22_Read>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	4b56      	ldr	r3, [pc, #344]	@ (8001f58 <Read_DHT22_Update_LCD+0x1a4>)
 8001dfe:	701a      	strb	r2, [r3, #0]
		CHECK = hum1 + hum2 + tempC1 + tempC2;
 8001e00:	4b51      	ldr	r3, [pc, #324]	@ (8001f48 <Read_DHT22_Update_LCD+0x194>)
 8001e02:	781a      	ldrb	r2, [r3, #0]
 8001e04:	4b51      	ldr	r3, [pc, #324]	@ (8001f4c <Read_DHT22_Update_LCD+0x198>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	4413      	add	r3, r2
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b50      	ldr	r3, [pc, #320]	@ (8001f50 <Read_DHT22_Update_LCD+0x19c>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	4413      	add	r3, r2
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	4b4f      	ldr	r3, [pc, #316]	@ (8001f54 <Read_DHT22_Update_LCD+0x1a0>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4413      	add	r3, r2
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	4b4f      	ldr	r3, [pc, #316]	@ (8001f5c <Read_DHT22_Update_LCD+0x1a8>)
 8001e1e:	701a      	strb	r2, [r3, #0]
		if (CHECK == SUM) {
 8001e20:	4b4e      	ldr	r3, [pc, #312]	@ (8001f5c <Read_DHT22_Update_LCD+0x1a8>)
 8001e22:	781a      	ldrb	r2, [r3, #0]
 8001e24:	4b4c      	ldr	r3, [pc, #304]	@ (8001f58 <Read_DHT22_Update_LCD+0x1a4>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	f040 81ae 	bne.w	800218a <Read_DHT22_Update_LCD+0x3d6>
			//nu bit MSB ca tempC1 = 1 th nhit  m
			if (tempC1 > 127) {
 8001e2e:	4b48      	ldr	r3, [pc, #288]	@ (8001f50 <Read_DHT22_Update_LCD+0x19c>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	b25b      	sxtb	r3, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	da0f      	bge.n	8001e58 <Read_DHT22_Update_LCD+0xa4>
				temp_Celsius = (float) tempC2 / 10 * (-1);
 8001e38:	4b46      	ldr	r3, [pc, #280]	@ (8001f54 <Read_DHT22_Update_LCD+0x1a0>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7fe ff45 	bl	8000ccc <__aeabi_ui2f>
 8001e42:	4603      	mov	r3, r0
 8001e44:	4946      	ldr	r1, [pc, #280]	@ (8001f60 <Read_DHT22_Update_LCD+0x1ac>)
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff f84c 	bl	8000ee4 <__aeabi_fdiv>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001e52:	4a44      	ldr	r2, [pc, #272]	@ (8001f64 <Read_DHT22_Update_LCD+0x1b0>)
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	e011      	b.n	8001e7c <Read_DHT22_Update_LCD+0xc8>
			} else {
				temp_Celsius = (float) ((tempC1 << 8) | tempC2) / 10;
 8001e58:	4b3d      	ldr	r3, [pc, #244]	@ (8001f50 <Read_DHT22_Update_LCD+0x19c>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f54 <Read_DHT22_Update_LCD+0x1a0>)
 8001e60:	7812      	ldrb	r2, [r2, #0]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe ff35 	bl	8000cd4 <__aeabi_i2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	493c      	ldr	r1, [pc, #240]	@ (8001f60 <Read_DHT22_Update_LCD+0x1ac>)
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff f838 	bl	8000ee4 <__aeabi_fdiv>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b3a      	ldr	r3, [pc, #232]	@ (8001f64 <Read_DHT22_Update_LCD+0x1b0>)
 8001e7a:	601a      	str	r2, [r3, #0]
			}
			//nhit  n v Fahrenheit
			temp_Fahrenheit = temp_Celsius * 9 / 5 + 32;
 8001e7c:	4b39      	ldr	r3, [pc, #228]	@ (8001f64 <Read_DHT22_Update_LCD+0x1b0>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4939      	ldr	r1, [pc, #228]	@ (8001f68 <Read_DHT22_Update_LCD+0x1b4>)
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe ff7a 	bl	8000d7c <__aeabi_fmul>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	4938      	ldr	r1, [pc, #224]	@ (8001f6c <Read_DHT22_Update_LCD+0x1b8>)
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff f829 	bl	8000ee4 <__aeabi_fdiv>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fe67 	bl	8000b6c <__addsf3>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b33      	ldr	r3, [pc, #204]	@ (8001f70 <Read_DHT22_Update_LCD+0x1bc>)
 8001ea4:	601a      	str	r2, [r3, #0]
			Humidity = (float) ((hum1 << 8) | hum2) / 10; // m
 8001ea6:	4b28      	ldr	r3, [pc, #160]	@ (8001f48 <Read_DHT22_Update_LCD+0x194>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	4a27      	ldr	r2, [pc, #156]	@ (8001f4c <Read_DHT22_Update_LCD+0x198>)
 8001eae:	7812      	ldrb	r2, [r2, #0]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe ff0e 	bl	8000cd4 <__aeabi_i2f>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4929      	ldr	r1, [pc, #164]	@ (8001f60 <Read_DHT22_Update_LCD+0x1ac>)
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff f811 	bl	8000ee4 <__aeabi_fdiv>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b2b      	ldr	r3, [pc, #172]	@ (8001f74 <Read_DHT22_Update_LCD+0x1c0>)
 8001ec8:	601a      	str	r2, [r3, #0]


			if (temp_Celsius < 0) {
 8001eca:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <Read_DHT22_Update_LCD+0x1b0>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f04f 0100 	mov.w	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff f8f0 	bl	80010b8 <__aeabi_fcmplt>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d056      	beq.n	8001f8c <Read_DHT22_Update_LCD+0x1d8>
				tempC_integral = temp_Celsius * (-1);
 8001ede:	4b21      	ldr	r3, [pc, #132]	@ (8001f64 <Read_DHT22_Update_LCD+0x1b0>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff f90e 	bl	8001108 <__aeabi_f2uiz>
 8001eec:	4603      	mov	r3, r0
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	4b21      	ldr	r3, [pc, #132]	@ (8001f78 <Read_DHT22_Update_LCD+0x1c4>)
 8001ef2:	701a      	strb	r2, [r3, #0]
				tempC_decimal = temp_Celsius * (-10) - tempC_integral * 10;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <Read_DHT22_Update_LCD+0x1b0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4920      	ldr	r1, [pc, #128]	@ (8001f7c <Read_DHT22_Update_LCD+0x1c8>)
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe ff3e 	bl	8000d7c <__aeabi_fmul>
 8001f00:	4603      	mov	r3, r0
 8001f02:	461c      	mov	r4, r3
 8001f04:	4b1c      	ldr	r3, [pc, #112]	@ (8001f78 <Read_DHT22_Update_LCD+0x1c4>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe fede 	bl	8000cd4 <__aeabi_i2f>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	f7fe fe23 	bl	8000b68 <__aeabi_fsub>
 8001f22:	4603      	mov	r3, r0
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff f8ef 	bl	8001108 <__aeabi_f2uiz>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4b14      	ldr	r3, [pc, #80]	@ (8001f80 <Read_DHT22_Update_LCD+0x1cc>)
 8001f30:	701a      	strb	r2, [r3, #0]
				sprintf(string, "-%d.%d C   ", tempC_integral, tempC_decimal);
 8001f32:	4b11      	ldr	r3, [pc, #68]	@ (8001f78 <Read_DHT22_Update_LCD+0x1c4>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b11      	ldr	r3, [pc, #68]	@ (8001f80 <Read_DHT22_Update_LCD+0x1cc>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4911      	ldr	r1, [pc, #68]	@ (8001f84 <Read_DHT22_Update_LCD+0x1d0>)
 8001f3e:	4812      	ldr	r0, [pc, #72]	@ (8001f88 <Read_DHT22_Update_LCD+0x1d4>)
 8001f40:	f002 fe4e 	bl	8004be0 <sprintf>
 8001f44:	e053      	b.n	8001fee <Read_DHT22_Update_LCD+0x23a>
 8001f46:	bf00      	nop
 8001f48:	200007f8 	.word	0x200007f8
 8001f4c:	200007f9 	.word	0x200007f9
 8001f50:	200007fa 	.word	0x200007fa
 8001f54:	200007fb 	.word	0x200007fb
 8001f58:	200007fc 	.word	0x200007fc
 8001f5c:	200007fd 	.word	0x200007fd
 8001f60:	41200000 	.word	0x41200000
 8001f64:	20000808 	.word	0x20000808
 8001f68:	41100000 	.word	0x41100000
 8001f6c:	40a00000 	.word	0x40a00000
 8001f70:	2000080c 	.word	0x2000080c
 8001f74:	20000810 	.word	0x20000810
 8001f78:	20000816 	.word	0x20000816
 8001f7c:	c1200000 	.word	0xc1200000
 8001f80:	20000817 	.word	0x20000817
 8001f84:	080094b4 	.word	0x080094b4
 8001f88:	20000820 	.word	0x20000820
			} else {
				tempC_integral = temp_Celsius;
 8001f8c:	4b80      	ldr	r3, [pc, #512]	@ (8002190 <Read_DHT22_Update_LCD+0x3dc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff f8b9 	bl	8001108 <__aeabi_f2uiz>
 8001f96:	4603      	mov	r3, r0
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	4b7e      	ldr	r3, [pc, #504]	@ (8002194 <Read_DHT22_Update_LCD+0x3e0>)
 8001f9c:	701a      	strb	r2, [r3, #0]
				tempC_decimal = temp_Celsius * 10 - tempC_integral * 10;
 8001f9e:	4b7c      	ldr	r3, [pc, #496]	@ (8002190 <Read_DHT22_Update_LCD+0x3dc>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	497d      	ldr	r1, [pc, #500]	@ (8002198 <Read_DHT22_Update_LCD+0x3e4>)
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7fe fee9 	bl	8000d7c <__aeabi_fmul>
 8001faa:	4603      	mov	r3, r0
 8001fac:	461c      	mov	r4, r3
 8001fae:	4b79      	ldr	r3, [pc, #484]	@ (8002194 <Read_DHT22_Update_LCD+0x3e0>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe fe89 	bl	8000cd4 <__aeabi_i2f>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4620      	mov	r0, r4
 8001fc8:	f7fe fdce 	bl	8000b68 <__aeabi_fsub>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff f89a 	bl	8001108 <__aeabi_f2uiz>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	4b70      	ldr	r3, [pc, #448]	@ (800219c <Read_DHT22_Update_LCD+0x3e8>)
 8001fda:	701a      	strb	r2, [r3, #0]
				sprintf(string, "%d.%d C   ", tempC_integral, tempC_decimal);
 8001fdc:	4b6d      	ldr	r3, [pc, #436]	@ (8002194 <Read_DHT22_Update_LCD+0x3e0>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4b6e      	ldr	r3, [pc, #440]	@ (800219c <Read_DHT22_Update_LCD+0x3e8>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	496e      	ldr	r1, [pc, #440]	@ (80021a0 <Read_DHT22_Update_LCD+0x3ec>)
 8001fe8:	486e      	ldr	r0, [pc, #440]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 8001fea:	f002 fdf9 	bl	8004be0 <sprintf>
			}
			//Hin th nhit  di dng  C
			lcd_put_cur(1, 0);
 8001fee:	2100      	movs	r1, #0
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	f7ff fa96 	bl	8001522 <lcd_put_cur>
			lcd_send_string(string);
 8001ff6:	486b      	ldr	r0, [pc, #428]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 8001ff8:	f7ff faef 	bl	80015da <lcd_send_string>
			temp_C = tempC_integral + (tempC_decimal / 10.0f);
 8001ffc:	4b65      	ldr	r3, [pc, #404]	@ (8002194 <Read_DHT22_Update_LCD+0x3e0>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe fe67 	bl	8000cd4 <__aeabi_i2f>
 8002006:	4604      	mov	r4, r0
 8002008:	4b64      	ldr	r3, [pc, #400]	@ (800219c <Read_DHT22_Update_LCD+0x3e8>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f7fe fe61 	bl	8000cd4 <__aeabi_i2f>
 8002012:	4603      	mov	r3, r0
 8002014:	4960      	ldr	r1, [pc, #384]	@ (8002198 <Read_DHT22_Update_LCD+0x3e4>)
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe ff64 	bl	8000ee4 <__aeabi_fdiv>
 800201c:	4603      	mov	r3, r0
 800201e:	4619      	mov	r1, r3
 8002020:	4620      	mov	r0, r4
 8002022:	f7fe fda3 	bl	8000b6c <__addsf3>
 8002026:	4603      	mov	r3, r0
 8002028:	461a      	mov	r2, r3
 800202a:	4b5f      	ldr	r3, [pc, #380]	@ (80021a8 <Read_DHT22_Update_LCD+0x3f4>)
 800202c:	601a      	str	r2, [r3, #0]

			//Hin th  m %
			lcd_put_cur(0, 0);
 800202e:	2100      	movs	r1, #0
 8002030:	2000      	movs	r0, #0
 8002032:	f7ff fa76 	bl	8001522 <lcd_put_cur>
			hum_integral = Humidity;
 8002036:	4b5d      	ldr	r3, [pc, #372]	@ (80021ac <Read_DHT22_Update_LCD+0x3f8>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff f864 	bl	8001108 <__aeabi_f2uiz>
 8002040:	4603      	mov	r3, r0
 8002042:	b2da      	uxtb	r2, r3
 8002044:	4b5a      	ldr	r3, [pc, #360]	@ (80021b0 <Read_DHT22_Update_LCD+0x3fc>)
 8002046:	701a      	strb	r2, [r3, #0]
			hum_decimal = Humidity * 10 - hum_integral * 10;
 8002048:	4b58      	ldr	r3, [pc, #352]	@ (80021ac <Read_DHT22_Update_LCD+0x3f8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4952      	ldr	r1, [pc, #328]	@ (8002198 <Read_DHT22_Update_LCD+0x3e4>)
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fe94 	bl	8000d7c <__aeabi_fmul>
 8002054:	4603      	mov	r3, r0
 8002056:	461c      	mov	r4, r3
 8002058:	4b55      	ldr	r3, [pc, #340]	@ (80021b0 <Read_DHT22_Update_LCD+0x3fc>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	461a      	mov	r2, r3
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe fe34 	bl	8000cd4 <__aeabi_i2f>
 800206c:	4603      	mov	r3, r0
 800206e:	4619      	mov	r1, r3
 8002070:	4620      	mov	r0, r4
 8002072:	f7fe fd79 	bl	8000b68 <__aeabi_fsub>
 8002076:	4603      	mov	r3, r0
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff f845 	bl	8001108 <__aeabi_f2uiz>
 800207e:	4603      	mov	r3, r0
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b4c      	ldr	r3, [pc, #304]	@ (80021b4 <Read_DHT22_Update_LCD+0x400>)
 8002084:	701a      	strb	r2, [r3, #0]
			sprintf(string, "%d.%d %%  ", hum_integral, hum_decimal);
 8002086:	4b4a      	ldr	r3, [pc, #296]	@ (80021b0 <Read_DHT22_Update_LCD+0x3fc>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	4b49      	ldr	r3, [pc, #292]	@ (80021b4 <Read_DHT22_Update_LCD+0x400>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	4949      	ldr	r1, [pc, #292]	@ (80021b8 <Read_DHT22_Update_LCD+0x404>)
 8002092:	4844      	ldr	r0, [pc, #272]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 8002094:	f002 fda4 	bl	8004be0 <sprintf>
			lcd_send_string(string);
 8002098:	4842      	ldr	r0, [pc, #264]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 800209a:	f7ff fa9e 	bl	80015da <lcd_send_string>

			//Hin th nhit  di dng  F
			if (temp_Fahrenheit < 0) {
 800209e:	4b47      	ldr	r3, [pc, #284]	@ (80021bc <Read_DHT22_Update_LCD+0x408>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f04f 0100 	mov.w	r1, #0
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff f806 	bl	80010b8 <__aeabi_fcmplt>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d033      	beq.n	800211a <Read_DHT22_Update_LCD+0x366>
				tempF_integral = temp_Fahrenheit * (-1);
 80020b2:	4b42      	ldr	r3, [pc, #264]	@ (80021bc <Read_DHT22_Update_LCD+0x408>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff f824 	bl	8001108 <__aeabi_f2uiz>
 80020c0:	4603      	mov	r3, r0
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	4b3e      	ldr	r3, [pc, #248]	@ (80021c0 <Read_DHT22_Update_LCD+0x40c>)
 80020c6:	701a      	strb	r2, [r3, #0]
				tempF_decimal = temp_Fahrenheit * (-10) - tempF_integral * 10;
 80020c8:	4b3c      	ldr	r3, [pc, #240]	@ (80021bc <Read_DHT22_Update_LCD+0x408>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	493d      	ldr	r1, [pc, #244]	@ (80021c4 <Read_DHT22_Update_LCD+0x410>)
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fe54 	bl	8000d7c <__aeabi_fmul>
 80020d4:	4603      	mov	r3, r0
 80020d6:	461c      	mov	r4, r3
 80020d8:	4b39      	ldr	r3, [pc, #228]	@ (80021c0 <Read_DHT22_Update_LCD+0x40c>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fdf4 	bl	8000cd4 <__aeabi_i2f>
 80020ec:	4603      	mov	r3, r0
 80020ee:	4619      	mov	r1, r3
 80020f0:	4620      	mov	r0, r4
 80020f2:	f7fe fd39 	bl	8000b68 <__aeabi_fsub>
 80020f6:	4603      	mov	r3, r0
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff f805 	bl	8001108 <__aeabi_f2uiz>
 80020fe:	4603      	mov	r3, r0
 8002100:	b2da      	uxtb	r2, r3
 8002102:	4b31      	ldr	r3, [pc, #196]	@ (80021c8 <Read_DHT22_Update_LCD+0x414>)
 8002104:	701a      	strb	r2, [r3, #0]
				sprintf(string, "-%d.%d F   ", tempF_integral, tempF_decimal);
 8002106:	4b2e      	ldr	r3, [pc, #184]	@ (80021c0 <Read_DHT22_Update_LCD+0x40c>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	461a      	mov	r2, r3
 800210c:	4b2e      	ldr	r3, [pc, #184]	@ (80021c8 <Read_DHT22_Update_LCD+0x414>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	492e      	ldr	r1, [pc, #184]	@ (80021cc <Read_DHT22_Update_LCD+0x418>)
 8002112:	4824      	ldr	r0, [pc, #144]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 8002114:	f002 fd64 	bl	8004be0 <sprintf>
 8002118:	e030      	b.n	800217c <Read_DHT22_Update_LCD+0x3c8>
			} else {
				tempF_integral = temp_Fahrenheit;
 800211a:	4b28      	ldr	r3, [pc, #160]	@ (80021bc <Read_DHT22_Update_LCD+0x408>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fff2 	bl	8001108 <__aeabi_f2uiz>
 8002124:	4603      	mov	r3, r0
 8002126:	b2da      	uxtb	r2, r3
 8002128:	4b25      	ldr	r3, [pc, #148]	@ (80021c0 <Read_DHT22_Update_LCD+0x40c>)
 800212a:	701a      	strb	r2, [r3, #0]
				tempF_decimal = temp_Fahrenheit * 10 - tempF_integral * 10;
 800212c:	4b23      	ldr	r3, [pc, #140]	@ (80021bc <Read_DHT22_Update_LCD+0x408>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4919      	ldr	r1, [pc, #100]	@ (8002198 <Read_DHT22_Update_LCD+0x3e4>)
 8002132:	4618      	mov	r0, r3
 8002134:	f7fe fe22 	bl	8000d7c <__aeabi_fmul>
 8002138:	4603      	mov	r3, r0
 800213a:	461c      	mov	r4, r3
 800213c:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <Read_DHT22_Update_LCD+0x40c>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe fdc2 	bl	8000cd4 <__aeabi_i2f>
 8002150:	4603      	mov	r3, r0
 8002152:	4619      	mov	r1, r3
 8002154:	4620      	mov	r0, r4
 8002156:	f7fe fd07 	bl	8000b68 <__aeabi_fsub>
 800215a:	4603      	mov	r3, r0
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe ffd3 	bl	8001108 <__aeabi_f2uiz>
 8002162:	4603      	mov	r3, r0
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4b18      	ldr	r3, [pc, #96]	@ (80021c8 <Read_DHT22_Update_LCD+0x414>)
 8002168:	701a      	strb	r2, [r3, #0]
				sprintf(string, "%d.%d F   ", tempF_integral, tempF_decimal);
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <Read_DHT22_Update_LCD+0x40c>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	461a      	mov	r2, r3
 8002170:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <Read_DHT22_Update_LCD+0x414>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4916      	ldr	r1, [pc, #88]	@ (80021d0 <Read_DHT22_Update_LCD+0x41c>)
 8002176:	480b      	ldr	r0, [pc, #44]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 8002178:	f002 fd32 	bl	8004be0 <sprintf>
			}
			lcd_put_cur(0, 8);
 800217c:	2108      	movs	r1, #8
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff f9cf 	bl	8001522 <lcd_put_cur>
			lcd_send_string(string);
 8002184:	4807      	ldr	r0, [pc, #28]	@ (80021a4 <Read_DHT22_Update_LCD+0x3f0>)
 8002186:	f7ff fa28 	bl	80015da <lcd_send_string>

		}
	}
}
 800218a:	bf00      	nop
 800218c:	bd98      	pop	{r3, r4, r7, pc}
 800218e:	bf00      	nop
 8002190:	20000808 	.word	0x20000808
 8002194:	20000816 	.word	0x20000816
 8002198:	41200000 	.word	0x41200000
 800219c:	20000817 	.word	0x20000817
 80021a0:	080094c0 	.word	0x080094c0
 80021a4:	20000820 	.word	0x20000820
 80021a8:	2000081c 	.word	0x2000081c
 80021ac:	20000810 	.word	0x20000810
 80021b0:	20000814 	.word	0x20000814
 80021b4:	20000815 	.word	0x20000815
 80021b8:	080094cc 	.word	0x080094cc
 80021bc:	2000080c 	.word	0x2000080c
 80021c0:	20000818 	.word	0x20000818
 80021c4:	c1200000 	.word	0xc1200000
 80021c8:	20000819 	.word	0x20000819
 80021cc:	080094d8 	.word	0x080094d8
 80021d0:	080094e4 	.word	0x080094e4

080021d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021d8:	f000 fbd2 	bl	8002980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021dc:	f000 f882 	bl	80022e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021e0:	f000 f992 	bl	8002508 <MX_GPIO_Init>
  MX_TIM1_Init();
 80021e4:	f000 f8f2 	bl	80023cc <MX_TIM1_Init>
  MX_I2C1_Init();
 80021e8:	f000 f8c2 	bl	8002370 <MX_I2C1_Init>
  MX_TIM2_Init();
 80021ec:	f000 f940 	bl	8002470 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start_IT(&htim1); //ngt counter  timer 2  m thi gian
 80021f0:	4833      	ldr	r0, [pc, #204]	@ (80022c0 <main+0xec>)
 80021f2:	f002 f85d 	bl	80042b0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim2); //counter  to hm microDelay
 80021f6:	4833      	ldr	r0, [pc, #204]	@ (80022c4 <main+0xf0>)
 80021f8:	f002 f802 	bl	8004200 <HAL_TIM_Base_Start>
	lcd_init();
 80021fc:	f7ff f9b0 	bl	8001560 <lcd_init>
	HAL_Delay(500);
 8002200:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002204:	f000 fc1e 	bl	8002a44 <HAL_Delay>
	lcd_clear();
 8002208:	f7ff f974 	bl	80014f4 <lcd_clear>
	lcd_put_cur(0,0);
 800220c:	2100      	movs	r1, #0
 800220e:	2000      	movs	r0, #0
 8002210:	f7ff f987 	bl	8001522 <lcd_put_cur>
	lcd_send_string("Bat dau ap trung");
 8002214:	482c      	ldr	r0, [pc, #176]	@ (80022c8 <main+0xf4>)
 8002216:	f7ff f9e0 	bl	80015da <lcd_send_string>
	HAL_Delay(2000);
 800221a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800221e:	f000 fc11 	bl	8002a44 <HAL_Delay>
	lcd_clear();
 8002222:	f7ff f967 	bl	80014f4 <lcd_clear>
	keyboardInit();
 8002226:	f7ff f9ed 	bl	8001604 <keyboardInit>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	Read_DHT22_Update_LCD();
 800222a:	f7ff fdc3 	bl	8001db4 <Read_DHT22_Update_LCD>
	//Khi nhit  vt qu ngng  cho th ci buzzer s ku
		if (temp_C >= temp_high || temp_C <= temp_low) {
 800222e:	4b27      	ldr	r3, [pc, #156]	@ (80022cc <main+0xf8>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a27      	ldr	r2, [pc, #156]	@ (80022d0 <main+0xfc>)
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f7fe ff51 	bl	80010e0 <__aeabi_fcmpge>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10a      	bne.n	800225a <main+0x86>
 8002244:	4b21      	ldr	r3, [pc, #132]	@ (80022cc <main+0xf8>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a22      	ldr	r2, [pc, #136]	@ (80022d4 <main+0x100>)
 800224a:	6812      	ldr	r2, [r2, #0]
 800224c:	4611      	mov	r1, r2
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe ff3c 	bl	80010cc <__aeabi_fcmple>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00c      	beq.n	8002274 <main+0xa0>
			if (!buzzer_active) {
 800225a:	4b1f      	ldr	r3, [pc, #124]	@ (80022d8 <main+0x104>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d114      	bne.n	800228c <main+0xb8>
				buzzer_active = 1;
 8002262:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <main+0x104>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8002268:	2200      	movs	r2, #0
 800226a:	2101      	movs	r1, #1
 800226c:	481b      	ldr	r0, [pc, #108]	@ (80022dc <main+0x108>)
 800226e:	f000 fec6 	bl	8002ffe <HAL_GPIO_WritePin>
			if (!buzzer_active) {
 8002272:	e00b      	b.n	800228c <main+0xb8>
			}
		} else {
			if (buzzer_active) {
 8002274:	4b18      	ldr	r3, [pc, #96]	@ (80022d8 <main+0x104>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d007      	beq.n	800228c <main+0xb8>
				buzzer_active = 0;
 800227c:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <main+0x104>)
 800227e:	2200      	movs	r2, #0
 8002280:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); // Tt buzzer
 8002282:	2201      	movs	r2, #1
 8002284:	2101      	movs	r1, #1
 8002286:	4815      	ldr	r0, [pc, #84]	@ (80022dc <main+0x108>)
 8002288:	f000 feb9 	bl	8002ffe <HAL_GPIO_WritePin>
			}
		}
	HAL_Delay(1000);
 800228c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002290:	f000 fbd8 	bl	8002a44 <HAL_Delay>
	key = getKeyPressed();
 8002294:	f7ff fa34 	bl	8001700 <getKeyPressed>
 8002298:	4603      	mov	r3, r0
 800229a:	461a      	mov	r2, r3
 800229c:	4b10      	ldr	r3, [pc, #64]	@ (80022e0 <main+0x10c>)
 800229e:	701a      	strb	r2, [r3, #0]
	if (key != '\0') {
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <main+0x10c>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0bf      	beq.n	800222a <main+0x56>
		HAL_Delay(200);
 80022aa:	20c8      	movs	r0, #200	@ 0xc8
 80022ac:	f000 fbca 	bl	8002a44 <HAL_Delay>
		if (key == '#') {
 80022b0:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <main+0x10c>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b23      	cmp	r3, #35	@ 0x23
 80022b8:	d1b7      	bne.n	800222a <main+0x56>
			Menu_Mode();
 80022ba:	f7ff fc63 	bl	8001b84 <Menu_Mode>
	Read_DHT22_Update_LCD();
 80022be:	e7b4      	b.n	800222a <main+0x56>
 80022c0:	20000768 	.word	0x20000768
 80022c4:	200007b0 	.word	0x200007b0
 80022c8:	080094f0 	.word	0x080094f0
 80022cc:	2000081c 	.word	0x2000081c
 80022d0:	20000030 	.word	0x20000030
 80022d4:	20000034 	.word	0x20000034
 80022d8:	2000086a 	.word	0x2000086a
 80022dc:	40010800 	.word	0x40010800
 80022e0:	20000869 	.word	0x20000869

080022e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b090      	sub	sp, #64	@ 0x40
 80022e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ea:	f107 0318 	add.w	r3, r7, #24
 80022ee:	2228      	movs	r2, #40	@ 0x28
 80022f0:	2100      	movs	r1, #0
 80022f2:	4618      	mov	r0, r3
 80022f4:	f002 fcd7 	bl	8004ca6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002306:	2301      	movs	r3, #1
 8002308:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800230a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800230e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002310:	2300      	movs	r3, #0
 8002312:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002314:	2301      	movs	r3, #1
 8002316:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002318:	2302      	movs	r3, #2
 800231a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800231c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002320:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002322:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002326:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002328:	f107 0318 	add.w	r3, r7, #24
 800232c:	4618      	mov	r0, r3
 800232e:	f001 fb1b 	bl	8003968 <HAL_RCC_OscConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002338:	f000 f950 	bl	80025dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800233c:	230f      	movs	r3, #15
 800233e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002340:	2302      	movs	r3, #2
 8002342:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002344:	2300      	movs	r3, #0
 8002346:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002348:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800234c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	2102      	movs	r1, #2
 8002356:	4618      	mov	r0, r3
 8002358:	f001 fd88 	bl	8003e6c <HAL_RCC_ClockConfig>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002362:	f000 f93b 	bl	80025dc <Error_Handler>
  }
}
 8002366:	bf00      	nop
 8002368:	3740      	adds	r7, #64	@ 0x40
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002374:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <MX_I2C1_Init+0x50>)
 8002376:	4a13      	ldr	r2, [pc, #76]	@ (80023c4 <MX_I2C1_Init+0x54>)
 8002378:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800237a:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <MX_I2C1_Init+0x50>)
 800237c:	4a12      	ldr	r2, [pc, #72]	@ (80023c8 <MX_I2C1_Init+0x58>)
 800237e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002380:	4b0f      	ldr	r3, [pc, #60]	@ (80023c0 <MX_I2C1_Init+0x50>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002386:	4b0e      	ldr	r3, [pc, #56]	@ (80023c0 <MX_I2C1_Init+0x50>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800238c:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <MX_I2C1_Init+0x50>)
 800238e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002392:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002394:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <MX_I2C1_Init+0x50>)
 8002396:	2200      	movs	r2, #0
 8002398:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800239a:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <MX_I2C1_Init+0x50>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023a0:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <MX_I2C1_Init+0x50>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023a6:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <MX_I2C1_Init+0x50>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023ac:	4804      	ldr	r0, [pc, #16]	@ (80023c0 <MX_I2C1_Init+0x50>)
 80023ae:	f000 fe3f 	bl	8003030 <HAL_I2C_Init>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80023b8:	f000 f910 	bl	80025dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023bc:	bf00      	nop
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000714 	.word	0x20000714
 80023c4:	40005400 	.word	0x40005400
 80023c8:	00061a80 	.word	0x00061a80

080023cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023d2:	f107 0308 	add.w	r3, r7, #8
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023e0:	463b      	mov	r3, r7
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002468 <MX_TIM1_Init+0x9c>)
 80023ea:	4a20      	ldr	r2, [pc, #128]	@ (800246c <MX_TIM1_Init+0xa0>)
 80023ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7200-1;
 80023ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <MX_TIM1_Init+0x9c>)
 80023f0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80023f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002468 <MX_TIM1_Init+0x9c>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80023fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002468 <MX_TIM1_Init+0x9c>)
 80023fe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002402:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002404:	4b18      	ldr	r3, [pc, #96]	@ (8002468 <MX_TIM1_Init+0x9c>)
 8002406:	2200      	movs	r2, #0
 8002408:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800240a:	4b17      	ldr	r3, [pc, #92]	@ (8002468 <MX_TIM1_Init+0x9c>)
 800240c:	2200      	movs	r2, #0
 800240e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002410:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <MX_TIM1_Init+0x9c>)
 8002412:	2200      	movs	r2, #0
 8002414:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002416:	4814      	ldr	r0, [pc, #80]	@ (8002468 <MX_TIM1_Init+0x9c>)
 8002418:	f001 fea2 	bl	8004160 <HAL_TIM_Base_Init>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002422:	f000 f8db 	bl	80025dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002426:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800242a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800242c:	f107 0308 	add.w	r3, r7, #8
 8002430:	4619      	mov	r1, r3
 8002432:	480d      	ldr	r0, [pc, #52]	@ (8002468 <MX_TIM1_Init+0x9c>)
 8002434:	f002 f88c 	bl	8004550 <HAL_TIM_ConfigClockSource>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800243e:	f000 f8cd 	bl	80025dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002442:	2300      	movs	r3, #0
 8002444:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002446:	2300      	movs	r3, #0
 8002448:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800244a:	463b      	mov	r3, r7
 800244c:	4619      	mov	r1, r3
 800244e:	4806      	ldr	r0, [pc, #24]	@ (8002468 <MX_TIM1_Init+0x9c>)
 8002450:	f002 fa86 	bl	8004960 <HAL_TIMEx_MasterConfigSynchronization>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800245a:	f000 f8bf 	bl	80025dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000768 	.word	0x20000768
 800246c:	40012c00 	.word	0x40012c00

08002470 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002476:	f107 0308 	add.w	r3, r7, #8
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002484:	463b      	mov	r3, r7
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800248c:	4b1d      	ldr	r3, [pc, #116]	@ (8002504 <MX_TIM2_Init+0x94>)
 800248e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002492:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002494:	4b1b      	ldr	r3, [pc, #108]	@ (8002504 <MX_TIM2_Init+0x94>)
 8002496:	2247      	movs	r2, #71	@ 0x47
 8002498:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800249a:	4b1a      	ldr	r3, [pc, #104]	@ (8002504 <MX_TIM2_Init+0x94>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80024a0:	4b18      	ldr	r3, [pc, #96]	@ (8002504 <MX_TIM2_Init+0x94>)
 80024a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a8:	4b16      	ldr	r3, [pc, #88]	@ (8002504 <MX_TIM2_Init+0x94>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ae:	4b15      	ldr	r3, [pc, #84]	@ (8002504 <MX_TIM2_Init+0x94>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024b4:	4813      	ldr	r0, [pc, #76]	@ (8002504 <MX_TIM2_Init+0x94>)
 80024b6:	f001 fe53 	bl	8004160 <HAL_TIM_Base_Init>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80024c0:	f000 f88c 	bl	80025dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024ca:	f107 0308 	add.w	r3, r7, #8
 80024ce:	4619      	mov	r1, r3
 80024d0:	480c      	ldr	r0, [pc, #48]	@ (8002504 <MX_TIM2_Init+0x94>)
 80024d2:	f002 f83d 	bl	8004550 <HAL_TIM_ConfigClockSource>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80024dc:	f000 f87e 	bl	80025dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e0:	2300      	movs	r3, #0
 80024e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e4:	2300      	movs	r3, #0
 80024e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024e8:	463b      	mov	r3, r7
 80024ea:	4619      	mov	r1, r3
 80024ec:	4805      	ldr	r0, [pc, #20]	@ (8002504 <MX_TIM2_Init+0x94>)
 80024ee:	f002 fa37 	bl	8004960 <HAL_TIMEx_MasterConfigSynchronization>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80024f8:	f000 f870 	bl	80025dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024fc:	bf00      	nop
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	200007b0 	.word	0x200007b0

08002508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250e:	f107 0310 	add.w	r3, r7, #16
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	605a      	str	r2, [r3, #4]
 8002518:	609a      	str	r2, [r3, #8]
 800251a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800251c:	4b2c      	ldr	r3, [pc, #176]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	4a2b      	ldr	r2, [pc, #172]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 8002522:	f043 0310 	orr.w	r3, r3, #16
 8002526:	6193      	str	r3, [r2, #24]
 8002528:	4b29      	ldr	r3, [pc, #164]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	f003 0310 	and.w	r3, r3, #16
 8002530:	60fb      	str	r3, [r7, #12]
 8002532:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002534:	4b26      	ldr	r3, [pc, #152]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	4a25      	ldr	r2, [pc, #148]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 800253a:	f043 0320 	orr.w	r3, r3, #32
 800253e:	6193      	str	r3, [r2, #24]
 8002540:	4b23      	ldr	r3, [pc, #140]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	f003 0320 	and.w	r3, r3, #32
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800254c:	4b20      	ldr	r3, [pc, #128]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	4a1f      	ldr	r2, [pc, #124]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 8002552:	f043 0304 	orr.w	r3, r3, #4
 8002556:	6193      	str	r3, [r2, #24]
 8002558:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002564:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	4a19      	ldr	r2, [pc, #100]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 800256a:	f043 0308 	orr.w	r3, r3, #8
 800256e:	6193      	str	r3, [r2, #24]
 8002570:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <MX_GPIO_Init+0xc8>)
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	603b      	str	r3, [r7, #0]
 800257a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_11, GPIO_PIN_RESET);
 800257c:	2200      	movs	r2, #0
 800257e:	f640 0101 	movw	r1, #2049	@ 0x801
 8002582:	4814      	ldr	r0, [pc, #80]	@ (80025d4 <MX_GPIO_Init+0xcc>)
 8002584:	f000 fd3b 	bl	8002ffe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|R3_Pin|R4_Pin, GPIO_PIN_SET);
 8002588:	2201      	movs	r2, #1
 800258a:	21f0      	movs	r1, #240	@ 0xf0
 800258c:	4811      	ldr	r0, [pc, #68]	@ (80025d4 <MX_GPIO_Init+0xcc>)
 800258e:	f000 fd36 	bl	8002ffe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : C4_Pin C3_Pin C2_Pin C1_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin|C2_Pin|C1_Pin;
 8002592:	230f      	movs	r3, #15
 8002594:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002596:	2300      	movs	r3, #0
 8002598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800259a:	2301      	movs	r3, #1
 800259c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800259e:	f107 0310 	add.w	r3, r7, #16
 80025a2:	4619      	mov	r1, r3
 80025a4:	480c      	ldr	r0, [pc, #48]	@ (80025d8 <MX_GPIO_Init+0xd0>)
 80025a6:	f000 fb7f 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 R1_Pin R2_Pin R3_Pin
                           R4_Pin PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|R1_Pin|R2_Pin|R3_Pin
 80025aa:	f640 03f1 	movw	r3, #2289	@ 0x8f1
 80025ae:	613b      	str	r3, [r7, #16]
                          |R4_Pin|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b0:	2301      	movs	r3, #1
 80025b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b4:	2300      	movs	r3, #0
 80025b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b8:	2302      	movs	r3, #2
 80025ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025bc:	f107 0310 	add.w	r3, r7, #16
 80025c0:	4619      	mov	r1, r3
 80025c2:	4804      	ldr	r0, [pc, #16]	@ (80025d4 <MX_GPIO_Init+0xcc>)
 80025c4:	f000 fb70 	bl	8002ca8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80025c8:	bf00      	nop
 80025ca:	3720      	adds	r7, #32
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40021000 	.word	0x40021000
 80025d4:	40010800 	.word	0x40010800
 80025d8:	40011000 	.word	0x40011000

080025dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025e0:	b672      	cpsid	i
}
 80025e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <Error_Handler+0x8>

080025e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025ee:	4b15      	ldr	r3, [pc, #84]	@ (8002644 <HAL_MspInit+0x5c>)
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	4a14      	ldr	r2, [pc, #80]	@ (8002644 <HAL_MspInit+0x5c>)
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	6193      	str	r3, [r2, #24]
 80025fa:	4b12      	ldr	r3, [pc, #72]	@ (8002644 <HAL_MspInit+0x5c>)
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	60bb      	str	r3, [r7, #8]
 8002604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002606:	4b0f      	ldr	r3, [pc, #60]	@ (8002644 <HAL_MspInit+0x5c>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4a0e      	ldr	r2, [pc, #56]	@ (8002644 <HAL_MspInit+0x5c>)
 800260c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002610:	61d3      	str	r3, [r2, #28]
 8002612:	4b0c      	ldr	r3, [pc, #48]	@ (8002644 <HAL_MspInit+0x5c>)
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261a:	607b      	str	r3, [r7, #4]
 800261c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800261e:	4b0a      	ldr	r3, [pc, #40]	@ (8002648 <HAL_MspInit+0x60>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	4a04      	ldr	r2, [pc, #16]	@ (8002648 <HAL_MspInit+0x60>)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800263a:	bf00      	nop
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	40021000 	.word	0x40021000
 8002648:	40010000 	.word	0x40010000

0800264c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a15      	ldr	r2, [pc, #84]	@ (80026bc <HAL_I2C_MspInit+0x70>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d123      	bne.n	80026b4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266c:	4b14      	ldr	r3, [pc, #80]	@ (80026c0 <HAL_I2C_MspInit+0x74>)
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	4a13      	ldr	r2, [pc, #76]	@ (80026c0 <HAL_I2C_MspInit+0x74>)
 8002672:	f043 0308 	orr.w	r3, r3, #8
 8002676:	6193      	str	r3, [r2, #24]
 8002678:	4b11      	ldr	r3, [pc, #68]	@ (80026c0 <HAL_I2C_MspInit+0x74>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002684:	23c0      	movs	r3, #192	@ 0xc0
 8002686:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002688:	2312      	movs	r3, #18
 800268a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800268c:	2303      	movs	r3, #3
 800268e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002690:	f107 0310 	add.w	r3, r7, #16
 8002694:	4619      	mov	r1, r3
 8002696:	480b      	ldr	r0, [pc, #44]	@ (80026c4 <HAL_I2C_MspInit+0x78>)
 8002698:	f000 fb06 	bl	8002ca8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800269c:	4b08      	ldr	r3, [pc, #32]	@ (80026c0 <HAL_I2C_MspInit+0x74>)
 800269e:	69db      	ldr	r3, [r3, #28]
 80026a0:	4a07      	ldr	r2, [pc, #28]	@ (80026c0 <HAL_I2C_MspInit+0x74>)
 80026a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80026a6:	61d3      	str	r3, [r2, #28]
 80026a8:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <HAL_I2C_MspInit+0x74>)
 80026aa:	69db      	ldr	r3, [r3, #28]
 80026ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b0:	60bb      	str	r3, [r7, #8]
 80026b2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80026b4:	bf00      	nop
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40005400 	.word	0x40005400
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40010c00 	.word	0x40010c00

080026c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a16      	ldr	r2, [pc, #88]	@ (8002730 <HAL_TIM_Base_MspInit+0x68>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d114      	bne.n	8002704 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026da:	4b16      	ldr	r3, [pc, #88]	@ (8002734 <HAL_TIM_Base_MspInit+0x6c>)
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	4a15      	ldr	r2, [pc, #84]	@ (8002734 <HAL_TIM_Base_MspInit+0x6c>)
 80026e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026e4:	6193      	str	r3, [r2, #24]
 80026e6:	4b13      	ldr	r3, [pc, #76]	@ (8002734 <HAL_TIM_Base_MspInit+0x6c>)
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80026f2:	2200      	movs	r2, #0
 80026f4:	2100      	movs	r1, #0
 80026f6:	2019      	movs	r0, #25
 80026f8:	f000 fa9f 	bl	8002c3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80026fc:	2019      	movs	r0, #25
 80026fe:	f000 fab8 	bl	8002c72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002702:	e010      	b.n	8002726 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800270c:	d10b      	bne.n	8002726 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800270e:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <HAL_TIM_Base_MspInit+0x6c>)
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	4a08      	ldr	r2, [pc, #32]	@ (8002734 <HAL_TIM_Base_MspInit+0x6c>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	61d3      	str	r3, [r2, #28]
 800271a:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <HAL_TIM_Base_MspInit+0x6c>)
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	68bb      	ldr	r3, [r7, #8]
}
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40012c00 	.word	0x40012c00
 8002734:	40021000 	.word	0x40021000

08002738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800273c:	bf00      	nop
 800273e:	e7fd      	b.n	800273c <NMI_Handler+0x4>

08002740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002744:	bf00      	nop
 8002746:	e7fd      	b.n	8002744 <HardFault_Handler+0x4>

08002748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800274c:	bf00      	nop
 800274e:	e7fd      	b.n	800274c <MemManage_Handler+0x4>

08002750 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002754:	bf00      	nop
 8002756:	e7fd      	b.n	8002754 <BusFault_Handler+0x4>

08002758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800275c:	bf00      	nop
 800275e:	e7fd      	b.n	800275c <UsageFault_Handler+0x4>

08002760 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr

0800276c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr

08002778 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002788:	f000 f940 	bl	8002a0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800278c:	bf00      	nop
 800278e:	bd80      	pop	{r7, pc}

08002790 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002794:	4802      	ldr	r0, [pc, #8]	@ (80027a0 <TIM1_UP_IRQHandler+0x10>)
 8002796:	f001 fdeb 	bl	8004370 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000768 	.word	0x20000768

080027a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return 1;
 80027a8:	2301      	movs	r3, #1
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <_kill>:

int _kill(int pid, int sig)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027bc:	f002 fac2 	bl	8004d44 <__errno>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2216      	movs	r2, #22
 80027c4:	601a      	str	r2, [r3, #0]
  return -1;
 80027c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <_exit>:

void _exit (int status)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027da:	f04f 31ff 	mov.w	r1, #4294967295
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ffe7 	bl	80027b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027e4:	bf00      	nop
 80027e6:	e7fd      	b.n	80027e4 <_exit+0x12>

080027e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	e00a      	b.n	8002810 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027fa:	f3af 8000 	nop.w
 80027fe:	4601      	mov	r1, r0
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	60ba      	str	r2, [r7, #8]
 8002806:	b2ca      	uxtb	r2, r1
 8002808:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3301      	adds	r3, #1
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	429a      	cmp	r2, r3
 8002816:	dbf0      	blt.n	80027fa <_read+0x12>
  }

  return len;
 8002818:	687b      	ldr	r3, [r7, #4]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	e009      	b.n	8002848 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	1c5a      	adds	r2, r3, #1
 8002838:	60ba      	str	r2, [r7, #8]
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3301      	adds	r3, #1
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	429a      	cmp	r2, r3
 800284e:	dbf1      	blt.n	8002834 <_write+0x12>
  }
  return len;
 8002850:	687b      	ldr	r3, [r7, #4]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <_close>:

int _close(int file)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002862:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002880:	605a      	str	r2, [r3, #4]
  return 0;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr

0800288e <_isatty>:

int _isatty(int file)
{
 800288e:	b480      	push	{r7}
 8002890:	b083      	sub	sp, #12
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002896:	2301      	movs	r3, #1
}
 8002898:	4618      	mov	r0, r3
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr

080028a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028a2:	b480      	push	{r7}
 80028a4:	b085      	sub	sp, #20
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	60f8      	str	r0, [r7, #12]
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
	...

080028bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028c4:	4a14      	ldr	r2, [pc, #80]	@ (8002918 <_sbrk+0x5c>)
 80028c6:	4b15      	ldr	r3, [pc, #84]	@ (800291c <_sbrk+0x60>)
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028d0:	4b13      	ldr	r3, [pc, #76]	@ (8002920 <_sbrk+0x64>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d102      	bne.n	80028de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028d8:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <_sbrk+0x64>)
 80028da:	4a12      	ldr	r2, [pc, #72]	@ (8002924 <_sbrk+0x68>)
 80028dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028de:	4b10      	ldr	r3, [pc, #64]	@ (8002920 <_sbrk+0x64>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4413      	add	r3, r2
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d207      	bcs.n	80028fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028ec:	f002 fa2a 	bl	8004d44 <__errno>
 80028f0:	4603      	mov	r3, r0
 80028f2:	220c      	movs	r2, #12
 80028f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028f6:	f04f 33ff 	mov.w	r3, #4294967295
 80028fa:	e009      	b.n	8002910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028fc:	4b08      	ldr	r3, [pc, #32]	@ (8002920 <_sbrk+0x64>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002902:	4b07      	ldr	r3, [pc, #28]	@ (8002920 <_sbrk+0x64>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	4a05      	ldr	r2, [pc, #20]	@ (8002920 <_sbrk+0x64>)
 800290c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800290e:	68fb      	ldr	r3, [r7, #12]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3718      	adds	r7, #24
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	2000c000 	.word	0x2000c000
 800291c:	00000400 	.word	0x00000400
 8002920:	2000086c 	.word	0x2000086c
 8002924:	20000b80 	.word	0x20000b80

08002928 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002934:	f7ff fff8 	bl	8002928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002938:	480b      	ldr	r0, [pc, #44]	@ (8002968 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800293a:	490c      	ldr	r1, [pc, #48]	@ (800296c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800293c:	4a0c      	ldr	r2, [pc, #48]	@ (8002970 <LoopFillZerobss+0x16>)
  movs r3, #0
 800293e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002940:	e002      	b.n	8002948 <LoopCopyDataInit>

08002942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002946:	3304      	adds	r3, #4

08002948 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800294a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800294c:	d3f9      	bcc.n	8002942 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800294e:	4a09      	ldr	r2, [pc, #36]	@ (8002974 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002950:	4c09      	ldr	r4, [pc, #36]	@ (8002978 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002954:	e001      	b.n	800295a <LoopFillZerobss>

08002956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002958:	3204      	adds	r2, #4

0800295a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800295a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800295c:	d3fb      	bcc.n	8002956 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800295e:	f002 f9f7 	bl	8004d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002962:	f7ff fc37 	bl	80021d4 <main>
  bx lr
 8002966:	4770      	bx	lr
  ldr r0, =_sdata
 8002968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800296c:	200006f8 	.word	0x200006f8
  ldr r2, =_sidata
 8002970:	080098dc 	.word	0x080098dc
  ldr r2, =_sbss
 8002974:	200006f8 	.word	0x200006f8
  ldr r4, =_ebss
 8002978:	20000b80 	.word	0x20000b80

0800297c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800297c:	e7fe      	b.n	800297c <ADC1_2_IRQHandler>
	...

08002980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002984:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <HAL_Init+0x28>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a07      	ldr	r2, [pc, #28]	@ (80029a8 <HAL_Init+0x28>)
 800298a:	f043 0310 	orr.w	r3, r3, #16
 800298e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002990:	2003      	movs	r0, #3
 8002992:	f000 f947 	bl	8002c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002996:	200f      	movs	r0, #15
 8002998:	f000 f808 	bl	80029ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800299c:	f7ff fe24 	bl	80025e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40022000 	.word	0x40022000

080029ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029b4:	4b12      	ldr	r3, [pc, #72]	@ (8002a00 <HAL_InitTick+0x54>)
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <HAL_InitTick+0x58>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4619      	mov	r1, r3
 80029be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f95f 	bl	8002c8e <HAL_SYSTICK_Config>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e00e      	b.n	80029f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b0f      	cmp	r3, #15
 80029de:	d80a      	bhi.n	80029f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029e0:	2200      	movs	r2, #0
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	f04f 30ff 	mov.w	r0, #4294967295
 80029e8:	f000 f927 	bl	8002c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029ec:	4a06      	ldr	r2, [pc, #24]	@ (8002a08 <HAL_InitTick+0x5c>)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20000038 	.word	0x20000038
 8002a04:	20000040 	.word	0x20000040
 8002a08:	2000003c 	.word	0x2000003c

08002a0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_IncTick+0x1c>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b05      	ldr	r3, [pc, #20]	@ (8002a2c <HAL_IncTick+0x20>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	4a03      	ldr	r2, [pc, #12]	@ (8002a2c <HAL_IncTick+0x20>)
 8002a1e:	6013      	str	r3, [r2, #0]
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr
 8002a28:	20000040 	.word	0x20000040
 8002a2c:	20000870 	.word	0x20000870

08002a30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return uwTick;
 8002a34:	4b02      	ldr	r3, [pc, #8]	@ (8002a40 <HAL_GetTick+0x10>)
 8002a36:	681b      	ldr	r3, [r3, #0]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	20000870 	.word	0x20000870

08002a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a4c:	f7ff fff0 	bl	8002a30 <HAL_GetTick>
 8002a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5c:	d005      	beq.n	8002a6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a88 <HAL_Delay+0x44>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	461a      	mov	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4413      	add	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a6a:	bf00      	nop
 8002a6c:	f7ff ffe0 	bl	8002a30 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d8f7      	bhi.n	8002a6c <HAL_Delay+0x28>
  {
  }
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20000040 	.word	0x20000040

08002a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ab8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002abe:	4a04      	ldr	r2, [pc, #16]	@ (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	60d3      	str	r3, [r2, #12]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ad8:	4b04      	ldr	r3, [pc, #16]	@ (8002aec <__NVIC_GetPriorityGrouping+0x18>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	f003 0307 	and.w	r3, r3, #7
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	db0b      	blt.n	8002b1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	f003 021f 	and.w	r2, r3, #31
 8002b08:	4906      	ldr	r1, [pc, #24]	@ (8002b24 <__NVIC_EnableIRQ+0x34>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	2001      	movs	r0, #1
 8002b12:	fa00 f202 	lsl.w	r2, r0, r2
 8002b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	e000e100 	.word	0xe000e100

08002b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	6039      	str	r1, [r7, #0]
 8002b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	db0a      	blt.n	8002b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	490c      	ldr	r1, [pc, #48]	@ (8002b74 <__NVIC_SetPriority+0x4c>)
 8002b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b46:	0112      	lsls	r2, r2, #4
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b50:	e00a      	b.n	8002b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	4908      	ldr	r1, [pc, #32]	@ (8002b78 <__NVIC_SetPriority+0x50>)
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3b04      	subs	r3, #4
 8002b60:	0112      	lsls	r2, r2, #4
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	440b      	add	r3, r1
 8002b66:	761a      	strb	r2, [r3, #24]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000e100 	.word	0xe000e100
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b089      	sub	sp, #36	@ 0x24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f1c3 0307 	rsb	r3, r3, #7
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	bf28      	it	cs
 8002b9a:	2304      	movcs	r3, #4
 8002b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d902      	bls.n	8002bac <NVIC_EncodePriority+0x30>
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3b03      	subs	r3, #3
 8002baa:	e000      	b.n	8002bae <NVIC_EncodePriority+0x32>
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43da      	mvns	r2, r3
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa01 f303 	lsl.w	r3, r1, r3
 8002bce:	43d9      	mvns	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd4:	4313      	orrs	r3, r2
         );
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3724      	adds	r7, #36	@ 0x24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr

08002be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bf0:	d301      	bcc.n	8002bf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e00f      	b.n	8002c16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <SysTick_Config+0x40>)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfe:	210f      	movs	r1, #15
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	f7ff ff90 	bl	8002b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c08:	4b05      	ldr	r3, [pc, #20]	@ (8002c20 <SysTick_Config+0x40>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0e:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <SysTick_Config+0x40>)
 8002c10:	2207      	movs	r2, #7
 8002c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	e000e010 	.word	0xe000e010

08002c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff ff2d 	bl	8002a8c <__NVIC_SetPriorityGrouping>
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b086      	sub	sp, #24
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	60b9      	str	r1, [r7, #8]
 8002c44:	607a      	str	r2, [r7, #4]
 8002c46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c4c:	f7ff ff42 	bl	8002ad4 <__NVIC_GetPriorityGrouping>
 8002c50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	68b9      	ldr	r1, [r7, #8]
 8002c56:	6978      	ldr	r0, [r7, #20]
 8002c58:	f7ff ff90 	bl	8002b7c <NVIC_EncodePriority>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c62:	4611      	mov	r1, r2
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff5f 	bl	8002b28 <__NVIC_SetPriority>
}
 8002c6a:	bf00      	nop
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	4603      	mov	r3, r0
 8002c7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff35 	bl	8002af0 <__NVIC_EnableIRQ>
}
 8002c86:	bf00      	nop
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff ffa2 	bl	8002be0 <SysTick_Config>
 8002c9c:	4603      	mov	r3, r0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
	...

08002ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b08b      	sub	sp, #44	@ 0x2c
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cba:	e179      	b.n	8002fb0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	69fa      	ldr	r2, [r7, #28]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	f040 8168 	bne.w	8002faa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	4a96      	ldr	r2, [pc, #600]	@ (8002f38 <HAL_GPIO_Init+0x290>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d05e      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002ce4:	4a94      	ldr	r2, [pc, #592]	@ (8002f38 <HAL_GPIO_Init+0x290>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d875      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002cea:	4a94      	ldr	r2, [pc, #592]	@ (8002f3c <HAL_GPIO_Init+0x294>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d058      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002cf0:	4a92      	ldr	r2, [pc, #584]	@ (8002f3c <HAL_GPIO_Init+0x294>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d86f      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002cf6:	4a92      	ldr	r2, [pc, #584]	@ (8002f40 <HAL_GPIO_Init+0x298>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d052      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002cfc:	4a90      	ldr	r2, [pc, #576]	@ (8002f40 <HAL_GPIO_Init+0x298>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d869      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d02:	4a90      	ldr	r2, [pc, #576]	@ (8002f44 <HAL_GPIO_Init+0x29c>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d04c      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002d08:	4a8e      	ldr	r2, [pc, #568]	@ (8002f44 <HAL_GPIO_Init+0x29c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d863      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d0e:	4a8e      	ldr	r2, [pc, #568]	@ (8002f48 <HAL_GPIO_Init+0x2a0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d046      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002d14:	4a8c      	ldr	r2, [pc, #560]	@ (8002f48 <HAL_GPIO_Init+0x2a0>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d85d      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d1a:	2b12      	cmp	r3, #18
 8002d1c:	d82a      	bhi.n	8002d74 <HAL_GPIO_Init+0xcc>
 8002d1e:	2b12      	cmp	r3, #18
 8002d20:	d859      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d22:	a201      	add	r2, pc, #4	@ (adr r2, 8002d28 <HAL_GPIO_Init+0x80>)
 8002d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d28:	08002da3 	.word	0x08002da3
 8002d2c:	08002d7d 	.word	0x08002d7d
 8002d30:	08002d8f 	.word	0x08002d8f
 8002d34:	08002dd1 	.word	0x08002dd1
 8002d38:	08002dd7 	.word	0x08002dd7
 8002d3c:	08002dd7 	.word	0x08002dd7
 8002d40:	08002dd7 	.word	0x08002dd7
 8002d44:	08002dd7 	.word	0x08002dd7
 8002d48:	08002dd7 	.word	0x08002dd7
 8002d4c:	08002dd7 	.word	0x08002dd7
 8002d50:	08002dd7 	.word	0x08002dd7
 8002d54:	08002dd7 	.word	0x08002dd7
 8002d58:	08002dd7 	.word	0x08002dd7
 8002d5c:	08002dd7 	.word	0x08002dd7
 8002d60:	08002dd7 	.word	0x08002dd7
 8002d64:	08002dd7 	.word	0x08002dd7
 8002d68:	08002dd7 	.word	0x08002dd7
 8002d6c:	08002d85 	.word	0x08002d85
 8002d70:	08002d99 	.word	0x08002d99
 8002d74:	4a75      	ldr	r2, [pc, #468]	@ (8002f4c <HAL_GPIO_Init+0x2a4>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d013      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d7a:	e02c      	b.n	8002dd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	623b      	str	r3, [r7, #32]
          break;
 8002d82:	e029      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	3304      	adds	r3, #4
 8002d8a:	623b      	str	r3, [r7, #32]
          break;
 8002d8c:	e024      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	3308      	adds	r3, #8
 8002d94:	623b      	str	r3, [r7, #32]
          break;
 8002d96:	e01f      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	330c      	adds	r3, #12
 8002d9e:	623b      	str	r3, [r7, #32]
          break;
 8002da0:	e01a      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002daa:	2304      	movs	r3, #4
 8002dac:	623b      	str	r3, [r7, #32]
          break;
 8002dae:	e013      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d105      	bne.n	8002dc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002db8:	2308      	movs	r3, #8
 8002dba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69fa      	ldr	r2, [r7, #28]
 8002dc0:	611a      	str	r2, [r3, #16]
          break;
 8002dc2:	e009      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dc4:	2308      	movs	r3, #8
 8002dc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69fa      	ldr	r2, [r7, #28]
 8002dcc:	615a      	str	r2, [r3, #20]
          break;
 8002dce:	e003      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	623b      	str	r3, [r7, #32]
          break;
 8002dd4:	e000      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          break;
 8002dd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	2bff      	cmp	r3, #255	@ 0xff
 8002ddc:	d801      	bhi.n	8002de2 <HAL_GPIO_Init+0x13a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	e001      	b.n	8002de6 <HAL_GPIO_Init+0x13e>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	3304      	adds	r3, #4
 8002de6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	2bff      	cmp	r3, #255	@ 0xff
 8002dec:	d802      	bhi.n	8002df4 <HAL_GPIO_Init+0x14c>
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	e002      	b.n	8002dfa <HAL_GPIO_Init+0x152>
 8002df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df6:	3b08      	subs	r3, #8
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	210f      	movs	r1, #15
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	fa01 f303 	lsl.w	r3, r1, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	6a39      	ldr	r1, [r7, #32]
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	fa01 f303 	lsl.w	r3, r1, r3
 8002e14:	431a      	orrs	r2, r3
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 80c1 	beq.w	8002faa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e28:	4b49      	ldr	r3, [pc, #292]	@ (8002f50 <HAL_GPIO_Init+0x2a8>)
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	4a48      	ldr	r2, [pc, #288]	@ (8002f50 <HAL_GPIO_Init+0x2a8>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6193      	str	r3, [r2, #24]
 8002e34:	4b46      	ldr	r3, [pc, #280]	@ (8002f50 <HAL_GPIO_Init+0x2a8>)
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e40:	4a44      	ldr	r2, [pc, #272]	@ (8002f54 <HAL_GPIO_Init+0x2ac>)
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	089b      	lsrs	r3, r3, #2
 8002e46:	3302      	adds	r3, #2
 8002e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e50:	f003 0303 	and.w	r3, r3, #3
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	220f      	movs	r2, #15
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	4013      	ands	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a3c      	ldr	r2, [pc, #240]	@ (8002f58 <HAL_GPIO_Init+0x2b0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d01f      	beq.n	8002eac <HAL_GPIO_Init+0x204>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a3b      	ldr	r2, [pc, #236]	@ (8002f5c <HAL_GPIO_Init+0x2b4>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d019      	beq.n	8002ea8 <HAL_GPIO_Init+0x200>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a3a      	ldr	r2, [pc, #232]	@ (8002f60 <HAL_GPIO_Init+0x2b8>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d013      	beq.n	8002ea4 <HAL_GPIO_Init+0x1fc>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a39      	ldr	r2, [pc, #228]	@ (8002f64 <HAL_GPIO_Init+0x2bc>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d00d      	beq.n	8002ea0 <HAL_GPIO_Init+0x1f8>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a38      	ldr	r2, [pc, #224]	@ (8002f68 <HAL_GPIO_Init+0x2c0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d007      	beq.n	8002e9c <HAL_GPIO_Init+0x1f4>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a37      	ldr	r2, [pc, #220]	@ (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d101      	bne.n	8002e98 <HAL_GPIO_Init+0x1f0>
 8002e94:	2305      	movs	r3, #5
 8002e96:	e00a      	b.n	8002eae <HAL_GPIO_Init+0x206>
 8002e98:	2306      	movs	r3, #6
 8002e9a:	e008      	b.n	8002eae <HAL_GPIO_Init+0x206>
 8002e9c:	2304      	movs	r3, #4
 8002e9e:	e006      	b.n	8002eae <HAL_GPIO_Init+0x206>
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e004      	b.n	8002eae <HAL_GPIO_Init+0x206>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e002      	b.n	8002eae <HAL_GPIO_Init+0x206>
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <HAL_GPIO_Init+0x206>
 8002eac:	2300      	movs	r3, #0
 8002eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb0:	f002 0203 	and.w	r2, r2, #3
 8002eb4:	0092      	lsls	r2, r2, #2
 8002eb6:	4093      	lsls	r3, r2
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ebe:	4925      	ldr	r1, [pc, #148]	@ (8002f54 <HAL_GPIO_Init+0x2ac>)
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec2:	089b      	lsrs	r3, r3, #2
 8002ec4:	3302      	adds	r3, #2
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ed8:	4b25      	ldr	r3, [pc, #148]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4924      	ldr	r1, [pc, #144]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	608b      	str	r3, [r1, #8]
 8002ee4:	e006      	b.n	8002ef4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ee6:	4b22      	ldr	r3, [pc, #136]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	4920      	ldr	r1, [pc, #128]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d006      	beq.n	8002f0e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f00:	4b1b      	ldr	r3, [pc, #108]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	491a      	ldr	r1, [pc, #104]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	60cb      	str	r3, [r1, #12]
 8002f0c:	e006      	b.n	8002f1c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f0e:	4b18      	ldr	r3, [pc, #96]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	4916      	ldr	r1, [pc, #88]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d025      	beq.n	8002f74 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f28:	4b11      	ldr	r3, [pc, #68]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	4910      	ldr	r1, [pc, #64]	@ (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	604b      	str	r3, [r1, #4]
 8002f34:	e025      	b.n	8002f82 <HAL_GPIO_Init+0x2da>
 8002f36:	bf00      	nop
 8002f38:	10320000 	.word	0x10320000
 8002f3c:	10310000 	.word	0x10310000
 8002f40:	10220000 	.word	0x10220000
 8002f44:	10210000 	.word	0x10210000
 8002f48:	10120000 	.word	0x10120000
 8002f4c:	10110000 	.word	0x10110000
 8002f50:	40021000 	.word	0x40021000
 8002f54:	40010000 	.word	0x40010000
 8002f58:	40010800 	.word	0x40010800
 8002f5c:	40010c00 	.word	0x40010c00
 8002f60:	40011000 	.word	0x40011000
 8002f64:	40011400 	.word	0x40011400
 8002f68:	40011800 	.word	0x40011800
 8002f6c:	40011c00 	.word	0x40011c00
 8002f70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f74:	4b15      	ldr	r3, [pc, #84]	@ (8002fcc <HAL_GPIO_Init+0x324>)
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	4913      	ldr	r1, [pc, #76]	@ (8002fcc <HAL_GPIO_Init+0x324>)
 8002f7e:	4013      	ands	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d006      	beq.n	8002f9c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fcc <HAL_GPIO_Init+0x324>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	490e      	ldr	r1, [pc, #56]	@ (8002fcc <HAL_GPIO_Init+0x324>)
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	600b      	str	r3, [r1, #0]
 8002f9a:	e006      	b.n	8002faa <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fcc <HAL_GPIO_Init+0x324>)
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	4909      	ldr	r1, [pc, #36]	@ (8002fcc <HAL_GPIO_Init+0x324>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	3301      	adds	r3, #1
 8002fae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f47f ae7e 	bne.w	8002cbc <HAL_GPIO_Init+0x14>
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	372c      	adds	r7, #44	@ 0x2c
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	40010400 	.word	0x40010400

08002fd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	887b      	ldrh	r3, [r7, #2]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	73fb      	strb	r3, [r7, #15]
 8002fec:	e001      	b.n	8002ff2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc80      	pop	{r7}
 8002ffc:	4770      	bx	lr

08002ffe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
 8003006:	460b      	mov	r3, r1
 8003008:	807b      	strh	r3, [r7, #2]
 800300a:	4613      	mov	r3, r2
 800300c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800300e:	787b      	ldrb	r3, [r7, #1]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003014:	887a      	ldrh	r2, [r7, #2]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800301a:	e003      	b.n	8003024 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800301c:	887b      	ldrh	r3, [r7, #2]
 800301e:	041a      	lsls	r2, r3, #16
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	611a      	str	r2, [r3, #16]
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
	...

08003030 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e12b      	b.n	800329a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d106      	bne.n	800305c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff faf8 	bl	800264c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2224      	movs	r2, #36	@ 0x24
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0201 	bic.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003082:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003092:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003094:	f001 f832 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8003098:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	4a81      	ldr	r2, [pc, #516]	@ (80032a4 <HAL_I2C_Init+0x274>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d807      	bhi.n	80030b4 <HAL_I2C_Init+0x84>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4a80      	ldr	r2, [pc, #512]	@ (80032a8 <HAL_I2C_Init+0x278>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	bf94      	ite	ls
 80030ac:	2301      	movls	r3, #1
 80030ae:	2300      	movhi	r3, #0
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	e006      	b.n	80030c2 <HAL_I2C_Init+0x92>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4a7d      	ldr	r2, [pc, #500]	@ (80032ac <HAL_I2C_Init+0x27c>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	bf94      	ite	ls
 80030bc:	2301      	movls	r3, #1
 80030be:	2300      	movhi	r3, #0
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e0e7      	b.n	800329a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	4a78      	ldr	r2, [pc, #480]	@ (80032b0 <HAL_I2C_Init+0x280>)
 80030ce:	fba2 2303 	umull	r2, r3, r2, r3
 80030d2:	0c9b      	lsrs	r3, r3, #18
 80030d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	4a6a      	ldr	r2, [pc, #424]	@ (80032a4 <HAL_I2C_Init+0x274>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d802      	bhi.n	8003104 <HAL_I2C_Init+0xd4>
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	3301      	adds	r3, #1
 8003102:	e009      	b.n	8003118 <HAL_I2C_Init+0xe8>
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800310a:	fb02 f303 	mul.w	r3, r2, r3
 800310e:	4a69      	ldr	r2, [pc, #420]	@ (80032b4 <HAL_I2C_Init+0x284>)
 8003110:	fba2 2303 	umull	r2, r3, r2, r3
 8003114:	099b      	lsrs	r3, r3, #6
 8003116:	3301      	adds	r3, #1
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6812      	ldr	r2, [r2, #0]
 800311c:	430b      	orrs	r3, r1
 800311e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800312a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	495c      	ldr	r1, [pc, #368]	@ (80032a4 <HAL_I2C_Init+0x274>)
 8003134:	428b      	cmp	r3, r1
 8003136:	d819      	bhi.n	800316c <HAL_I2C_Init+0x13c>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1e59      	subs	r1, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	fbb1 f3f3 	udiv	r3, r1, r3
 8003146:	1c59      	adds	r1, r3, #1
 8003148:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800314c:	400b      	ands	r3, r1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_I2C_Init+0x138>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	1e59      	subs	r1, r3, #1
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003160:	3301      	adds	r3, #1
 8003162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003166:	e051      	b.n	800320c <HAL_I2C_Init+0x1dc>
 8003168:	2304      	movs	r3, #4
 800316a:	e04f      	b.n	800320c <HAL_I2C_Init+0x1dc>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d111      	bne.n	8003198 <HAL_I2C_Init+0x168>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	1e58      	subs	r0, r3, #1
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	440b      	add	r3, r1
 8003182:	fbb0 f3f3 	udiv	r3, r0, r3
 8003186:	3301      	adds	r3, #1
 8003188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800318c:	2b00      	cmp	r3, #0
 800318e:	bf0c      	ite	eq
 8003190:	2301      	moveq	r3, #1
 8003192:	2300      	movne	r3, #0
 8003194:	b2db      	uxtb	r3, r3
 8003196:	e012      	b.n	80031be <HAL_I2C_Init+0x18e>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	1e58      	subs	r0, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	0099      	lsls	r1, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ae:	3301      	adds	r3, #1
 80031b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_I2C_Init+0x196>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e022      	b.n	800320c <HAL_I2C_Init+0x1dc>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10e      	bne.n	80031ec <HAL_I2C_Init+0x1bc>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	1e58      	subs	r0, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6859      	ldr	r1, [r3, #4]
 80031d6:	460b      	mov	r3, r1
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	440b      	add	r3, r1
 80031dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80031e0:	3301      	adds	r3, #1
 80031e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031ea:	e00f      	b.n	800320c <HAL_I2C_Init+0x1dc>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	1e58      	subs	r0, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6859      	ldr	r1, [r3, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	0099      	lsls	r1, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003202:	3301      	adds	r3, #1
 8003204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003208:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800320c:	6879      	ldr	r1, [r7, #4]
 800320e:	6809      	ldr	r1, [r1, #0]
 8003210:	4313      	orrs	r3, r2
 8003212:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69da      	ldr	r2, [r3, #28]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800323a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	6911      	ldr	r1, [r2, #16]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	68d2      	ldr	r2, [r2, #12]
 8003246:	4311      	orrs	r1, r2
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	6812      	ldr	r2, [r2, #0]
 800324c:	430b      	orrs	r3, r1
 800324e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	000186a0 	.word	0x000186a0
 80032a8:	001e847f 	.word	0x001e847f
 80032ac:	003d08ff 	.word	0x003d08ff
 80032b0:	431bde83 	.word	0x431bde83
 80032b4:	10624dd3 	.word	0x10624dd3

080032b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af02      	add	r7, sp, #8
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	461a      	mov	r2, r3
 80032c4:	460b      	mov	r3, r1
 80032c6:	817b      	strh	r3, [r7, #10]
 80032c8:	4613      	mov	r3, r2
 80032ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032cc:	f7ff fbb0 	bl	8002a30 <HAL_GetTick>
 80032d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b20      	cmp	r3, #32
 80032dc:	f040 80e0 	bne.w	80034a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	2319      	movs	r3, #25
 80032e6:	2201      	movs	r2, #1
 80032e8:	4970      	ldr	r1, [pc, #448]	@ (80034ac <HAL_I2C_Master_Transmit+0x1f4>)
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 f964 	bl	80035b8 <I2C_WaitOnFlagUntilTimeout>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80032f6:	2302      	movs	r3, #2
 80032f8:	e0d3      	b.n	80034a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003300:	2b01      	cmp	r3, #1
 8003302:	d101      	bne.n	8003308 <HAL_I2C_Master_Transmit+0x50>
 8003304:	2302      	movs	r3, #2
 8003306:	e0cc      	b.n	80034a2 <HAL_I2C_Master_Transmit+0x1ea>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b01      	cmp	r3, #1
 800331c:	d007      	beq.n	800332e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0201 	orr.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800333c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2221      	movs	r2, #33	@ 0x21
 8003342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2210      	movs	r2, #16
 800334a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	893a      	ldrh	r2, [r7, #8]
 800335e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	4a50      	ldr	r2, [pc, #320]	@ (80034b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800336e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003370:	8979      	ldrh	r1, [r7, #10]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	6a3a      	ldr	r2, [r7, #32]
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f89c 	bl	80034b4 <I2C_MasterRequestWrite>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e08d      	b.n	80034a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800339c:	e066      	b.n	800346c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	6a39      	ldr	r1, [r7, #32]
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 fa22 	bl	80037ec <I2C_WaitOnTXEFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00d      	beq.n	80033ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d107      	bne.n	80033c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e06b      	b.n	80034a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	781a      	ldrb	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	3b01      	subs	r3, #1
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b04      	cmp	r3, #4
 8003406:	d11b      	bne.n	8003440 <HAL_I2C_Master_Transmit+0x188>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800340c:	2b00      	cmp	r3, #0
 800340e:	d017      	beq.n	8003440 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	781a      	ldrb	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	6a39      	ldr	r1, [r7, #32]
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 fa19 	bl	800387c <I2C_WaitOnBTFFlagUntilTimeout>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00d      	beq.n	800346c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003454:	2b04      	cmp	r3, #4
 8003456:	d107      	bne.n	8003468 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003466:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e01a      	b.n	80034a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003470:	2b00      	cmp	r3, #0
 8003472:	d194      	bne.n	800339e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003482:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800349c:	2300      	movs	r3, #0
 800349e:	e000      	b.n	80034a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034a0:	2302      	movs	r3, #2
  }
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	00100002 	.word	0x00100002
 80034b0:	ffff0000 	.word	0xffff0000

080034b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af02      	add	r7, sp, #8
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	607a      	str	r2, [r7, #4]
 80034be:	603b      	str	r3, [r7, #0]
 80034c0:	460b      	mov	r3, r1
 80034c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	2b08      	cmp	r3, #8
 80034ce:	d006      	beq.n	80034de <I2C_MasterRequestWrite+0x2a>
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d003      	beq.n	80034de <I2C_MasterRequestWrite+0x2a>
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034dc:	d108      	bne.n	80034f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034ec:	601a      	str	r2, [r3, #0]
 80034ee:	e00b      	b.n	8003508 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f4:	2b12      	cmp	r3, #18
 80034f6:	d107      	bne.n	8003508 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003506:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f84f 	bl	80035b8 <I2C_WaitOnFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00d      	beq.n	800353c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800352a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800352e:	d103      	bne.n	8003538 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003536:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e035      	b.n	80035a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003544:	d108      	bne.n	8003558 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003546:	897b      	ldrh	r3, [r7, #10]
 8003548:	b2db      	uxtb	r3, r3
 800354a:	461a      	mov	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003554:	611a      	str	r2, [r3, #16]
 8003556:	e01b      	b.n	8003590 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003558:	897b      	ldrh	r3, [r7, #10]
 800355a:	11db      	asrs	r3, r3, #7
 800355c:	b2db      	uxtb	r3, r3
 800355e:	f003 0306 	and.w	r3, r3, #6
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f063 030f 	orn	r3, r3, #15
 8003568:	b2da      	uxtb	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	490e      	ldr	r1, [pc, #56]	@ (80035b0 <I2C_MasterRequestWrite+0xfc>)
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f898 	bl	80036ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e010      	b.n	80035a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003586:	897b      	ldrh	r3, [r7, #10]
 8003588:	b2da      	uxtb	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	4907      	ldr	r1, [pc, #28]	@ (80035b4 <I2C_MasterRequestWrite+0x100>)
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f888 	bl	80036ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e000      	b.n	80035a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3718      	adds	r7, #24
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	00010008 	.word	0x00010008
 80035b4:	00010002 	.word	0x00010002

080035b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	4613      	mov	r3, r2
 80035c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035c8:	e048      	b.n	800365c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d0:	d044      	beq.n	800365c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d2:	f7ff fa2d 	bl	8002a30 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d302      	bcc.n	80035e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d139      	bne.n	800365c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	0c1b      	lsrs	r3, r3, #16
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d10d      	bne.n	800360e <I2C_WaitOnFlagUntilTimeout+0x56>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	43da      	mvns	r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	4013      	ands	r3, r2
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	bf0c      	ite	eq
 8003604:	2301      	moveq	r3, #1
 8003606:	2300      	movne	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	e00c      	b.n	8003628 <I2C_WaitOnFlagUntilTimeout+0x70>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	699b      	ldr	r3, [r3, #24]
 8003614:	43da      	mvns	r2, r3
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	4013      	ands	r3, r2
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	bf0c      	ite	eq
 8003620:	2301      	moveq	r3, #1
 8003622:	2300      	movne	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	461a      	mov	r2, r3
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	429a      	cmp	r2, r3
 800362c:	d116      	bne.n	800365c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2220      	movs	r2, #32
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003648:	f043 0220 	orr.w	r2, r3, #32
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e023      	b.n	80036a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	0c1b      	lsrs	r3, r3, #16
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d10d      	bne.n	8003682 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	43da      	mvns	r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	4013      	ands	r3, r2
 8003672:	b29b      	uxth	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf0c      	ite	eq
 8003678:	2301      	moveq	r3, #1
 800367a:	2300      	movne	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	461a      	mov	r2, r3
 8003680:	e00c      	b.n	800369c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	43da      	mvns	r2, r3
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	4013      	ands	r3, r2
 800368e:	b29b      	uxth	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	bf0c      	ite	eq
 8003694:	2301      	moveq	r3, #1
 8003696:	2300      	movne	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	461a      	mov	r2, r3
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d093      	beq.n	80035ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036ba:	e071      	b.n	80037a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ca:	d123      	bne.n	8003714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003700:	f043 0204 	orr.w	r2, r3, #4
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e067      	b.n	80037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800371a:	d041      	beq.n	80037a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800371c:	f7ff f988 	bl	8002a30 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	429a      	cmp	r2, r3
 800372a:	d302      	bcc.n	8003732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d136      	bne.n	80037a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	0c1b      	lsrs	r3, r3, #16
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b01      	cmp	r3, #1
 800373a:	d10c      	bne.n	8003756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	43da      	mvns	r2, r3
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	4013      	ands	r3, r2
 8003748:	b29b      	uxth	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	bf14      	ite	ne
 800374e:	2301      	movne	r3, #1
 8003750:	2300      	moveq	r3, #0
 8003752:	b2db      	uxtb	r3, r3
 8003754:	e00b      	b.n	800376e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	43da      	mvns	r2, r3
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	4013      	ands	r3, r2
 8003762:	b29b      	uxth	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	bf14      	ite	ne
 8003768:	2301      	movne	r3, #1
 800376a:	2300      	moveq	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d016      	beq.n	80037a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378c:	f043 0220 	orr.w	r2, r3, #32
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e021      	b.n	80037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	0c1b      	lsrs	r3, r3, #16
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d10c      	bne.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	43da      	mvns	r2, r3
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	4013      	ands	r3, r2
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bf14      	ite	ne
 80037bc:	2301      	movne	r3, #1
 80037be:	2300      	moveq	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	e00b      	b.n	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	43da      	mvns	r2, r3
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	4013      	ands	r3, r2
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bf14      	ite	ne
 80037d6:	2301      	movne	r3, #1
 80037d8:	2300      	moveq	r3, #0
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f47f af6d 	bne.w	80036bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037f8:	e034      	b.n	8003864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f886 	bl	800390c <I2C_IsAcknowledgeFailed>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e034      	b.n	8003874 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003810:	d028      	beq.n	8003864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003812:	f7ff f90d 	bl	8002a30 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	429a      	cmp	r2, r3
 8003820:	d302      	bcc.n	8003828 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d11d      	bne.n	8003864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003832:	2b80      	cmp	r3, #128	@ 0x80
 8003834:	d016      	beq.n	8003864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2220      	movs	r2, #32
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003850:	f043 0220 	orr.w	r2, r3, #32
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e007      	b.n	8003874 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386e:	2b80      	cmp	r3, #128	@ 0x80
 8003870:	d1c3      	bne.n	80037fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003888:	e034      	b.n	80038f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f83e 	bl	800390c <I2C_IsAcknowledgeFailed>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e034      	b.n	8003904 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d028      	beq.n	80038f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a2:	f7ff f8c5 	bl	8002a30 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d302      	bcc.n	80038b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d11d      	bne.n	80038f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d016      	beq.n	80038f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e0:	f043 0220 	orr.w	r2, r3, #32
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e007      	b.n	8003904 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d1c3      	bne.n	800388a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003922:	d11b      	bne.n	800395c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800392c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	f043 0204 	orr.w	r2, r3, #4
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e272      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	f000 8087 	beq.w	8003a96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003988:	4b92      	ldr	r3, [pc, #584]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 030c 	and.w	r3, r3, #12
 8003990:	2b04      	cmp	r3, #4
 8003992:	d00c      	beq.n	80039ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003994:	4b8f      	ldr	r3, [pc, #572]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f003 030c 	and.w	r3, r3, #12
 800399c:	2b08      	cmp	r3, #8
 800399e:	d112      	bne.n	80039c6 <HAL_RCC_OscConfig+0x5e>
 80039a0:	4b8c      	ldr	r3, [pc, #560]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ac:	d10b      	bne.n	80039c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ae:	4b89      	ldr	r3, [pc, #548]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d06c      	beq.n	8003a94 <HAL_RCC_OscConfig+0x12c>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d168      	bne.n	8003a94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e24c      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ce:	d106      	bne.n	80039de <HAL_RCC_OscConfig+0x76>
 80039d0:	4b80      	ldr	r3, [pc, #512]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a7f      	ldr	r2, [pc, #508]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	e02e      	b.n	8003a3c <HAL_RCC_OscConfig+0xd4>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x98>
 80039e6:	4b7b      	ldr	r3, [pc, #492]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a7a      	ldr	r2, [pc, #488]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	4b78      	ldr	r3, [pc, #480]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a77      	ldr	r2, [pc, #476]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	e01d      	b.n	8003a3c <HAL_RCC_OscConfig+0xd4>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a08:	d10c      	bne.n	8003a24 <HAL_RCC_OscConfig+0xbc>
 8003a0a:	4b72      	ldr	r3, [pc, #456]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a71      	ldr	r2, [pc, #452]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	4b6f      	ldr	r3, [pc, #444]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a6e      	ldr	r2, [pc, #440]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a20:	6013      	str	r3, [r2, #0]
 8003a22:	e00b      	b.n	8003a3c <HAL_RCC_OscConfig+0xd4>
 8003a24:	4b6b      	ldr	r3, [pc, #428]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a6a      	ldr	r2, [pc, #424]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a2e:	6013      	str	r3, [r2, #0]
 8003a30:	4b68      	ldr	r3, [pc, #416]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a67      	ldr	r2, [pc, #412]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d013      	beq.n	8003a6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a44:	f7fe fff4 	bl	8002a30 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a4c:	f7fe fff0 	bl	8002a30 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b64      	cmp	r3, #100	@ 0x64
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e200      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0f0      	beq.n	8003a4c <HAL_RCC_OscConfig+0xe4>
 8003a6a:	e014      	b.n	8003a96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fe ffe0 	bl	8002a30 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a74:	f7fe ffdc 	bl	8002a30 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b64      	cmp	r3, #100	@ 0x64
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e1ec      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	4b53      	ldr	r3, [pc, #332]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x10c>
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d063      	beq.n	8003b6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003aa2:	4b4c      	ldr	r3, [pc, #304]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00b      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003aae:	4b49      	ldr	r3, [pc, #292]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	d11c      	bne.n	8003af4 <HAL_RCC_OscConfig+0x18c>
 8003aba:	4b46      	ldr	r3, [pc, #280]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d116      	bne.n	8003af4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac6:	4b43      	ldr	r3, [pc, #268]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_RCC_OscConfig+0x176>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d001      	beq.n	8003ade <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e1c0      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ade:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4939      	ldr	r1, [pc, #228]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af2:	e03a      	b.n	8003b6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d020      	beq.n	8003b3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003afc:	4b36      	ldr	r3, [pc, #216]	@ (8003bd8 <HAL_RCC_OscConfig+0x270>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b02:	f7fe ff95 	bl	8002a30 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b0a:	f7fe ff91 	bl	8002a30 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e1a1      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b28:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	4927      	ldr	r1, [pc, #156]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	600b      	str	r3, [r1, #0]
 8003b3c:	e015      	b.n	8003b6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b3e:	4b26      	ldr	r3, [pc, #152]	@ (8003bd8 <HAL_RCC_OscConfig+0x270>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe ff74 	bl	8002a30 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b4c:	f7fe ff70 	bl	8002a30 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e180      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d03a      	beq.n	8003bec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d019      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b7e:	4b17      	ldr	r3, [pc, #92]	@ (8003bdc <HAL_RCC_OscConfig+0x274>)
 8003b80:	2201      	movs	r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b84:	f7fe ff54 	bl	8002a30 <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b8c:	f7fe ff50 	bl	8002a30 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e160      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0f0      	beq.n	8003b8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003baa:	2001      	movs	r0, #1
 8003bac:	f000 faba 	bl	8004124 <RCC_Delay>
 8003bb0:	e01c      	b.n	8003bec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bdc <HAL_RCC_OscConfig+0x274>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb8:	f7fe ff3a 	bl	8002a30 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bbe:	e00f      	b.n	8003be0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc0:	f7fe ff36 	bl	8002a30 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d908      	bls.n	8003be0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e146      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	42420000 	.word	0x42420000
 8003bdc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be0:	4b92      	ldr	r3, [pc, #584]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1e9      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80a6 	beq.w	8003d46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bfe:	4b8b      	ldr	r3, [pc, #556]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10d      	bne.n	8003c26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0a:	4b88      	ldr	r3, [pc, #544]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	4a87      	ldr	r2, [pc, #540]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c14:	61d3      	str	r3, [r2, #28]
 8003c16:	4b85      	ldr	r3, [pc, #532]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c1e:	60bb      	str	r3, [r7, #8]
 8003c20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c22:	2301      	movs	r3, #1
 8003c24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c26:	4b82      	ldr	r3, [pc, #520]	@ (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d118      	bne.n	8003c64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c32:	4b7f      	ldr	r3, [pc, #508]	@ (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a7e      	ldr	r2, [pc, #504]	@ (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3e:	f7fe fef7 	bl	8002a30 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c46:	f7fe fef3 	bl	8002a30 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b64      	cmp	r3, #100	@ 0x64
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e103      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c58:	4b75      	ldr	r3, [pc, #468]	@ (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f0      	beq.n	8003c46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d106      	bne.n	8003c7a <HAL_RCC_OscConfig+0x312>
 8003c6c:	4b6f      	ldr	r3, [pc, #444]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	4a6e      	ldr	r2, [pc, #440]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	6213      	str	r3, [r2, #32]
 8003c78:	e02d      	b.n	8003cd6 <HAL_RCC_OscConfig+0x36e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10c      	bne.n	8003c9c <HAL_RCC_OscConfig+0x334>
 8003c82:	4b6a      	ldr	r3, [pc, #424]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4a69      	ldr	r2, [pc, #420]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6213      	str	r3, [r2, #32]
 8003c8e:	4b67      	ldr	r3, [pc, #412]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	4a66      	ldr	r2, [pc, #408]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c94:	f023 0304 	bic.w	r3, r3, #4
 8003c98:	6213      	str	r3, [r2, #32]
 8003c9a:	e01c      	b.n	8003cd6 <HAL_RCC_OscConfig+0x36e>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x356>
 8003ca4:	4b61      	ldr	r3, [pc, #388]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	4a60      	ldr	r2, [pc, #384]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	f043 0304 	orr.w	r3, r3, #4
 8003cae:	6213      	str	r3, [r2, #32]
 8003cb0:	4b5e      	ldr	r3, [pc, #376]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	4a5d      	ldr	r2, [pc, #372]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	6213      	str	r3, [r2, #32]
 8003cbc:	e00b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x36e>
 8003cbe:	4b5b      	ldr	r3, [pc, #364]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	4a5a      	ldr	r2, [pc, #360]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cc4:	f023 0301 	bic.w	r3, r3, #1
 8003cc8:	6213      	str	r3, [r2, #32]
 8003cca:	4b58      	ldr	r3, [pc, #352]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	4a57      	ldr	r2, [pc, #348]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cd0:	f023 0304 	bic.w	r3, r3, #4
 8003cd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d015      	beq.n	8003d0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cde:	f7fe fea7 	bl	8002a30 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fe fea3 	bl	8002a30 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0b1      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	4b4b      	ldr	r3, [pc, #300]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ee      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x37e>
 8003d08:	e014      	b.n	8003d34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0a:	f7fe fe91 	bl	8002a30 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fe fe8d 	bl	8002a30 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e09b      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d28:	4b40      	ldr	r3, [pc, #256]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ee      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d34:	7dfb      	ldrb	r3, [r7, #23]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d105      	bne.n	8003d46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	4a3b      	ldr	r2, [pc, #236]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8087 	beq.w	8003e5e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d50:	4b36      	ldr	r3, [pc, #216]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 030c 	and.w	r3, r3, #12
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d061      	beq.n	8003e20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d146      	bne.n	8003df2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d64:	4b33      	ldr	r3, [pc, #204]	@ (8003e34 <HAL_RCC_OscConfig+0x4cc>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6a:	f7fe fe61 	bl	8002a30 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d72:	f7fe fe5d 	bl	8002a30 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e06d      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d84:	4b29      	ldr	r3, [pc, #164]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1f0      	bne.n	8003d72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d98:	d108      	bne.n	8003dac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d9a:	4b24      	ldr	r3, [pc, #144]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4921      	ldr	r1, [pc, #132]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dac:	4b1f      	ldr	r3, [pc, #124]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a19      	ldr	r1, [r3, #32]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	491b      	ldr	r1, [pc, #108]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e34 <HAL_RCC_OscConfig+0x4cc>)
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dca:	f7fe fe31 	bl	8002a30 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd2:	f7fe fe2d 	bl	8002a30 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e03d      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de4:	4b11      	ldr	r3, [pc, #68]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x46a>
 8003df0:	e035      	b.n	8003e5e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df2:	4b10      	ldr	r3, [pc, #64]	@ (8003e34 <HAL_RCC_OscConfig+0x4cc>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df8:	f7fe fe1a 	bl	8002a30 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe fe16 	bl	8002a30 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e026      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e12:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x498>
 8003e1e:	e01e      	b.n	8003e5e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d107      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e019      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	40007000 	.word	0x40007000
 8003e34:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e38:	4b0b      	ldr	r3, [pc, #44]	@ (8003e68 <HAL_RCC_OscConfig+0x500>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d106      	bne.n	8003e5a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d001      	beq.n	8003e5e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e000      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3718      	adds	r7, #24
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40021000 	.word	0x40021000

08003e6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0d0      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e80:	4b6a      	ldr	r3, [pc, #424]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d910      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b67      	ldr	r3, [pc, #412]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 0207 	bic.w	r2, r3, #7
 8003e96:	4965      	ldr	r1, [pc, #404]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b63      	ldr	r3, [pc, #396]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0b8      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d020      	beq.n	8003efe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ec8:	4b59      	ldr	r3, [pc, #356]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a58      	ldr	r2, [pc, #352]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ed2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ee0:	4b53      	ldr	r3, [pc, #332]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	4a52      	ldr	r2, [pc, #328]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003eea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eec:	4b50      	ldr	r3, [pc, #320]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	494d      	ldr	r1, [pc, #308]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d040      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d107      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f12:	4b47      	ldr	r3, [pc, #284]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d115      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e07f      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d107      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2a:	4b41      	ldr	r3, [pc, #260]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d109      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e073      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3a:	4b3d      	ldr	r3, [pc, #244]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e06b      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f4a:	4b39      	ldr	r3, [pc, #228]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f023 0203 	bic.w	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	4936      	ldr	r1, [pc, #216]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f5c:	f7fe fd68 	bl	8002a30 <HAL_GetTick>
 8003f60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f62:	e00a      	b.n	8003f7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f64:	f7fe fd64 	bl	8002a30 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e053      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f003 020c 	and.w	r2, r3, #12
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d1eb      	bne.n	8003f64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f8c:	4b27      	ldr	r3, [pc, #156]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0307 	and.w	r3, r3, #7
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d210      	bcs.n	8003fbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9a:	4b24      	ldr	r3, [pc, #144]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f023 0207 	bic.w	r2, r3, #7
 8003fa2:	4922      	ldr	r1, [pc, #136]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003faa:	4b20      	ldr	r3, [pc, #128]	@ (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d001      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e032      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d008      	beq.n	8003fda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc8:	4b19      	ldr	r3, [pc, #100]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	4916      	ldr	r1, [pc, #88]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d009      	beq.n	8003ffa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fe6:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	490e      	ldr	r1, [pc, #56]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ffa:	f000 f821 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8003ffe:	4602      	mov	r2, r0
 8004000:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	091b      	lsrs	r3, r3, #4
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	490a      	ldr	r1, [pc, #40]	@ (8004034 <HAL_RCC_ClockConfig+0x1c8>)
 800400c:	5ccb      	ldrb	r3, [r1, r3]
 800400e:	fa22 f303 	lsr.w	r3, r2, r3
 8004012:	4a09      	ldr	r2, [pc, #36]	@ (8004038 <HAL_RCC_ClockConfig+0x1cc>)
 8004014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004016:	4b09      	ldr	r3, [pc, #36]	@ (800403c <HAL_RCC_ClockConfig+0x1d0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fcc6 	bl	80029ac <HAL_InitTick>

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40022000 	.word	0x40022000
 8004030:	40021000 	.word	0x40021000
 8004034:	08009514 	.word	0x08009514
 8004038:	20000038 	.word	0x20000038
 800403c:	2000003c 	.word	0x2000003c

08004040 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004040:	b480      	push	{r7}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004046:	2300      	movs	r3, #0
 8004048:	60fb      	str	r3, [r7, #12]
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
 800404e:	2300      	movs	r3, #0
 8004050:	617b      	str	r3, [r7, #20]
 8004052:	2300      	movs	r3, #0
 8004054:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004056:	2300      	movs	r3, #0
 8004058:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800405a:	4b1e      	ldr	r3, [pc, #120]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f003 030c 	and.w	r3, r3, #12
 8004066:	2b04      	cmp	r3, #4
 8004068:	d002      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0x30>
 800406a:	2b08      	cmp	r3, #8
 800406c:	d003      	beq.n	8004076 <HAL_RCC_GetSysClockFreq+0x36>
 800406e:	e027      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004070:	4b19      	ldr	r3, [pc, #100]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004072:	613b      	str	r3, [r7, #16]
      break;
 8004074:	e027      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	0c9b      	lsrs	r3, r3, #18
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	4a17      	ldr	r2, [pc, #92]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004080:	5cd3      	ldrb	r3, [r2, r3]
 8004082:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d010      	beq.n	80040b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800408e:	4b11      	ldr	r3, [pc, #68]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	0c5b      	lsrs	r3, r3, #17
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	4a11      	ldr	r2, [pc, #68]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800409a:	5cd3      	ldrb	r3, [r2, r3]
 800409c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a0d      	ldr	r2, [pc, #52]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80040a2:	fb03 f202 	mul.w	r2, r3, r2
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	e004      	b.n	80040ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a0c      	ldr	r2, [pc, #48]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040b4:	fb02 f303 	mul.w	r3, r2, r3
 80040b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	613b      	str	r3, [r7, #16]
      break;
 80040be:	e002      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040c0:	4b05      	ldr	r3, [pc, #20]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80040c2:	613b      	str	r3, [r7, #16]
      break;
 80040c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040c6:	693b      	ldr	r3, [r7, #16]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	371c      	adds	r7, #28
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bc80      	pop	{r7}
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40021000 	.word	0x40021000
 80040d8:	007a1200 	.word	0x007a1200
 80040dc:	0800952c 	.word	0x0800952c
 80040e0:	0800953c 	.word	0x0800953c
 80040e4:	003d0900 	.word	0x003d0900

080040e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040ec:	4b02      	ldr	r3, [pc, #8]	@ (80040f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80040ee:	681b      	ldr	r3, [r3, #0]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr
 80040f8:	20000038 	.word	0x20000038

080040fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004100:	f7ff fff2 	bl	80040e8 <HAL_RCC_GetHCLKFreq>
 8004104:	4602      	mov	r2, r0
 8004106:	4b05      	ldr	r3, [pc, #20]	@ (800411c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	0a1b      	lsrs	r3, r3, #8
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	4903      	ldr	r1, [pc, #12]	@ (8004120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004112:	5ccb      	ldrb	r3, [r1, r3]
 8004114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004118:	4618      	mov	r0, r3
 800411a:	bd80      	pop	{r7, pc}
 800411c:	40021000 	.word	0x40021000
 8004120:	08009524 	.word	0x08009524

08004124 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800412c:	4b0a      	ldr	r3, [pc, #40]	@ (8004158 <RCC_Delay+0x34>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a0a      	ldr	r2, [pc, #40]	@ (800415c <RCC_Delay+0x38>)
 8004132:	fba2 2303 	umull	r2, r3, r2, r3
 8004136:	0a5b      	lsrs	r3, r3, #9
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	fb02 f303 	mul.w	r3, r2, r3
 800413e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004140:	bf00      	nop
  }
  while (Delay --);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	1e5a      	subs	r2, r3, #1
 8004146:	60fa      	str	r2, [r7, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1f9      	bne.n	8004140 <RCC_Delay+0x1c>
}
 800414c:	bf00      	nop
 800414e:	bf00      	nop
 8004150:	3714      	adds	r7, #20
 8004152:	46bd      	mov	sp, r7
 8004154:	bc80      	pop	{r7}
 8004156:	4770      	bx	lr
 8004158:	20000038 	.word	0x20000038
 800415c:	10624dd3 	.word	0x10624dd3

08004160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e041      	b.n	80041f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d106      	bne.n	800418c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7fe fa9e 	bl	80026c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3304      	adds	r3, #4
 800419c:	4619      	mov	r1, r3
 800419e:	4610      	mov	r0, r2
 80041a0:	f000 fac2 	bl	8004728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
	...

08004200 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004200:	b480      	push	{r7}
 8004202:	b085      	sub	sp, #20
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	d001      	beq.n	8004218 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e03c      	b.n	8004292 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1d      	ldr	r2, [pc, #116]	@ (800429c <HAL_TIM_Base_Start+0x9c>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d018      	beq.n	800425c <HAL_TIM_Base_Start+0x5c>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a1c      	ldr	r2, [pc, #112]	@ (80042a0 <HAL_TIM_Base_Start+0xa0>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d013      	beq.n	800425c <HAL_TIM_Base_Start+0x5c>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800423c:	d00e      	beq.n	800425c <HAL_TIM_Base_Start+0x5c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a18      	ldr	r2, [pc, #96]	@ (80042a4 <HAL_TIM_Base_Start+0xa4>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d009      	beq.n	800425c <HAL_TIM_Base_Start+0x5c>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a16      	ldr	r2, [pc, #88]	@ (80042a8 <HAL_TIM_Base_Start+0xa8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d004      	beq.n	800425c <HAL_TIM_Base_Start+0x5c>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a15      	ldr	r2, [pc, #84]	@ (80042ac <HAL_TIM_Base_Start+0xac>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d111      	bne.n	8004280 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2b06      	cmp	r3, #6
 800426c:	d010      	beq.n	8004290 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 0201 	orr.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427e:	e007      	b.n	8004290 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f042 0201 	orr.w	r2, r2, #1
 800428e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3714      	adds	r7, #20
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr
 800429c:	40012c00 	.word	0x40012c00
 80042a0:	40013400 	.word	0x40013400
 80042a4:	40000400 	.word	0x40000400
 80042a8:	40000800 	.word	0x40000800
 80042ac:	40000c00 	.word	0x40000c00

080042b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d001      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e044      	b.n	8004352 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a1d      	ldr	r2, [pc, #116]	@ (800435c <HAL_TIM_Base_Start_IT+0xac>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d018      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x6c>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004360 <HAL_TIM_Base_Start_IT+0xb0>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d013      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x6c>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fc:	d00e      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x6c>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a18      	ldr	r2, [pc, #96]	@ (8004364 <HAL_TIM_Base_Start_IT+0xb4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d009      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x6c>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a16      	ldr	r2, [pc, #88]	@ (8004368 <HAL_TIM_Base_Start_IT+0xb8>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d004      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x6c>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a15      	ldr	r2, [pc, #84]	@ (800436c <HAL_TIM_Base_Start_IT+0xbc>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d111      	bne.n	8004340 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b06      	cmp	r3, #6
 800432c:	d010      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 0201 	orr.w	r2, r2, #1
 800433c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800433e:	e007      	b.n	8004350 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3714      	adds	r7, #20
 8004356:	46bd      	mov	sp, r7
 8004358:	bc80      	pop	{r7}
 800435a:	4770      	bx	lr
 800435c:	40012c00 	.word	0x40012c00
 8004360:	40013400 	.word	0x40013400
 8004364:	40000400 	.word	0x40000400
 8004368:	40000800 	.word	0x40000800
 800436c:	40000c00 	.word	0x40000c00

08004370 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d020      	beq.n	80043d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d01b      	beq.n	80043d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f06f 0202 	mvn.w	r2, #2
 80043a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	f003 0303 	and.w	r3, r3, #3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f998 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
 80043c0:	e005      	b.n	80043ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f98b 	bl	80046de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 f99a 	bl	8004702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d020      	beq.n	8004420 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d01b      	beq.n	8004420 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f06f 0204 	mvn.w	r2, #4
 80043f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2202      	movs	r2, #2
 80043f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f972 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
 800440c:	e005      	b.n	800441a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f965 	bl	80046de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f000 f974 	bl	8004702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	f003 0308 	and.w	r3, r3, #8
 8004426:	2b00      	cmp	r3, #0
 8004428:	d020      	beq.n	800446c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f003 0308 	and.w	r3, r3, #8
 8004430:	2b00      	cmp	r3, #0
 8004432:	d01b      	beq.n	800446c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f06f 0208 	mvn.w	r2, #8
 800443c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2204      	movs	r2, #4
 8004442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f94c 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
 8004458:	e005      	b.n	8004466 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f93f 	bl	80046de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f94e 	bl	8004702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f003 0310 	and.w	r3, r3, #16
 8004472:	2b00      	cmp	r3, #0
 8004474:	d020      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b00      	cmp	r3, #0
 800447e:	d01b      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0210 	mvn.w	r2, #16
 8004488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2208      	movs	r2, #8
 800448e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f926 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
 80044a4:	e005      	b.n	80044b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f919 	bl	80046de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 f928 	bl	8004702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00c      	beq.n	80044dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d007      	beq.n	80044dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f06f 0201 	mvn.w	r2, #1
 80044d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fd f9ca 	bl	8001870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00c      	beq.n	8004500 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80044f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 faa5 	bl	8004a4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00c      	beq.n	8004524 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004510:	2b00      	cmp	r3, #0
 8004512:	d007      	beq.n	8004524 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800451c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f8f8 	bl	8004714 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	f003 0320 	and.w	r3, r3, #32
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00c      	beq.n	8004548 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b00      	cmp	r3, #0
 8004536:	d007      	beq.n	8004548 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f06f 0220 	mvn.w	r2, #32
 8004540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fa78 	bl	8004a38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004548:	bf00      	nop
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800455a:	2300      	movs	r3, #0
 800455c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <HAL_TIM_ConfigClockSource+0x1c>
 8004568:	2302      	movs	r3, #2
 800456a:	e0b4      	b.n	80046d6 <HAL_TIM_ConfigClockSource+0x186>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2202      	movs	r2, #2
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800458a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004592:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045a4:	d03e      	beq.n	8004624 <HAL_TIM_ConfigClockSource+0xd4>
 80045a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045aa:	f200 8087 	bhi.w	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b2:	f000 8086 	beq.w	80046c2 <HAL_TIM_ConfigClockSource+0x172>
 80045b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ba:	d87f      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045bc:	2b70      	cmp	r3, #112	@ 0x70
 80045be:	d01a      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0xa6>
 80045c0:	2b70      	cmp	r3, #112	@ 0x70
 80045c2:	d87b      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045c4:	2b60      	cmp	r3, #96	@ 0x60
 80045c6:	d050      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x11a>
 80045c8:	2b60      	cmp	r3, #96	@ 0x60
 80045ca:	d877      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045cc:	2b50      	cmp	r3, #80	@ 0x50
 80045ce:	d03c      	beq.n	800464a <HAL_TIM_ConfigClockSource+0xfa>
 80045d0:	2b50      	cmp	r3, #80	@ 0x50
 80045d2:	d873      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045d4:	2b40      	cmp	r3, #64	@ 0x40
 80045d6:	d058      	beq.n	800468a <HAL_TIM_ConfigClockSource+0x13a>
 80045d8:	2b40      	cmp	r3, #64	@ 0x40
 80045da:	d86f      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045dc:	2b30      	cmp	r3, #48	@ 0x30
 80045de:	d064      	beq.n	80046aa <HAL_TIM_ConfigClockSource+0x15a>
 80045e0:	2b30      	cmp	r3, #48	@ 0x30
 80045e2:	d86b      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d060      	beq.n	80046aa <HAL_TIM_ConfigClockSource+0x15a>
 80045e8:	2b20      	cmp	r3, #32
 80045ea:	d867      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d05c      	beq.n	80046aa <HAL_TIM_ConfigClockSource+0x15a>
 80045f0:	2b10      	cmp	r3, #16
 80045f2:	d05a      	beq.n	80046aa <HAL_TIM_ConfigClockSource+0x15a>
 80045f4:	e062      	b.n	80046bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004606:	f000 f98c 	bl	8004922 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004618:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	609a      	str	r2, [r3, #8]
      break;
 8004622:	e04f      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004634:	f000 f975 	bl	8004922 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	689a      	ldr	r2, [r3, #8]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004646:	609a      	str	r2, [r3, #8]
      break;
 8004648:	e03c      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004656:	461a      	mov	r2, r3
 8004658:	f000 f8ec 	bl	8004834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2150      	movs	r1, #80	@ 0x50
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f943 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 8004668:	e02c      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004676:	461a      	mov	r2, r3
 8004678:	f000 f90a 	bl	8004890 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2160      	movs	r1, #96	@ 0x60
 8004682:	4618      	mov	r0, r3
 8004684:	f000 f933 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 8004688:	e01c      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004696:	461a      	mov	r2, r3
 8004698:	f000 f8cc 	bl	8004834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2140      	movs	r1, #64	@ 0x40
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 f923 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 80046a8:	e00c      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4619      	mov	r1, r3
 80046b4:	4610      	mov	r0, r2
 80046b6:	f000 f91a 	bl	80048ee <TIM_ITRx_SetConfig>
      break;
 80046ba:	e003      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
      break;
 80046c0:	e000      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr

080046f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr

08004702 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004702:	b480      	push	{r7}
 8004704:	b083      	sub	sp, #12
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr
	...

08004728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a39      	ldr	r2, [pc, #228]	@ (8004820 <TIM_Base_SetConfig+0xf8>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d013      	beq.n	8004768 <TIM_Base_SetConfig+0x40>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a38      	ldr	r2, [pc, #224]	@ (8004824 <TIM_Base_SetConfig+0xfc>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00f      	beq.n	8004768 <TIM_Base_SetConfig+0x40>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474e:	d00b      	beq.n	8004768 <TIM_Base_SetConfig+0x40>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a35      	ldr	r2, [pc, #212]	@ (8004828 <TIM_Base_SetConfig+0x100>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d007      	beq.n	8004768 <TIM_Base_SetConfig+0x40>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a34      	ldr	r2, [pc, #208]	@ (800482c <TIM_Base_SetConfig+0x104>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d003      	beq.n	8004768 <TIM_Base_SetConfig+0x40>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a33      	ldr	r2, [pc, #204]	@ (8004830 <TIM_Base_SetConfig+0x108>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d108      	bne.n	800477a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800476e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4313      	orrs	r3, r2
 8004778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a28      	ldr	r2, [pc, #160]	@ (8004820 <TIM_Base_SetConfig+0xf8>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d013      	beq.n	80047aa <TIM_Base_SetConfig+0x82>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a27      	ldr	r2, [pc, #156]	@ (8004824 <TIM_Base_SetConfig+0xfc>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00f      	beq.n	80047aa <TIM_Base_SetConfig+0x82>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004790:	d00b      	beq.n	80047aa <TIM_Base_SetConfig+0x82>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a24      	ldr	r2, [pc, #144]	@ (8004828 <TIM_Base_SetConfig+0x100>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d007      	beq.n	80047aa <TIM_Base_SetConfig+0x82>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a23      	ldr	r2, [pc, #140]	@ (800482c <TIM_Base_SetConfig+0x104>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_Base_SetConfig+0x82>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a22      	ldr	r2, [pc, #136]	@ (8004830 <TIM_Base_SetConfig+0x108>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d108      	bne.n	80047bc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a0f      	ldr	r2, [pc, #60]	@ (8004820 <TIM_Base_SetConfig+0xf8>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d003      	beq.n	80047f0 <TIM_Base_SetConfig+0xc8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a0e      	ldr	r2, [pc, #56]	@ (8004824 <TIM_Base_SetConfig+0xfc>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d103      	bne.n	80047f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	691a      	ldr	r2, [r3, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	f023 0201 	bic.w	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	611a      	str	r2, [r3, #16]
  }
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr
 8004820:	40012c00 	.word	0x40012c00
 8004824:	40013400 	.word	0x40013400
 8004828:	40000400 	.word	0x40000400
 800482c:	40000800 	.word	0x40000800
 8004830:	40000c00 	.word	0x40000c00

08004834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	f023 0201 	bic.w	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800485e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	011b      	lsls	r3, r3, #4
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f023 030a 	bic.w	r3, r3, #10
 8004870:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4313      	orrs	r3, r2
 8004878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	621a      	str	r2, [r3, #32]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr

08004890 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	f023 0210 	bic.w	r2, r3, #16
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80048ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	031b      	lsls	r3, r3, #12
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80048cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	621a      	str	r2, [r3, #32]
}
 80048e4:	bf00      	nop
 80048e6:	371c      	adds	r7, #28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr

080048ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b085      	sub	sp, #20
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	f043 0307 	orr.w	r3, r3, #7
 8004910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	609a      	str	r2, [r3, #8]
}
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr

08004922 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004922:	b480      	push	{r7}
 8004924:	b087      	sub	sp, #28
 8004926:	af00      	add	r7, sp, #0
 8004928:	60f8      	str	r0, [r7, #12]
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	607a      	str	r2, [r7, #4]
 800492e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800493c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	021a      	lsls	r2, r3, #8
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	431a      	orrs	r2, r3
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	4313      	orrs	r3, r2
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	4313      	orrs	r3, r2
 800494e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	609a      	str	r2, [r3, #8]
}
 8004956:	bf00      	nop
 8004958:	371c      	adds	r7, #28
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr

08004960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004970:	2b01      	cmp	r3, #1
 8004972:	d101      	bne.n	8004978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004974:	2302      	movs	r3, #2
 8004976:	e050      	b.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d018      	beq.n	80049ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a19      	ldr	r2, [pc, #100]	@ (8004a28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d013      	beq.n	80049ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ce:	d00e      	beq.n	80049ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a15      	ldr	r2, [pc, #84]	@ (8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d009      	beq.n	80049ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a14      	ldr	r2, [pc, #80]	@ (8004a30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d004      	beq.n	80049ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a12      	ldr	r2, [pc, #72]	@ (8004a34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d10c      	bne.n	8004a08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	68ba      	ldr	r2, [r7, #8]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr
 8004a24:	40012c00 	.word	0x40012c00
 8004a28:	40013400 	.word	0x40013400
 8004a2c:	40000400 	.word	0x40000400
 8004a30:	40000800 	.word	0x40000800
 8004a34:	40000c00 	.word	0x40000c00

08004a38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bc80      	pop	{r7}
 8004a48:	4770      	bx	lr

08004a4a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bc80      	pop	{r7}
 8004a5a:	4770      	bx	lr

08004a5c <std>:
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	b510      	push	{r4, lr}
 8004a60:	4604      	mov	r4, r0
 8004a62:	e9c0 3300 	strd	r3, r3, [r0]
 8004a66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a6a:	6083      	str	r3, [r0, #8]
 8004a6c:	8181      	strh	r1, [r0, #12]
 8004a6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a70:	81c2      	strh	r2, [r0, #14]
 8004a72:	6183      	str	r3, [r0, #24]
 8004a74:	4619      	mov	r1, r3
 8004a76:	2208      	movs	r2, #8
 8004a78:	305c      	adds	r0, #92	@ 0x5c
 8004a7a:	f000 f914 	bl	8004ca6 <memset>
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab4 <std+0x58>)
 8004a80:	61e4      	str	r4, [r4, #28]
 8004a82:	6223      	str	r3, [r4, #32]
 8004a84:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <std+0x5c>)
 8004a86:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a88:	4b0c      	ldr	r3, [pc, #48]	@ (8004abc <std+0x60>)
 8004a8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac0 <std+0x64>)
 8004a8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a90:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac4 <std+0x68>)
 8004a92:	429c      	cmp	r4, r3
 8004a94:	d006      	beq.n	8004aa4 <std+0x48>
 8004a96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a9a:	4294      	cmp	r4, r2
 8004a9c:	d002      	beq.n	8004aa4 <std+0x48>
 8004a9e:	33d0      	adds	r3, #208	@ 0xd0
 8004aa0:	429c      	cmp	r4, r3
 8004aa2:	d105      	bne.n	8004ab0 <std+0x54>
 8004aa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aac:	f000 b974 	b.w	8004d98 <__retarget_lock_init_recursive>
 8004ab0:	bd10      	pop	{r4, pc}
 8004ab2:	bf00      	nop
 8004ab4:	08004c21 	.word	0x08004c21
 8004ab8:	08004c43 	.word	0x08004c43
 8004abc:	08004c7b 	.word	0x08004c7b
 8004ac0:	08004c9f 	.word	0x08004c9f
 8004ac4:	20000874 	.word	0x20000874

08004ac8 <stdio_exit_handler>:
 8004ac8:	4a02      	ldr	r2, [pc, #8]	@ (8004ad4 <stdio_exit_handler+0xc>)
 8004aca:	4903      	ldr	r1, [pc, #12]	@ (8004ad8 <stdio_exit_handler+0x10>)
 8004acc:	4803      	ldr	r0, [pc, #12]	@ (8004adc <stdio_exit_handler+0x14>)
 8004ace:	f000 b869 	b.w	8004ba4 <_fwalk_sglue>
 8004ad2:	bf00      	nop
 8004ad4:	20000044 	.word	0x20000044
 8004ad8:	080067f1 	.word	0x080067f1
 8004adc:	20000058 	.word	0x20000058

08004ae0 <cleanup_stdio>:
 8004ae0:	6841      	ldr	r1, [r0, #4]
 8004ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <cleanup_stdio+0x34>)
 8004ae4:	b510      	push	{r4, lr}
 8004ae6:	4299      	cmp	r1, r3
 8004ae8:	4604      	mov	r4, r0
 8004aea:	d001      	beq.n	8004af0 <cleanup_stdio+0x10>
 8004aec:	f001 fe80 	bl	80067f0 <_fclose_r>
 8004af0:	68a1      	ldr	r1, [r4, #8]
 8004af2:	4b09      	ldr	r3, [pc, #36]	@ (8004b18 <cleanup_stdio+0x38>)
 8004af4:	4299      	cmp	r1, r3
 8004af6:	d002      	beq.n	8004afe <cleanup_stdio+0x1e>
 8004af8:	4620      	mov	r0, r4
 8004afa:	f001 fe79 	bl	80067f0 <_fclose_r>
 8004afe:	68e1      	ldr	r1, [r4, #12]
 8004b00:	4b06      	ldr	r3, [pc, #24]	@ (8004b1c <cleanup_stdio+0x3c>)
 8004b02:	4299      	cmp	r1, r3
 8004b04:	d004      	beq.n	8004b10 <cleanup_stdio+0x30>
 8004b06:	4620      	mov	r0, r4
 8004b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b0c:	f001 be70 	b.w	80067f0 <_fclose_r>
 8004b10:	bd10      	pop	{r4, pc}
 8004b12:	bf00      	nop
 8004b14:	20000874 	.word	0x20000874
 8004b18:	200008dc 	.word	0x200008dc
 8004b1c:	20000944 	.word	0x20000944

08004b20 <global_stdio_init.part.0>:
 8004b20:	b510      	push	{r4, lr}
 8004b22:	4b0b      	ldr	r3, [pc, #44]	@ (8004b50 <global_stdio_init.part.0+0x30>)
 8004b24:	4c0b      	ldr	r4, [pc, #44]	@ (8004b54 <global_stdio_init.part.0+0x34>)
 8004b26:	4a0c      	ldr	r2, [pc, #48]	@ (8004b58 <global_stdio_init.part.0+0x38>)
 8004b28:	4620      	mov	r0, r4
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	2104      	movs	r1, #4
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f7ff ff94 	bl	8004a5c <std>
 8004b34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b38:	2201      	movs	r2, #1
 8004b3a:	2109      	movs	r1, #9
 8004b3c:	f7ff ff8e 	bl	8004a5c <std>
 8004b40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b44:	2202      	movs	r2, #2
 8004b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b4a:	2112      	movs	r1, #18
 8004b4c:	f7ff bf86 	b.w	8004a5c <std>
 8004b50:	200009ac 	.word	0x200009ac
 8004b54:	20000874 	.word	0x20000874
 8004b58:	08004ac9 	.word	0x08004ac9

08004b5c <__sfp_lock_acquire>:
 8004b5c:	4801      	ldr	r0, [pc, #4]	@ (8004b64 <__sfp_lock_acquire+0x8>)
 8004b5e:	f000 b91d 	b.w	8004d9c <__retarget_lock_acquire_recursive>
 8004b62:	bf00      	nop
 8004b64:	200009b6 	.word	0x200009b6

08004b68 <__sfp_lock_release>:
 8004b68:	4801      	ldr	r0, [pc, #4]	@ (8004b70 <__sfp_lock_release+0x8>)
 8004b6a:	f000 b918 	b.w	8004d9e <__retarget_lock_release_recursive>
 8004b6e:	bf00      	nop
 8004b70:	200009b6 	.word	0x200009b6

08004b74 <__sinit>:
 8004b74:	b510      	push	{r4, lr}
 8004b76:	4604      	mov	r4, r0
 8004b78:	f7ff fff0 	bl	8004b5c <__sfp_lock_acquire>
 8004b7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b7e:	b11b      	cbz	r3, 8004b88 <__sinit+0x14>
 8004b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b84:	f7ff bff0 	b.w	8004b68 <__sfp_lock_release>
 8004b88:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <__sinit+0x28>)
 8004b8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b8c:	4b04      	ldr	r3, [pc, #16]	@ (8004ba0 <__sinit+0x2c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1f5      	bne.n	8004b80 <__sinit+0xc>
 8004b94:	f7ff ffc4 	bl	8004b20 <global_stdio_init.part.0>
 8004b98:	e7f2      	b.n	8004b80 <__sinit+0xc>
 8004b9a:	bf00      	nop
 8004b9c:	08004ae1 	.word	0x08004ae1
 8004ba0:	200009ac 	.word	0x200009ac

08004ba4 <_fwalk_sglue>:
 8004ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba8:	4607      	mov	r7, r0
 8004baa:	4688      	mov	r8, r1
 8004bac:	4614      	mov	r4, r2
 8004bae:	2600      	movs	r6, #0
 8004bb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bb4:	f1b9 0901 	subs.w	r9, r9, #1
 8004bb8:	d505      	bpl.n	8004bc6 <_fwalk_sglue+0x22>
 8004bba:	6824      	ldr	r4, [r4, #0]
 8004bbc:	2c00      	cmp	r4, #0
 8004bbe:	d1f7      	bne.n	8004bb0 <_fwalk_sglue+0xc>
 8004bc0:	4630      	mov	r0, r6
 8004bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bc6:	89ab      	ldrh	r3, [r5, #12]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d907      	bls.n	8004bdc <_fwalk_sglue+0x38>
 8004bcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	d003      	beq.n	8004bdc <_fwalk_sglue+0x38>
 8004bd4:	4629      	mov	r1, r5
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	47c0      	blx	r8
 8004bda:	4306      	orrs	r6, r0
 8004bdc:	3568      	adds	r5, #104	@ 0x68
 8004bde:	e7e9      	b.n	8004bb4 <_fwalk_sglue+0x10>

08004be0 <sprintf>:
 8004be0:	b40e      	push	{r1, r2, r3}
 8004be2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004be6:	b500      	push	{lr}
 8004be8:	b09c      	sub	sp, #112	@ 0x70
 8004bea:	ab1d      	add	r3, sp, #116	@ 0x74
 8004bec:	9002      	str	r0, [sp, #8]
 8004bee:	9006      	str	r0, [sp, #24]
 8004bf0:	9107      	str	r1, [sp, #28]
 8004bf2:	9104      	str	r1, [sp, #16]
 8004bf4:	4808      	ldr	r0, [pc, #32]	@ (8004c18 <sprintf+0x38>)
 8004bf6:	4909      	ldr	r1, [pc, #36]	@ (8004c1c <sprintf+0x3c>)
 8004bf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bfc:	9105      	str	r1, [sp, #20]
 8004bfe:	6800      	ldr	r0, [r0, #0]
 8004c00:	a902      	add	r1, sp, #8
 8004c02:	9301      	str	r3, [sp, #4]
 8004c04:	f000 fc38 	bl	8005478 <_svfprintf_r>
 8004c08:	2200      	movs	r2, #0
 8004c0a:	9b02      	ldr	r3, [sp, #8]
 8004c0c:	701a      	strb	r2, [r3, #0]
 8004c0e:	b01c      	add	sp, #112	@ 0x70
 8004c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c14:	b003      	add	sp, #12
 8004c16:	4770      	bx	lr
 8004c18:	20000050 	.word	0x20000050
 8004c1c:	ffff0208 	.word	0xffff0208

08004c20 <__sread>:
 8004c20:	b510      	push	{r4, lr}
 8004c22:	460c      	mov	r4, r1
 8004c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c28:	f000 f868 	bl	8004cfc <_read_r>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	bfab      	itete	ge
 8004c30:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8004c32:	89a3      	ldrhlt	r3, [r4, #12]
 8004c34:	181b      	addge	r3, r3, r0
 8004c36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c3a:	bfac      	ite	ge
 8004c3c:	6523      	strge	r3, [r4, #80]	@ 0x50
 8004c3e:	81a3      	strhlt	r3, [r4, #12]
 8004c40:	bd10      	pop	{r4, pc}

08004c42 <__swrite>:
 8004c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c46:	461f      	mov	r7, r3
 8004c48:	898b      	ldrh	r3, [r1, #12]
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	05db      	lsls	r3, r3, #23
 8004c4e:	460c      	mov	r4, r1
 8004c50:	4616      	mov	r6, r2
 8004c52:	d505      	bpl.n	8004c60 <__swrite+0x1e>
 8004c54:	2302      	movs	r3, #2
 8004c56:	2200      	movs	r2, #0
 8004c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c5c:	f000 f83c 	bl	8004cd8 <_lseek_r>
 8004c60:	89a3      	ldrh	r3, [r4, #12]
 8004c62:	4632      	mov	r2, r6
 8004c64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c68:	81a3      	strh	r3, [r4, #12]
 8004c6a:	4628      	mov	r0, r5
 8004c6c:	463b      	mov	r3, r7
 8004c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c76:	f000 b853 	b.w	8004d20 <_write_r>

08004c7a <__sseek>:
 8004c7a:	b510      	push	{r4, lr}
 8004c7c:	460c      	mov	r4, r1
 8004c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c82:	f000 f829 	bl	8004cd8 <_lseek_r>
 8004c86:	1c43      	adds	r3, r0, #1
 8004c88:	89a3      	ldrh	r3, [r4, #12]
 8004c8a:	bf15      	itete	ne
 8004c8c:	6520      	strne	r0, [r4, #80]	@ 0x50
 8004c8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c96:	81a3      	strheq	r3, [r4, #12]
 8004c98:	bf18      	it	ne
 8004c9a:	81a3      	strhne	r3, [r4, #12]
 8004c9c:	bd10      	pop	{r4, pc}

08004c9e <__sclose>:
 8004c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ca2:	f000 b809 	b.w	8004cb8 <_close_r>

08004ca6 <memset>:
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	4402      	add	r2, r0
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d100      	bne.n	8004cb0 <memset+0xa>
 8004cae:	4770      	bx	lr
 8004cb0:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb4:	e7f9      	b.n	8004caa <memset+0x4>
	...

08004cb8 <_close_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	2300      	movs	r3, #0
 8004cbc:	4d05      	ldr	r5, [pc, #20]	@ (8004cd4 <_close_r+0x1c>)
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	f7fd fdc9 	bl	800285a <_close>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_close_r+0x1a>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_close_r+0x1a>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	200009b0 	.word	0x200009b0

08004cd8 <_lseek_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4604      	mov	r4, r0
 8004cdc:	4608      	mov	r0, r1
 8004cde:	4611      	mov	r1, r2
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	4d05      	ldr	r5, [pc, #20]	@ (8004cf8 <_lseek_r+0x20>)
 8004ce4:	602a      	str	r2, [r5, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f7fd fddb 	bl	80028a2 <_lseek>
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	d102      	bne.n	8004cf6 <_lseek_r+0x1e>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	b103      	cbz	r3, 8004cf6 <_lseek_r+0x1e>
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
 8004cf8:	200009b0 	.word	0x200009b0

08004cfc <_read_r>:
 8004cfc:	b538      	push	{r3, r4, r5, lr}
 8004cfe:	4604      	mov	r4, r0
 8004d00:	4608      	mov	r0, r1
 8004d02:	4611      	mov	r1, r2
 8004d04:	2200      	movs	r2, #0
 8004d06:	4d05      	ldr	r5, [pc, #20]	@ (8004d1c <_read_r+0x20>)
 8004d08:	602a      	str	r2, [r5, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f7fd fd6c 	bl	80027e8 <_read>
 8004d10:	1c43      	adds	r3, r0, #1
 8004d12:	d102      	bne.n	8004d1a <_read_r+0x1e>
 8004d14:	682b      	ldr	r3, [r5, #0]
 8004d16:	b103      	cbz	r3, 8004d1a <_read_r+0x1e>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
 8004d1c:	200009b0 	.word	0x200009b0

08004d20 <_write_r>:
 8004d20:	b538      	push	{r3, r4, r5, lr}
 8004d22:	4604      	mov	r4, r0
 8004d24:	4608      	mov	r0, r1
 8004d26:	4611      	mov	r1, r2
 8004d28:	2200      	movs	r2, #0
 8004d2a:	4d05      	ldr	r5, [pc, #20]	@ (8004d40 <_write_r+0x20>)
 8004d2c:	602a      	str	r2, [r5, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	f7fd fd77 	bl	8002822 <_write>
 8004d34:	1c43      	adds	r3, r0, #1
 8004d36:	d102      	bne.n	8004d3e <_write_r+0x1e>
 8004d38:	682b      	ldr	r3, [r5, #0]
 8004d3a:	b103      	cbz	r3, 8004d3e <_write_r+0x1e>
 8004d3c:	6023      	str	r3, [r4, #0]
 8004d3e:	bd38      	pop	{r3, r4, r5, pc}
 8004d40:	200009b0 	.word	0x200009b0

08004d44 <__errno>:
 8004d44:	4b01      	ldr	r3, [pc, #4]	@ (8004d4c <__errno+0x8>)
 8004d46:	6818      	ldr	r0, [r3, #0]
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000050 	.word	0x20000050

08004d50 <__libc_init_array>:
 8004d50:	b570      	push	{r4, r5, r6, lr}
 8004d52:	2600      	movs	r6, #0
 8004d54:	4d0c      	ldr	r5, [pc, #48]	@ (8004d88 <__libc_init_array+0x38>)
 8004d56:	4c0d      	ldr	r4, [pc, #52]	@ (8004d8c <__libc_init_array+0x3c>)
 8004d58:	1b64      	subs	r4, r4, r5
 8004d5a:	10a4      	asrs	r4, r4, #2
 8004d5c:	42a6      	cmp	r6, r4
 8004d5e:	d109      	bne.n	8004d74 <__libc_init_array+0x24>
 8004d60:	f004 fb8c 	bl	800947c <_init>
 8004d64:	2600      	movs	r6, #0
 8004d66:	4d0a      	ldr	r5, [pc, #40]	@ (8004d90 <__libc_init_array+0x40>)
 8004d68:	4c0a      	ldr	r4, [pc, #40]	@ (8004d94 <__libc_init_array+0x44>)
 8004d6a:	1b64      	subs	r4, r4, r5
 8004d6c:	10a4      	asrs	r4, r4, #2
 8004d6e:	42a6      	cmp	r6, r4
 8004d70:	d105      	bne.n	8004d7e <__libc_init_array+0x2e>
 8004d72:	bd70      	pop	{r4, r5, r6, pc}
 8004d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d78:	4798      	blx	r3
 8004d7a:	3601      	adds	r6, #1
 8004d7c:	e7ee      	b.n	8004d5c <__libc_init_array+0xc>
 8004d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d82:	4798      	blx	r3
 8004d84:	3601      	adds	r6, #1
 8004d86:	e7f2      	b.n	8004d6e <__libc_init_array+0x1e>
 8004d88:	080098d0 	.word	0x080098d0
 8004d8c:	080098d0 	.word	0x080098d0
 8004d90:	080098d0 	.word	0x080098d0
 8004d94:	080098d8 	.word	0x080098d8

08004d98 <__retarget_lock_init_recursive>:
 8004d98:	4770      	bx	lr

08004d9a <__retarget_lock_close_recursive>:
 8004d9a:	4770      	bx	lr

08004d9c <__retarget_lock_acquire_recursive>:
 8004d9c:	4770      	bx	lr

08004d9e <__retarget_lock_release_recursive>:
 8004d9e:	4770      	bx	lr

08004da0 <register_fini>:
 8004da0:	4b02      	ldr	r3, [pc, #8]	@ (8004dac <register_fini+0xc>)
 8004da2:	b113      	cbz	r3, 8004daa <register_fini+0xa>
 8004da4:	4802      	ldr	r0, [pc, #8]	@ (8004db0 <register_fini+0x10>)
 8004da6:	f000 b805 	b.w	8004db4 <atexit>
 8004daa:	4770      	bx	lr
 8004dac:	00000000 	.word	0x00000000
 8004db0:	08006a3d 	.word	0x08006a3d

08004db4 <atexit>:
 8004db4:	2300      	movs	r3, #0
 8004db6:	4601      	mov	r1, r0
 8004db8:	461a      	mov	r2, r3
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f001 bea0 	b.w	8006b00 <__register_exitproc>

08004dc0 <_malloc_trim_r>:
 8004dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	2008      	movs	r0, #8
 8004dc8:	4689      	mov	r9, r1
 8004dca:	f001 fe4b 	bl	8006a64 <sysconf>
 8004dce:	4680      	mov	r8, r0
 8004dd0:	4f23      	ldr	r7, [pc, #140]	@ (8004e60 <_malloc_trim_r+0xa0>)
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f000 fb44 	bl	8005460 <__malloc_lock>
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	685d      	ldr	r5, [r3, #4]
 8004ddc:	f025 0503 	bic.w	r5, r5, #3
 8004de0:	f1a5 0411 	sub.w	r4, r5, #17
 8004de4:	eba4 0409 	sub.w	r4, r4, r9
 8004de8:	4444      	add	r4, r8
 8004dea:	fbb4 f4f8 	udiv	r4, r4, r8
 8004dee:	3c01      	subs	r4, #1
 8004df0:	fb08 f404 	mul.w	r4, r8, r4
 8004df4:	45a0      	cmp	r8, r4
 8004df6:	dd05      	ble.n	8004e04 <_malloc_trim_r+0x44>
 8004df8:	4630      	mov	r0, r6
 8004dfa:	f000 fb37 	bl	800546c <__malloc_unlock>
 8004dfe:	2000      	movs	r0, #0
 8004e00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e04:	2100      	movs	r1, #0
 8004e06:	4630      	mov	r0, r6
 8004e08:	f001 fe08 	bl	8006a1c <_sbrk_r>
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	442b      	add	r3, r5
 8004e10:	4298      	cmp	r0, r3
 8004e12:	d1f1      	bne.n	8004df8 <_malloc_trim_r+0x38>
 8004e14:	4630      	mov	r0, r6
 8004e16:	4261      	negs	r1, r4
 8004e18:	f001 fe00 	bl	8006a1c <_sbrk_r>
 8004e1c:	3001      	adds	r0, #1
 8004e1e:	d110      	bne.n	8004e42 <_malloc_trim_r+0x82>
 8004e20:	2100      	movs	r1, #0
 8004e22:	4630      	mov	r0, r6
 8004e24:	f001 fdfa 	bl	8006a1c <_sbrk_r>
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	1a83      	subs	r3, r0, r2
 8004e2c:	2b0f      	cmp	r3, #15
 8004e2e:	dde3      	ble.n	8004df8 <_malloc_trim_r+0x38>
 8004e30:	490c      	ldr	r1, [pc, #48]	@ (8004e64 <_malloc_trim_r+0xa4>)
 8004e32:	f043 0301 	orr.w	r3, r3, #1
 8004e36:	6809      	ldr	r1, [r1, #0]
 8004e38:	6053      	str	r3, [r2, #4]
 8004e3a:	1a40      	subs	r0, r0, r1
 8004e3c:	490a      	ldr	r1, [pc, #40]	@ (8004e68 <_malloc_trim_r+0xa8>)
 8004e3e:	6008      	str	r0, [r1, #0]
 8004e40:	e7da      	b.n	8004df8 <_malloc_trim_r+0x38>
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	4a08      	ldr	r2, [pc, #32]	@ (8004e68 <_malloc_trim_r+0xa8>)
 8004e46:	1b2d      	subs	r5, r5, r4
 8004e48:	f045 0501 	orr.w	r5, r5, #1
 8004e4c:	605d      	str	r5, [r3, #4]
 8004e4e:	6813      	ldr	r3, [r2, #0]
 8004e50:	4630      	mov	r0, r6
 8004e52:	1b1b      	subs	r3, r3, r4
 8004e54:	6013      	str	r3, [r2, #0]
 8004e56:	f000 fb09 	bl	800546c <__malloc_unlock>
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	e7d0      	b.n	8004e00 <_malloc_trim_r+0x40>
 8004e5e:	bf00      	nop
 8004e60:	20000184 	.word	0x20000184
 8004e64:	2000017c 	.word	0x2000017c
 8004e68:	200009bc 	.word	0x200009bc

08004e6c <_free_r>:
 8004e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e6e:	4604      	mov	r4, r0
 8004e70:	460f      	mov	r7, r1
 8004e72:	2900      	cmp	r1, #0
 8004e74:	f000 80b1 	beq.w	8004fda <_free_r+0x16e>
 8004e78:	f000 faf2 	bl	8005460 <__malloc_lock>
 8004e7c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8004e80:	4d56      	ldr	r5, [pc, #344]	@ (8004fdc <_free_r+0x170>)
 8004e82:	f022 0001 	bic.w	r0, r2, #1
 8004e86:	f1a7 0308 	sub.w	r3, r7, #8
 8004e8a:	eb03 0c00 	add.w	ip, r3, r0
 8004e8e:	68a9      	ldr	r1, [r5, #8]
 8004e90:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8004e94:	4561      	cmp	r1, ip
 8004e96:	f026 0603 	bic.w	r6, r6, #3
 8004e9a:	f002 0201 	and.w	r2, r2, #1
 8004e9e:	d11b      	bne.n	8004ed8 <_free_r+0x6c>
 8004ea0:	4406      	add	r6, r0
 8004ea2:	b93a      	cbnz	r2, 8004eb4 <_free_r+0x48>
 8004ea4:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	4416      	add	r6, r2
 8004eac:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8004eb0:	60ca      	str	r2, [r1, #12]
 8004eb2:	6091      	str	r1, [r2, #8]
 8004eb4:	f046 0201 	orr.w	r2, r6, #1
 8004eb8:	605a      	str	r2, [r3, #4]
 8004eba:	60ab      	str	r3, [r5, #8]
 8004ebc:	4b48      	ldr	r3, [pc, #288]	@ (8004fe0 <_free_r+0x174>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	42b3      	cmp	r3, r6
 8004ec2:	d804      	bhi.n	8004ece <_free_r+0x62>
 8004ec4:	4b47      	ldr	r3, [pc, #284]	@ (8004fe4 <_free_r+0x178>)
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	6819      	ldr	r1, [r3, #0]
 8004eca:	f7ff ff79 	bl	8004dc0 <_malloc_trim_r>
 8004ece:	4620      	mov	r0, r4
 8004ed0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004ed4:	f000 baca 	b.w	800546c <__malloc_unlock>
 8004ed8:	f8cc 6004 	str.w	r6, [ip, #4]
 8004edc:	2a00      	cmp	r2, #0
 8004ede:	d138      	bne.n	8004f52 <_free_r+0xe6>
 8004ee0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8004ee4:	f105 0708 	add.w	r7, r5, #8
 8004ee8:	1a5b      	subs	r3, r3, r1
 8004eea:	4408      	add	r0, r1
 8004eec:	6899      	ldr	r1, [r3, #8]
 8004eee:	42b9      	cmp	r1, r7
 8004ef0:	d031      	beq.n	8004f56 <_free_r+0xea>
 8004ef2:	68df      	ldr	r7, [r3, #12]
 8004ef4:	60cf      	str	r7, [r1, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	eb0c 0106 	add.w	r1, ip, r6
 8004efc:	6849      	ldr	r1, [r1, #4]
 8004efe:	07c9      	lsls	r1, r1, #31
 8004f00:	d40b      	bmi.n	8004f1a <_free_r+0xae>
 8004f02:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8004f06:	4430      	add	r0, r6
 8004f08:	bb3a      	cbnz	r2, 8004f5a <_free_r+0xee>
 8004f0a:	4e37      	ldr	r6, [pc, #220]	@ (8004fe8 <_free_r+0x17c>)
 8004f0c:	42b1      	cmp	r1, r6
 8004f0e:	d124      	bne.n	8004f5a <_free_r+0xee>
 8004f10:	2201      	movs	r2, #1
 8004f12:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8004f16:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8004f1a:	f040 0101 	orr.w	r1, r0, #1
 8004f1e:	6059      	str	r1, [r3, #4]
 8004f20:	5018      	str	r0, [r3, r0]
 8004f22:	2a00      	cmp	r2, #0
 8004f24:	d1d3      	bne.n	8004ece <_free_r+0x62>
 8004f26:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8004f2a:	d21b      	bcs.n	8004f64 <_free_r+0xf8>
 8004f2c:	2101      	movs	r1, #1
 8004f2e:	08c2      	lsrs	r2, r0, #3
 8004f30:	0940      	lsrs	r0, r0, #5
 8004f32:	4081      	lsls	r1, r0
 8004f34:	6868      	ldr	r0, [r5, #4]
 8004f36:	3201      	adds	r2, #1
 8004f38:	4301      	orrs	r1, r0
 8004f3a:	6069      	str	r1, [r5, #4]
 8004f3c:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8004f40:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8004f44:	3908      	subs	r1, #8
 8004f46:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004f4a:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8004f4e:	60c3      	str	r3, [r0, #12]
 8004f50:	e7bd      	b.n	8004ece <_free_r+0x62>
 8004f52:	2200      	movs	r2, #0
 8004f54:	e7d0      	b.n	8004ef8 <_free_r+0x8c>
 8004f56:	2201      	movs	r2, #1
 8004f58:	e7ce      	b.n	8004ef8 <_free_r+0x8c>
 8004f5a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8004f5e:	60ce      	str	r6, [r1, #12]
 8004f60:	60b1      	str	r1, [r6, #8]
 8004f62:	e7da      	b.n	8004f1a <_free_r+0xae>
 8004f64:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8004f68:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8004f6c:	d214      	bcs.n	8004f98 <_free_r+0x12c>
 8004f6e:	0982      	lsrs	r2, r0, #6
 8004f70:	3238      	adds	r2, #56	@ 0x38
 8004f72:	1c51      	adds	r1, r2, #1
 8004f74:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004f78:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004f7c:	428e      	cmp	r6, r1
 8004f7e:	d125      	bne.n	8004fcc <_free_r+0x160>
 8004f80:	2001      	movs	r0, #1
 8004f82:	1092      	asrs	r2, r2, #2
 8004f84:	fa00 f202 	lsl.w	r2, r0, r2
 8004f88:	6868      	ldr	r0, [r5, #4]
 8004f8a:	4302      	orrs	r2, r0
 8004f8c:	606a      	str	r2, [r5, #4]
 8004f8e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8004f92:	60b3      	str	r3, [r6, #8]
 8004f94:	60cb      	str	r3, [r1, #12]
 8004f96:	e79a      	b.n	8004ece <_free_r+0x62>
 8004f98:	2a14      	cmp	r2, #20
 8004f9a:	d801      	bhi.n	8004fa0 <_free_r+0x134>
 8004f9c:	325b      	adds	r2, #91	@ 0x5b
 8004f9e:	e7e8      	b.n	8004f72 <_free_r+0x106>
 8004fa0:	2a54      	cmp	r2, #84	@ 0x54
 8004fa2:	d802      	bhi.n	8004faa <_free_r+0x13e>
 8004fa4:	0b02      	lsrs	r2, r0, #12
 8004fa6:	326e      	adds	r2, #110	@ 0x6e
 8004fa8:	e7e3      	b.n	8004f72 <_free_r+0x106>
 8004faa:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8004fae:	d802      	bhi.n	8004fb6 <_free_r+0x14a>
 8004fb0:	0bc2      	lsrs	r2, r0, #15
 8004fb2:	3277      	adds	r2, #119	@ 0x77
 8004fb4:	e7dd      	b.n	8004f72 <_free_r+0x106>
 8004fb6:	f240 5154 	movw	r1, #1364	@ 0x554
 8004fba:	428a      	cmp	r2, r1
 8004fbc:	bf96      	itet	ls
 8004fbe:	0c82      	lsrls	r2, r0, #18
 8004fc0:	227e      	movhi	r2, #126	@ 0x7e
 8004fc2:	327c      	addls	r2, #124	@ 0x7c
 8004fc4:	e7d5      	b.n	8004f72 <_free_r+0x106>
 8004fc6:	6889      	ldr	r1, [r1, #8]
 8004fc8:	428e      	cmp	r6, r1
 8004fca:	d004      	beq.n	8004fd6 <_free_r+0x16a>
 8004fcc:	684a      	ldr	r2, [r1, #4]
 8004fce:	f022 0203 	bic.w	r2, r2, #3
 8004fd2:	4282      	cmp	r2, r0
 8004fd4:	d8f7      	bhi.n	8004fc6 <_free_r+0x15a>
 8004fd6:	68ce      	ldr	r6, [r1, #12]
 8004fd8:	e7d9      	b.n	8004f8e <_free_r+0x122>
 8004fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fdc:	20000184 	.word	0x20000184
 8004fe0:	20000180 	.word	0x20000180
 8004fe4:	200009ec 	.word	0x200009ec
 8004fe8:	2000018c 	.word	0x2000018c

08004fec <_malloc_r>:
 8004fec:	f101 030b 	add.w	r3, r1, #11
 8004ff0:	2b16      	cmp	r3, #22
 8004ff2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff6:	4605      	mov	r5, r0
 8004ff8:	d906      	bls.n	8005008 <_malloc_r+0x1c>
 8004ffa:	f033 0707 	bics.w	r7, r3, #7
 8004ffe:	d504      	bpl.n	800500a <_malloc_r+0x1e>
 8005000:	230c      	movs	r3, #12
 8005002:	602b      	str	r3, [r5, #0]
 8005004:	2400      	movs	r4, #0
 8005006:	e1a1      	b.n	800534c <_malloc_r+0x360>
 8005008:	2710      	movs	r7, #16
 800500a:	42b9      	cmp	r1, r7
 800500c:	d8f8      	bhi.n	8005000 <_malloc_r+0x14>
 800500e:	4628      	mov	r0, r5
 8005010:	f000 fa26 	bl	8005460 <__malloc_lock>
 8005014:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8005018:	4eae      	ldr	r6, [pc, #696]	@ (80052d4 <_malloc_r+0x2e8>)
 800501a:	d237      	bcs.n	800508c <_malloc_r+0xa0>
 800501c:	f107 0208 	add.w	r2, r7, #8
 8005020:	4432      	add	r2, r6
 8005022:	6854      	ldr	r4, [r2, #4]
 8005024:	f1a2 0108 	sub.w	r1, r2, #8
 8005028:	428c      	cmp	r4, r1
 800502a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800502e:	d102      	bne.n	8005036 <_malloc_r+0x4a>
 8005030:	68d4      	ldr	r4, [r2, #12]
 8005032:	42a2      	cmp	r2, r4
 8005034:	d010      	beq.n	8005058 <_malloc_r+0x6c>
 8005036:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800503a:	6863      	ldr	r3, [r4, #4]
 800503c:	60ca      	str	r2, [r1, #12]
 800503e:	f023 0303 	bic.w	r3, r3, #3
 8005042:	6091      	str	r1, [r2, #8]
 8005044:	4423      	add	r3, r4
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	f042 0201 	orr.w	r2, r2, #1
 800504c:	605a      	str	r2, [r3, #4]
 800504e:	4628      	mov	r0, r5
 8005050:	f000 fa0c 	bl	800546c <__malloc_unlock>
 8005054:	3408      	adds	r4, #8
 8005056:	e179      	b.n	800534c <_malloc_r+0x360>
 8005058:	3302      	adds	r3, #2
 800505a:	6934      	ldr	r4, [r6, #16]
 800505c:	499e      	ldr	r1, [pc, #632]	@ (80052d8 <_malloc_r+0x2ec>)
 800505e:	428c      	cmp	r4, r1
 8005060:	d077      	beq.n	8005152 <_malloc_r+0x166>
 8005062:	6862      	ldr	r2, [r4, #4]
 8005064:	f022 0c03 	bic.w	ip, r2, #3
 8005068:	ebac 0007 	sub.w	r0, ip, r7
 800506c:	280f      	cmp	r0, #15
 800506e:	dd48      	ble.n	8005102 <_malloc_r+0x116>
 8005070:	19e2      	adds	r2, r4, r7
 8005072:	f040 0301 	orr.w	r3, r0, #1
 8005076:	f047 0701 	orr.w	r7, r7, #1
 800507a:	6067      	str	r7, [r4, #4]
 800507c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005080:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005084:	6053      	str	r3, [r2, #4]
 8005086:	f844 000c 	str.w	r0, [r4, ip]
 800508a:	e7e0      	b.n	800504e <_malloc_r+0x62>
 800508c:	0a7b      	lsrs	r3, r7, #9
 800508e:	d02a      	beq.n	80050e6 <_malloc_r+0xfa>
 8005090:	2b04      	cmp	r3, #4
 8005092:	d812      	bhi.n	80050ba <_malloc_r+0xce>
 8005094:	09bb      	lsrs	r3, r7, #6
 8005096:	3338      	adds	r3, #56	@ 0x38
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800509e:	6854      	ldr	r4, [r2, #4]
 80050a0:	f1a2 0c08 	sub.w	ip, r2, #8
 80050a4:	4564      	cmp	r4, ip
 80050a6:	d006      	beq.n	80050b6 <_malloc_r+0xca>
 80050a8:	6862      	ldr	r2, [r4, #4]
 80050aa:	f022 0203 	bic.w	r2, r2, #3
 80050ae:	1bd0      	subs	r0, r2, r7
 80050b0:	280f      	cmp	r0, #15
 80050b2:	dd1c      	ble.n	80050ee <_malloc_r+0x102>
 80050b4:	3b01      	subs	r3, #1
 80050b6:	3301      	adds	r3, #1
 80050b8:	e7cf      	b.n	800505a <_malloc_r+0x6e>
 80050ba:	2b14      	cmp	r3, #20
 80050bc:	d801      	bhi.n	80050c2 <_malloc_r+0xd6>
 80050be:	335b      	adds	r3, #91	@ 0x5b
 80050c0:	e7ea      	b.n	8005098 <_malloc_r+0xac>
 80050c2:	2b54      	cmp	r3, #84	@ 0x54
 80050c4:	d802      	bhi.n	80050cc <_malloc_r+0xe0>
 80050c6:	0b3b      	lsrs	r3, r7, #12
 80050c8:	336e      	adds	r3, #110	@ 0x6e
 80050ca:	e7e5      	b.n	8005098 <_malloc_r+0xac>
 80050cc:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 80050d0:	d802      	bhi.n	80050d8 <_malloc_r+0xec>
 80050d2:	0bfb      	lsrs	r3, r7, #15
 80050d4:	3377      	adds	r3, #119	@ 0x77
 80050d6:	e7df      	b.n	8005098 <_malloc_r+0xac>
 80050d8:	f240 5254 	movw	r2, #1364	@ 0x554
 80050dc:	4293      	cmp	r3, r2
 80050de:	d804      	bhi.n	80050ea <_malloc_r+0xfe>
 80050e0:	0cbb      	lsrs	r3, r7, #18
 80050e2:	337c      	adds	r3, #124	@ 0x7c
 80050e4:	e7d8      	b.n	8005098 <_malloc_r+0xac>
 80050e6:	233f      	movs	r3, #63	@ 0x3f
 80050e8:	e7d6      	b.n	8005098 <_malloc_r+0xac>
 80050ea:	237e      	movs	r3, #126	@ 0x7e
 80050ec:	e7d4      	b.n	8005098 <_malloc_r+0xac>
 80050ee:	2800      	cmp	r0, #0
 80050f0:	68e1      	ldr	r1, [r4, #12]
 80050f2:	db04      	blt.n	80050fe <_malloc_r+0x112>
 80050f4:	68a3      	ldr	r3, [r4, #8]
 80050f6:	60d9      	str	r1, [r3, #12]
 80050f8:	608b      	str	r3, [r1, #8]
 80050fa:	18a3      	adds	r3, r4, r2
 80050fc:	e7a3      	b.n	8005046 <_malloc_r+0x5a>
 80050fe:	460c      	mov	r4, r1
 8005100:	e7d0      	b.n	80050a4 <_malloc_r+0xb8>
 8005102:	2800      	cmp	r0, #0
 8005104:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005108:	db07      	blt.n	800511a <_malloc_r+0x12e>
 800510a:	44a4      	add	ip, r4
 800510c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005110:	f043 0301 	orr.w	r3, r3, #1
 8005114:	f8cc 3004 	str.w	r3, [ip, #4]
 8005118:	e799      	b.n	800504e <_malloc_r+0x62>
 800511a:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800511e:	6870      	ldr	r0, [r6, #4]
 8005120:	f080 8093 	bcs.w	800524a <_malloc_r+0x25e>
 8005124:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005128:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800512c:	f04f 0c01 	mov.w	ip, #1
 8005130:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005134:	ea4c 0000 	orr.w	r0, ip, r0
 8005138:	3201      	adds	r2, #1
 800513a:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800513e:	6070      	str	r0, [r6, #4]
 8005140:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005144:	3808      	subs	r0, #8
 8005146:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800514a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800514e:	f8cc 400c 	str.w	r4, [ip, #12]
 8005152:	2201      	movs	r2, #1
 8005154:	1098      	asrs	r0, r3, #2
 8005156:	4082      	lsls	r2, r0
 8005158:	6870      	ldr	r0, [r6, #4]
 800515a:	4290      	cmp	r0, r2
 800515c:	d326      	bcc.n	80051ac <_malloc_r+0x1c0>
 800515e:	4210      	tst	r0, r2
 8005160:	d106      	bne.n	8005170 <_malloc_r+0x184>
 8005162:	f023 0303 	bic.w	r3, r3, #3
 8005166:	0052      	lsls	r2, r2, #1
 8005168:	4210      	tst	r0, r2
 800516a:	f103 0304 	add.w	r3, r3, #4
 800516e:	d0fa      	beq.n	8005166 <_malloc_r+0x17a>
 8005170:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8005174:	46c1      	mov	r9, r8
 8005176:	469e      	mov	lr, r3
 8005178:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800517c:	454c      	cmp	r4, r9
 800517e:	f040 80b7 	bne.w	80052f0 <_malloc_r+0x304>
 8005182:	f10e 0e01 	add.w	lr, lr, #1
 8005186:	f01e 0f03 	tst.w	lr, #3
 800518a:	f109 0908 	add.w	r9, r9, #8
 800518e:	d1f3      	bne.n	8005178 <_malloc_r+0x18c>
 8005190:	0798      	lsls	r0, r3, #30
 8005192:	f040 80e1 	bne.w	8005358 <_malloc_r+0x36c>
 8005196:	6873      	ldr	r3, [r6, #4]
 8005198:	ea23 0302 	bic.w	r3, r3, r2
 800519c:	6073      	str	r3, [r6, #4]
 800519e:	6870      	ldr	r0, [r6, #4]
 80051a0:	0052      	lsls	r2, r2, #1
 80051a2:	4290      	cmp	r0, r2
 80051a4:	d302      	bcc.n	80051ac <_malloc_r+0x1c0>
 80051a6:	2a00      	cmp	r2, #0
 80051a8:	f040 80e2 	bne.w	8005370 <_malloc_r+0x384>
 80051ac:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80051b0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80051b4:	f023 0903 	bic.w	r9, r3, #3
 80051b8:	45b9      	cmp	r9, r7
 80051ba:	d304      	bcc.n	80051c6 <_malloc_r+0x1da>
 80051bc:	eba9 0207 	sub.w	r2, r9, r7
 80051c0:	2a0f      	cmp	r2, #15
 80051c2:	f300 8140 	bgt.w	8005446 <_malloc_r+0x45a>
 80051c6:	4b45      	ldr	r3, [pc, #276]	@ (80052dc <_malloc_r+0x2f0>)
 80051c8:	2008      	movs	r0, #8
 80051ca:	6819      	ldr	r1, [r3, #0]
 80051cc:	eb0a 0b09 	add.w	fp, sl, r9
 80051d0:	3110      	adds	r1, #16
 80051d2:	4439      	add	r1, r7
 80051d4:	9101      	str	r1, [sp, #4]
 80051d6:	f001 fc45 	bl	8006a64 <sysconf>
 80051da:	4a41      	ldr	r2, [pc, #260]	@ (80052e0 <_malloc_r+0x2f4>)
 80051dc:	9901      	ldr	r1, [sp, #4]
 80051de:	6813      	ldr	r3, [r2, #0]
 80051e0:	4680      	mov	r8, r0
 80051e2:	3301      	adds	r3, #1
 80051e4:	bf1f      	itttt	ne
 80051e6:	f101 31ff 	addne.w	r1, r1, #4294967295
 80051ea:	1809      	addne	r1, r1, r0
 80051ec:	4243      	negne	r3, r0
 80051ee:	4019      	andne	r1, r3
 80051f0:	4628      	mov	r0, r5
 80051f2:	9101      	str	r1, [sp, #4]
 80051f4:	f001 fc12 	bl	8006a1c <_sbrk_r>
 80051f8:	1c42      	adds	r2, r0, #1
 80051fa:	4604      	mov	r4, r0
 80051fc:	f000 80f6 	beq.w	80053ec <_malloc_r+0x400>
 8005200:	4583      	cmp	fp, r0
 8005202:	9901      	ldr	r1, [sp, #4]
 8005204:	4a36      	ldr	r2, [pc, #216]	@ (80052e0 <_malloc_r+0x2f4>)
 8005206:	d902      	bls.n	800520e <_malloc_r+0x222>
 8005208:	45b2      	cmp	sl, r6
 800520a:	f040 80ef 	bne.w	80053ec <_malloc_r+0x400>
 800520e:	4b35      	ldr	r3, [pc, #212]	@ (80052e4 <_malloc_r+0x2f8>)
 8005210:	45a3      	cmp	fp, r4
 8005212:	6818      	ldr	r0, [r3, #0]
 8005214:	f108 3cff 	add.w	ip, r8, #4294967295
 8005218:	4408      	add	r0, r1
 800521a:	6018      	str	r0, [r3, #0]
 800521c:	f040 80aa 	bne.w	8005374 <_malloc_r+0x388>
 8005220:	ea1b 0f0c 	tst.w	fp, ip
 8005224:	f040 80a6 	bne.w	8005374 <_malloc_r+0x388>
 8005228:	68b2      	ldr	r2, [r6, #8]
 800522a:	4449      	add	r1, r9
 800522c:	f041 0101 	orr.w	r1, r1, #1
 8005230:	6051      	str	r1, [r2, #4]
 8005232:	4a2d      	ldr	r2, [pc, #180]	@ (80052e8 <_malloc_r+0x2fc>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6811      	ldr	r1, [r2, #0]
 8005238:	428b      	cmp	r3, r1
 800523a:	bf88      	it	hi
 800523c:	6013      	strhi	r3, [r2, #0]
 800523e:	4a2b      	ldr	r2, [pc, #172]	@ (80052ec <_malloc_r+0x300>)
 8005240:	6811      	ldr	r1, [r2, #0]
 8005242:	428b      	cmp	r3, r1
 8005244:	bf88      	it	hi
 8005246:	6013      	strhi	r3, [r2, #0]
 8005248:	e0d0      	b.n	80053ec <_malloc_r+0x400>
 800524a:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800524e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8005252:	d218      	bcs.n	8005286 <_malloc_r+0x29a>
 8005254:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005258:	3238      	adds	r2, #56	@ 0x38
 800525a:	f102 0e01 	add.w	lr, r2, #1
 800525e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8005262:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005266:	45f0      	cmp	r8, lr
 8005268:	d12b      	bne.n	80052c2 <_malloc_r+0x2d6>
 800526a:	f04f 0c01 	mov.w	ip, #1
 800526e:	1092      	asrs	r2, r2, #2
 8005270:	fa0c f202 	lsl.w	r2, ip, r2
 8005274:	4302      	orrs	r2, r0
 8005276:	6072      	str	r2, [r6, #4]
 8005278:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800527c:	f8c8 4008 	str.w	r4, [r8, #8]
 8005280:	f8ce 400c 	str.w	r4, [lr, #12]
 8005284:	e765      	b.n	8005152 <_malloc_r+0x166>
 8005286:	2a14      	cmp	r2, #20
 8005288:	d801      	bhi.n	800528e <_malloc_r+0x2a2>
 800528a:	325b      	adds	r2, #91	@ 0x5b
 800528c:	e7e5      	b.n	800525a <_malloc_r+0x26e>
 800528e:	2a54      	cmp	r2, #84	@ 0x54
 8005290:	d803      	bhi.n	800529a <_malloc_r+0x2ae>
 8005292:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005296:	326e      	adds	r2, #110	@ 0x6e
 8005298:	e7df      	b.n	800525a <_malloc_r+0x26e>
 800529a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800529e:	d803      	bhi.n	80052a8 <_malloc_r+0x2bc>
 80052a0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80052a4:	3277      	adds	r2, #119	@ 0x77
 80052a6:	e7d8      	b.n	800525a <_malloc_r+0x26e>
 80052a8:	f240 5e54 	movw	lr, #1364	@ 0x554
 80052ac:	4572      	cmp	r2, lr
 80052ae:	bf96      	itet	ls
 80052b0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80052b4:	227e      	movhi	r2, #126	@ 0x7e
 80052b6:	327c      	addls	r2, #124	@ 0x7c
 80052b8:	e7cf      	b.n	800525a <_malloc_r+0x26e>
 80052ba:	f8de e008 	ldr.w	lr, [lr, #8]
 80052be:	45f0      	cmp	r8, lr
 80052c0:	d005      	beq.n	80052ce <_malloc_r+0x2e2>
 80052c2:	f8de 2004 	ldr.w	r2, [lr, #4]
 80052c6:	f022 0203 	bic.w	r2, r2, #3
 80052ca:	4562      	cmp	r2, ip
 80052cc:	d8f5      	bhi.n	80052ba <_malloc_r+0x2ce>
 80052ce:	f8de 800c 	ldr.w	r8, [lr, #12]
 80052d2:	e7d1      	b.n	8005278 <_malloc_r+0x28c>
 80052d4:	20000184 	.word	0x20000184
 80052d8:	2000018c 	.word	0x2000018c
 80052dc:	200009ec 	.word	0x200009ec
 80052e0:	2000017c 	.word	0x2000017c
 80052e4:	200009bc 	.word	0x200009bc
 80052e8:	200009e8 	.word	0x200009e8
 80052ec:	200009e4 	.word	0x200009e4
 80052f0:	6860      	ldr	r0, [r4, #4]
 80052f2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80052f6:	f020 0003 	bic.w	r0, r0, #3
 80052fa:	eba0 0a07 	sub.w	sl, r0, r7
 80052fe:	f1ba 0f0f 	cmp.w	sl, #15
 8005302:	dd12      	ble.n	800532a <_malloc_r+0x33e>
 8005304:	68a3      	ldr	r3, [r4, #8]
 8005306:	19e2      	adds	r2, r4, r7
 8005308:	f047 0701 	orr.w	r7, r7, #1
 800530c:	6067      	str	r7, [r4, #4]
 800530e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005312:	f8cc 3008 	str.w	r3, [ip, #8]
 8005316:	f04a 0301 	orr.w	r3, sl, #1
 800531a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800531e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005322:	6053      	str	r3, [r2, #4]
 8005324:	f844 a000 	str.w	sl, [r4, r0]
 8005328:	e691      	b.n	800504e <_malloc_r+0x62>
 800532a:	f1ba 0f00 	cmp.w	sl, #0
 800532e:	db11      	blt.n	8005354 <_malloc_r+0x368>
 8005330:	4420      	add	r0, r4
 8005332:	6843      	ldr	r3, [r0, #4]
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	6043      	str	r3, [r0, #4]
 800533a:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800533e:	4628      	mov	r0, r5
 8005340:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005344:	f8cc 3008 	str.w	r3, [ip, #8]
 8005348:	f000 f890 	bl	800546c <__malloc_unlock>
 800534c:	4620      	mov	r0, r4
 800534e:	b003      	add	sp, #12
 8005350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005354:	4664      	mov	r4, ip
 8005356:	e711      	b.n	800517c <_malloc_r+0x190>
 8005358:	f858 0908 	ldr.w	r0, [r8], #-8
 800535c:	3b01      	subs	r3, #1
 800535e:	4540      	cmp	r0, r8
 8005360:	f43f af16 	beq.w	8005190 <_malloc_r+0x1a4>
 8005364:	e71b      	b.n	800519e <_malloc_r+0x1b2>
 8005366:	3304      	adds	r3, #4
 8005368:	0052      	lsls	r2, r2, #1
 800536a:	4210      	tst	r0, r2
 800536c:	d0fb      	beq.n	8005366 <_malloc_r+0x37a>
 800536e:	e6ff      	b.n	8005170 <_malloc_r+0x184>
 8005370:	4673      	mov	r3, lr
 8005372:	e7fa      	b.n	800536a <_malloc_r+0x37e>
 8005374:	f8d2 e000 	ldr.w	lr, [r2]
 8005378:	f1be 3fff 	cmp.w	lr, #4294967295
 800537c:	bf1b      	ittet	ne
 800537e:	eba4 0b0b 	subne.w	fp, r4, fp
 8005382:	eb0b 0200 	addne.w	r2, fp, r0
 8005386:	6014      	streq	r4, [r2, #0]
 8005388:	601a      	strne	r2, [r3, #0]
 800538a:	f014 0b07 	ands.w	fp, r4, #7
 800538e:	bf0e      	itee	eq
 8005390:	4658      	moveq	r0, fp
 8005392:	f1cb 0008 	rsbne	r0, fp, #8
 8005396:	1824      	addne	r4, r4, r0
 8005398:	1862      	adds	r2, r4, r1
 800539a:	ea02 010c 	and.w	r1, r2, ip
 800539e:	4480      	add	r8, r0
 80053a0:	eba8 0801 	sub.w	r8, r8, r1
 80053a4:	ea08 080c 	and.w	r8, r8, ip
 80053a8:	4641      	mov	r1, r8
 80053aa:	4628      	mov	r0, r5
 80053ac:	9201      	str	r2, [sp, #4]
 80053ae:	f001 fb35 	bl	8006a1c <_sbrk_r>
 80053b2:	1c43      	adds	r3, r0, #1
 80053b4:	9a01      	ldr	r2, [sp, #4]
 80053b6:	4b29      	ldr	r3, [pc, #164]	@ (800545c <_malloc_r+0x470>)
 80053b8:	d107      	bne.n	80053ca <_malloc_r+0x3de>
 80053ba:	f1bb 0f00 	cmp.w	fp, #0
 80053be:	d023      	beq.n	8005408 <_malloc_r+0x41c>
 80053c0:	f04f 0800 	mov.w	r8, #0
 80053c4:	f1ab 0008 	sub.w	r0, fp, #8
 80053c8:	4410      	add	r0, r2
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	1b00      	subs	r0, r0, r4
 80053ce:	4440      	add	r0, r8
 80053d0:	4442      	add	r2, r8
 80053d2:	f040 0001 	orr.w	r0, r0, #1
 80053d6:	45b2      	cmp	sl, r6
 80053d8:	60b4      	str	r4, [r6, #8]
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	6060      	str	r0, [r4, #4]
 80053de:	f43f af28 	beq.w	8005232 <_malloc_r+0x246>
 80053e2:	f1b9 0f0f 	cmp.w	r9, #15
 80053e6:	d812      	bhi.n	800540e <_malloc_r+0x422>
 80053e8:	2301      	movs	r3, #1
 80053ea:	6063      	str	r3, [r4, #4]
 80053ec:	68b3      	ldr	r3, [r6, #8]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f023 0303 	bic.w	r3, r3, #3
 80053f4:	42bb      	cmp	r3, r7
 80053f6:	eba3 0207 	sub.w	r2, r3, r7
 80053fa:	d301      	bcc.n	8005400 <_malloc_r+0x414>
 80053fc:	2a0f      	cmp	r2, #15
 80053fe:	dc22      	bgt.n	8005446 <_malloc_r+0x45a>
 8005400:	4628      	mov	r0, r5
 8005402:	f000 f833 	bl	800546c <__malloc_unlock>
 8005406:	e5fd      	b.n	8005004 <_malloc_r+0x18>
 8005408:	4610      	mov	r0, r2
 800540a:	46d8      	mov	r8, fp
 800540c:	e7dd      	b.n	80053ca <_malloc_r+0x3de>
 800540e:	2105      	movs	r1, #5
 8005410:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005414:	f1a9 090c 	sub.w	r9, r9, #12
 8005418:	f029 0907 	bic.w	r9, r9, #7
 800541c:	f002 0201 	and.w	r2, r2, #1
 8005420:	ea42 0209 	orr.w	r2, r2, r9
 8005424:	f8ca 2004 	str.w	r2, [sl, #4]
 8005428:	f1b9 0f0f 	cmp.w	r9, #15
 800542c:	eb0a 0209 	add.w	r2, sl, r9
 8005430:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8005434:	f67f aefd 	bls.w	8005232 <_malloc_r+0x246>
 8005438:	4628      	mov	r0, r5
 800543a:	f10a 0108 	add.w	r1, sl, #8
 800543e:	f7ff fd15 	bl	8004e6c <_free_r>
 8005442:	4b06      	ldr	r3, [pc, #24]	@ (800545c <_malloc_r+0x470>)
 8005444:	e6f5      	b.n	8005232 <_malloc_r+0x246>
 8005446:	68b4      	ldr	r4, [r6, #8]
 8005448:	f047 0301 	orr.w	r3, r7, #1
 800544c:	f042 0201 	orr.w	r2, r2, #1
 8005450:	4427      	add	r7, r4
 8005452:	6063      	str	r3, [r4, #4]
 8005454:	60b7      	str	r7, [r6, #8]
 8005456:	607a      	str	r2, [r7, #4]
 8005458:	e5f9      	b.n	800504e <_malloc_r+0x62>
 800545a:	bf00      	nop
 800545c:	200009bc 	.word	0x200009bc

08005460 <__malloc_lock>:
 8005460:	4801      	ldr	r0, [pc, #4]	@ (8005468 <__malloc_lock+0x8>)
 8005462:	f7ff bc9b 	b.w	8004d9c <__retarget_lock_acquire_recursive>
 8005466:	bf00      	nop
 8005468:	200009b4 	.word	0x200009b4

0800546c <__malloc_unlock>:
 800546c:	4801      	ldr	r0, [pc, #4]	@ (8005474 <__malloc_unlock+0x8>)
 800546e:	f7ff bc96 	b.w	8004d9e <__retarget_lock_release_recursive>
 8005472:	bf00      	nop
 8005474:	200009b4 	.word	0x200009b4

08005478 <_svfprintf_r>:
 8005478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800547c:	b0d7      	sub	sp, #348	@ 0x15c
 800547e:	4688      	mov	r8, r1
 8005480:	4691      	mov	r9, r2
 8005482:	461e      	mov	r6, r3
 8005484:	9007      	str	r0, [sp, #28]
 8005486:	f001 fac5 	bl	8006a14 <_localeconv_r>
 800548a:	6803      	ldr	r3, [r0, #0]
 800548c:	4618      	mov	r0, r3
 800548e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005490:	f7fa feca 	bl	8000228 <strlen>
 8005494:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005498:	9011      	str	r0, [sp, #68]	@ 0x44
 800549a:	0619      	lsls	r1, r3, #24
 800549c:	d515      	bpl.n	80054ca <_svfprintf_r+0x52>
 800549e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80054a2:	b993      	cbnz	r3, 80054ca <_svfprintf_r+0x52>
 80054a4:	2140      	movs	r1, #64	@ 0x40
 80054a6:	9807      	ldr	r0, [sp, #28]
 80054a8:	f7ff fda0 	bl	8004fec <_malloc_r>
 80054ac:	f8c8 0000 	str.w	r0, [r8]
 80054b0:	f8c8 0010 	str.w	r0, [r8, #16]
 80054b4:	b930      	cbnz	r0, 80054c4 <_svfprintf_r+0x4c>
 80054b6:	230c      	movs	r3, #12
 80054b8:	9a07      	ldr	r2, [sp, #28]
 80054ba:	6013      	str	r3, [r2, #0]
 80054bc:	f04f 33ff 	mov.w	r3, #4294967295
 80054c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054c2:	e1ef      	b.n	80058a4 <_svfprintf_r+0x42c>
 80054c4:	2340      	movs	r3, #64	@ 0x40
 80054c6:	f8c8 3014 	str.w	r3, [r8, #20]
 80054ca:	2300      	movs	r3, #0
 80054cc:	2200      	movs	r2, #0
 80054ce:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 80054d2:	9308      	str	r3, [sp, #32]
 80054d4:	2300      	movs	r3, #0
 80054d6:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80054da:	2300      	movs	r3, #0
 80054dc:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 80054e0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80054e2:	942a      	str	r4, [sp, #168]	@ 0xa8
 80054e4:	930d      	str	r3, [sp, #52]	@ 0x34
 80054e6:	9316      	str	r3, [sp, #88]	@ 0x58
 80054e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80054ea:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054ec:	464b      	mov	r3, r9
 80054ee:	461d      	mov	r5, r3
 80054f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054f4:	b10a      	cbz	r2, 80054fa <_svfprintf_r+0x82>
 80054f6:	2a25      	cmp	r2, #37	@ 0x25
 80054f8:	d1f9      	bne.n	80054ee <_svfprintf_r+0x76>
 80054fa:	ebb5 0709 	subs.w	r7, r5, r9
 80054fe:	d00d      	beq.n	800551c <_svfprintf_r+0xa4>
 8005500:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005502:	e9c4 9700 	strd	r9, r7, [r4]
 8005506:	443b      	add	r3, r7
 8005508:	932c      	str	r3, [sp, #176]	@ 0xb0
 800550a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800550c:	3301      	adds	r3, #1
 800550e:	2b07      	cmp	r3, #7
 8005510:	932b      	str	r3, [sp, #172]	@ 0xac
 8005512:	dc75      	bgt.n	8005600 <_svfprintf_r+0x188>
 8005514:	3408      	adds	r4, #8
 8005516:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005518:	443b      	add	r3, r7
 800551a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800551c:	782b      	ldrb	r3, [r5, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	f001 8124 	beq.w	800676c <_svfprintf_r+0x12f4>
 8005524:	2200      	movs	r2, #0
 8005526:	1c6b      	adds	r3, r5, #1
 8005528:	4693      	mov	fp, r2
 800552a:	f04f 35ff 	mov.w	r5, #4294967295
 800552e:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8005532:	9212      	str	r2, [sp, #72]	@ 0x48
 8005534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005538:	920a      	str	r2, [sp, #40]	@ 0x28
 800553a:	9310      	str	r3, [sp, #64]	@ 0x40
 800553c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800553e:	3b20      	subs	r3, #32
 8005540:	2b5a      	cmp	r3, #90	@ 0x5a
 8005542:	f200 8596 	bhi.w	8006072 <_svfprintf_r+0xbfa>
 8005546:	e8df f013 	tbh	[pc, r3, lsl #1]
 800554a:	009e      	.short	0x009e
 800554c:	05940594 	.word	0x05940594
 8005550:	059400a6 	.word	0x059400a6
 8005554:	05940594 	.word	0x05940594
 8005558:	05940086 	.word	0x05940086
 800555c:	00a90594 	.word	0x00a90594
 8005560:	059400b3 	.word	0x059400b3
 8005564:	00b500b0 	.word	0x00b500b0
 8005568:	00ce0594 	.word	0x00ce0594
 800556c:	00d100d1 	.word	0x00d100d1
 8005570:	00d100d1 	.word	0x00d100d1
 8005574:	00d100d1 	.word	0x00d100d1
 8005578:	00d100d1 	.word	0x00d100d1
 800557c:	059400d1 	.word	0x059400d1
 8005580:	05940594 	.word	0x05940594
 8005584:	05940594 	.word	0x05940594
 8005588:	05940594 	.word	0x05940594
 800558c:	05940140 	.word	0x05940140
 8005590:	011100ff 	.word	0x011100ff
 8005594:	01400140 	.word	0x01400140
 8005598:	05940140 	.word	0x05940140
 800559c:	05940594 	.word	0x05940594
 80055a0:	00e20594 	.word	0x00e20594
 80055a4:	05940594 	.word	0x05940594
 80055a8:	0594048f 	.word	0x0594048f
 80055ac:	05940594 	.word	0x05940594
 80055b0:	059404d7 	.word	0x059404d7
 80055b4:	059404f6 	.word	0x059404f6
 80055b8:	05180594 	.word	0x05180594
 80055bc:	05940594 	.word	0x05940594
 80055c0:	05940594 	.word	0x05940594
 80055c4:	05940594 	.word	0x05940594
 80055c8:	05940594 	.word	0x05940594
 80055cc:	05940140 	.word	0x05940140
 80055d0:	011300ff 	.word	0x011300ff
 80055d4:	01400140 	.word	0x01400140
 80055d8:	00e50140 	.word	0x00e50140
 80055dc:	00f90113 	.word	0x00f90113
 80055e0:	00f20594 	.word	0x00f20594
 80055e4:	046c0594 	.word	0x046c0594
 80055e8:	04c60491 	.word	0x04c60491
 80055ec:	059400f9 	.word	0x059400f9
 80055f0:	009c04d7 	.word	0x009c04d7
 80055f4:	059404f8 	.word	0x059404f8
 80055f8:	00650594 	.word	0x00650594
 80055fc:	009c0594 	.word	0x009c0594
 8005600:	4641      	mov	r1, r8
 8005602:	9807      	ldr	r0, [sp, #28]
 8005604:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005606:	f002 fc21 	bl	8007e4c <__ssprint_r>
 800560a:	2800      	cmp	r0, #0
 800560c:	f040 8145 	bne.w	800589a <_svfprintf_r+0x422>
 8005610:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005612:	e780      	b.n	8005516 <_svfprintf_r+0x9e>
 8005614:	4ba6      	ldr	r3, [pc, #664]	@ (80058b0 <_svfprintf_r+0x438>)
 8005616:	931d      	str	r3, [sp, #116]	@ 0x74
 8005618:	f01b 0320 	ands.w	r3, fp, #32
 800561c:	f000 84b0 	beq.w	8005f80 <_svfprintf_r+0xb08>
 8005620:	3607      	adds	r6, #7
 8005622:	f026 0307 	bic.w	r3, r6, #7
 8005626:	461a      	mov	r2, r3
 8005628:	f852 6b08 	ldr.w	r6, [r2], #8
 800562c:	685f      	ldr	r7, [r3, #4]
 800562e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005630:	f01b 0f01 	tst.w	fp, #1
 8005634:	d00a      	beq.n	800564c <_svfprintf_r+0x1d4>
 8005636:	ea56 0307 	orrs.w	r3, r6, r7
 800563a:	d007      	beq.n	800564c <_svfprintf_r+0x1d4>
 800563c:	2330      	movs	r3, #48	@ 0x30
 800563e:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8005642:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005644:	f04b 0b02 	orr.w	fp, fp, #2
 8005648:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 800564c:	2302      	movs	r3, #2
 800564e:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8005652:	f000 bc19 	b.w	8005e88 <_svfprintf_r+0xa10>
 8005656:	9807      	ldr	r0, [sp, #28]
 8005658:	f001 f9dc 	bl	8006a14 <_localeconv_r>
 800565c:	6843      	ldr	r3, [r0, #4]
 800565e:	4618      	mov	r0, r3
 8005660:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005662:	f7fa fde1 	bl	8000228 <strlen>
 8005666:	9016      	str	r0, [sp, #88]	@ 0x58
 8005668:	9807      	ldr	r0, [sp, #28]
 800566a:	f001 f9d3 	bl	8006a14 <_localeconv_r>
 800566e:	6883      	ldr	r3, [r0, #8]
 8005670:	930d      	str	r3, [sp, #52]	@ 0x34
 8005672:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005674:	b12b      	cbz	r3, 8005682 <_svfprintf_r+0x20a>
 8005676:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005678:	b11b      	cbz	r3, 8005682 <_svfprintf_r+0x20a>
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	b10b      	cbz	r3, 8005682 <_svfprintf_r+0x20a>
 800567e:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8005682:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005684:	e756      	b.n	8005534 <_svfprintf_r+0xbc>
 8005686:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1f9      	bne.n	8005682 <_svfprintf_r+0x20a>
 800568e:	2320      	movs	r3, #32
 8005690:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005694:	e7f5      	b.n	8005682 <_svfprintf_r+0x20a>
 8005696:	f04b 0b01 	orr.w	fp, fp, #1
 800569a:	e7f2      	b.n	8005682 <_svfprintf_r+0x20a>
 800569c:	f856 3b04 	ldr.w	r3, [r6], #4
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	9312      	str	r3, [sp, #72]	@ 0x48
 80056a4:	daed      	bge.n	8005682 <_svfprintf_r+0x20a>
 80056a6:	425b      	negs	r3, r3
 80056a8:	9312      	str	r3, [sp, #72]	@ 0x48
 80056aa:	f04b 0b04 	orr.w	fp, fp, #4
 80056ae:	e7e8      	b.n	8005682 <_svfprintf_r+0x20a>
 80056b0:	232b      	movs	r3, #43	@ 0x2b
 80056b2:	e7ed      	b.n	8005690 <_svfprintf_r+0x218>
 80056b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80056b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056ba:	2a2a      	cmp	r2, #42	@ 0x2a
 80056bc:	920a      	str	r2, [sp, #40]	@ 0x28
 80056be:	d10f      	bne.n	80056e0 <_svfprintf_r+0x268>
 80056c0:	f856 5b04 	ldr.w	r5, [r6], #4
 80056c4:	9310      	str	r3, [sp, #64]	@ 0x40
 80056c6:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80056ca:	e7da      	b.n	8005682 <_svfprintf_r+0x20a>
 80056cc:	fb01 2505 	mla	r5, r1, r5, r2
 80056d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056d4:	920a      	str	r2, [sp, #40]	@ 0x28
 80056d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80056d8:	3a30      	subs	r2, #48	@ 0x30
 80056da:	2a09      	cmp	r2, #9
 80056dc:	d9f6      	bls.n	80056cc <_svfprintf_r+0x254>
 80056de:	e72c      	b.n	800553a <_svfprintf_r+0xc2>
 80056e0:	2500      	movs	r5, #0
 80056e2:	210a      	movs	r1, #10
 80056e4:	e7f7      	b.n	80056d6 <_svfprintf_r+0x25e>
 80056e6:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 80056ea:	e7ca      	b.n	8005682 <_svfprintf_r+0x20a>
 80056ec:	2200      	movs	r2, #0
 80056ee:	210a      	movs	r1, #10
 80056f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80056f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80056f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80056f6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80056f8:	3a30      	subs	r2, #48	@ 0x30
 80056fa:	fb01 2200 	mla	r2, r1, r0, r2
 80056fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8005700:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005704:	920a      	str	r2, [sp, #40]	@ 0x28
 8005706:	3a30      	subs	r2, #48	@ 0x30
 8005708:	2a09      	cmp	r2, #9
 800570a:	d9f3      	bls.n	80056f4 <_svfprintf_r+0x27c>
 800570c:	e715      	b.n	800553a <_svfprintf_r+0xc2>
 800570e:	f04b 0b08 	orr.w	fp, fp, #8
 8005712:	e7b6      	b.n	8005682 <_svfprintf_r+0x20a>
 8005714:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	2b68      	cmp	r3, #104	@ 0x68
 800571a:	bf01      	itttt	eq
 800571c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800571e:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8005722:	3301      	addeq	r3, #1
 8005724:	9310      	streq	r3, [sp, #64]	@ 0x40
 8005726:	bf18      	it	ne
 8005728:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 800572c:	e7a9      	b.n	8005682 <_svfprintf_r+0x20a>
 800572e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	2b6c      	cmp	r3, #108	@ 0x6c
 8005734:	d105      	bne.n	8005742 <_svfprintf_r+0x2ca>
 8005736:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005738:	3301      	adds	r3, #1
 800573a:	9310      	str	r3, [sp, #64]	@ 0x40
 800573c:	f04b 0b20 	orr.w	fp, fp, #32
 8005740:	e79f      	b.n	8005682 <_svfprintf_r+0x20a>
 8005742:	f04b 0b10 	orr.w	fp, fp, #16
 8005746:	e79c      	b.n	8005682 <_svfprintf_r+0x20a>
 8005748:	4632      	mov	r2, r6
 800574a:	f852 3b04 	ldr.w	r3, [r2], #4
 800574e:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8005752:	2300      	movs	r3, #0
 8005754:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005756:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800575a:	469a      	mov	sl, r3
 800575c:	2501      	movs	r5, #1
 800575e:	461f      	mov	r7, r3
 8005760:	461e      	mov	r6, r3
 8005762:	9314      	str	r3, [sp, #80]	@ 0x50
 8005764:	930c      	str	r3, [sp, #48]	@ 0x30
 8005766:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 800576a:	e1cd      	b.n	8005b08 <_svfprintf_r+0x690>
 800576c:	f04b 0b10 	orr.w	fp, fp, #16
 8005770:	f01b 0f20 	tst.w	fp, #32
 8005774:	d011      	beq.n	800579a <_svfprintf_r+0x322>
 8005776:	3607      	adds	r6, #7
 8005778:	f026 0307 	bic.w	r3, r6, #7
 800577c:	461a      	mov	r2, r3
 800577e:	f852 6b08 	ldr.w	r6, [r2], #8
 8005782:	685f      	ldr	r7, [r3, #4]
 8005784:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005786:	2f00      	cmp	r7, #0
 8005788:	da05      	bge.n	8005796 <_svfprintf_r+0x31e>
 800578a:	232d      	movs	r3, #45	@ 0x2d
 800578c:	4276      	negs	r6, r6
 800578e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005792:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005796:	2301      	movs	r3, #1
 8005798:	e379      	b.n	8005e8e <_svfprintf_r+0xa16>
 800579a:	4633      	mov	r3, r6
 800579c:	f853 7b04 	ldr.w	r7, [r3], #4
 80057a0:	f01b 0f10 	tst.w	fp, #16
 80057a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057a6:	d002      	beq.n	80057ae <_svfprintf_r+0x336>
 80057a8:	463e      	mov	r6, r7
 80057aa:	17ff      	asrs	r7, r7, #31
 80057ac:	e7eb      	b.n	8005786 <_svfprintf_r+0x30e>
 80057ae:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80057b2:	d003      	beq.n	80057bc <_svfprintf_r+0x344>
 80057b4:	b23e      	sxth	r6, r7
 80057b6:	f347 37c0 	sbfx	r7, r7, #15, #1
 80057ba:	e7e4      	b.n	8005786 <_svfprintf_r+0x30e>
 80057bc:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80057c0:	d0f2      	beq.n	80057a8 <_svfprintf_r+0x330>
 80057c2:	b27e      	sxtb	r6, r7
 80057c4:	f347 17c0 	sbfx	r7, r7, #7, #1
 80057c8:	e7dd      	b.n	8005786 <_svfprintf_r+0x30e>
 80057ca:	3607      	adds	r6, #7
 80057cc:	f026 0307 	bic.w	r3, r6, #7
 80057d0:	4619      	mov	r1, r3
 80057d2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80057d6:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80057da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80057de:	931e      	str	r3, [sp, #120]	@ 0x78
 80057e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057e2:	f04f 32ff 	mov.w	r2, #4294967295
 80057e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80057ea:	931f      	str	r3, [sp, #124]	@ 0x7c
 80057ec:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 80057f0:	4b30      	ldr	r3, [pc, #192]	@ (80058b4 <_svfprintf_r+0x43c>)
 80057f2:	f7fb f977 	bl	8000ae4 <__aeabi_dcmpun>
 80057f6:	bb08      	cbnz	r0, 800583c <_svfprintf_r+0x3c4>
 80057f8:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 80057fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005800:	4b2c      	ldr	r3, [pc, #176]	@ (80058b4 <_svfprintf_r+0x43c>)
 8005802:	f7fb f951 	bl	8000aa8 <__aeabi_dcmple>
 8005806:	b9c8      	cbnz	r0, 800583c <_svfprintf_r+0x3c4>
 8005808:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800580c:	2200      	movs	r2, #0
 800580e:	2300      	movs	r3, #0
 8005810:	f7fb f940 	bl	8000a94 <__aeabi_dcmplt>
 8005814:	b110      	cbz	r0, 800581c <_svfprintf_r+0x3a4>
 8005816:	232d      	movs	r3, #45	@ 0x2d
 8005818:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800581c:	4a26      	ldr	r2, [pc, #152]	@ (80058b8 <_svfprintf_r+0x440>)
 800581e:	4b27      	ldr	r3, [pc, #156]	@ (80058bc <_svfprintf_r+0x444>)
 8005820:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005822:	f04f 0a00 	mov.w	sl, #0
 8005826:	2947      	cmp	r1, #71	@ 0x47
 8005828:	bfd4      	ite	le
 800582a:	4691      	movle	r9, r2
 800582c:	4699      	movgt	r9, r3
 800582e:	2503      	movs	r5, #3
 8005830:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8005834:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8005838:	f000 bfd0 	b.w	80067dc <_svfprintf_r+0x1364>
 800583c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005840:	4610      	mov	r0, r2
 8005842:	4619      	mov	r1, r3
 8005844:	f7fb f94e 	bl	8000ae4 <__aeabi_dcmpun>
 8005848:	4682      	mov	sl, r0
 800584a:	b140      	cbz	r0, 800585e <_svfprintf_r+0x3e6>
 800584c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800584e:	4a1c      	ldr	r2, [pc, #112]	@ (80058c0 <_svfprintf_r+0x448>)
 8005850:	2b00      	cmp	r3, #0
 8005852:	bfbc      	itt	lt
 8005854:	232d      	movlt	r3, #45	@ 0x2d
 8005856:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 800585a:	4b1a      	ldr	r3, [pc, #104]	@ (80058c4 <_svfprintf_r+0x44c>)
 800585c:	e7e0      	b.n	8005820 <_svfprintf_r+0x3a8>
 800585e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005860:	2b61      	cmp	r3, #97	@ 0x61
 8005862:	d023      	beq.n	80058ac <_svfprintf_r+0x434>
 8005864:	2b41      	cmp	r3, #65	@ 0x41
 8005866:	d12f      	bne.n	80058c8 <_svfprintf_r+0x450>
 8005868:	2358      	movs	r3, #88	@ 0x58
 800586a:	2230      	movs	r2, #48	@ 0x30
 800586c:	2d63      	cmp	r5, #99	@ 0x63
 800586e:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8005872:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8005876:	f04b 0b02 	orr.w	fp, fp, #2
 800587a:	f340 80a8 	ble.w	80059ce <_svfprintf_r+0x556>
 800587e:	9807      	ldr	r0, [sp, #28]
 8005880:	1c69      	adds	r1, r5, #1
 8005882:	f7ff fbb3 	bl	8004fec <_malloc_r>
 8005886:	4681      	mov	r9, r0
 8005888:	2800      	cmp	r0, #0
 800588a:	f040 80a5 	bne.w	80059d8 <_svfprintf_r+0x560>
 800588e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005896:	f8a8 300c 	strh.w	r3, [r8, #12]
 800589a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800589e:	065b      	lsls	r3, r3, #25
 80058a0:	f53f ae0c 	bmi.w	80054bc <_svfprintf_r+0x44>
 80058a4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80058a6:	b057      	add	sp, #348	@ 0x15c
 80058a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ac:	2378      	movs	r3, #120	@ 0x78
 80058ae:	e7dc      	b.n	800586a <_svfprintf_r+0x3f2>
 80058b0:	0800954e 	.word	0x0800954e
 80058b4:	7fefffff 	.word	0x7fefffff
 80058b8:	0800953e 	.word	0x0800953e
 80058bc:	08009542 	.word	0x08009542
 80058c0:	08009546 	.word	0x08009546
 80058c4:	0800954a 	.word	0x0800954a
 80058c8:	1c6a      	adds	r2, r5, #1
 80058ca:	f000 8087 	beq.w	80059dc <_svfprintf_r+0x564>
 80058ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058d0:	f023 0320 	bic.w	r3, r3, #32
 80058d4:	2b47      	cmp	r3, #71	@ 0x47
 80058d6:	d102      	bne.n	80058de <_svfprintf_r+0x466>
 80058d8:	b90d      	cbnz	r5, 80058de <_svfprintf_r+0x466>
 80058da:	46aa      	mov	sl, r5
 80058dc:	2501      	movs	r5, #1
 80058de:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 80058e2:	9315      	str	r3, [sp, #84]	@ 0x54
 80058e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	da7a      	bge.n	80059e0 <_svfprintf_r+0x568>
 80058ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058ec:	9318      	str	r3, [sp, #96]	@ 0x60
 80058ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058f0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80058f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80058f6:	232d      	movs	r3, #45	@ 0x2d
 80058f8:	9320      	str	r3, [sp, #128]	@ 0x80
 80058fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058fc:	f023 0320 	bic.w	r3, r3, #32
 8005900:	2b41      	cmp	r3, #65	@ 0x41
 8005902:	930c      	str	r3, [sp, #48]	@ 0x30
 8005904:	f040 81d6 	bne.w	8005cb4 <_svfprintf_r+0x83c>
 8005908:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800590c:	aa24      	add	r2, sp, #144	@ 0x90
 800590e:	f001 f8c3 	bl	8006a98 <frexp>
 8005912:	2200      	movs	r2, #0
 8005914:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8005918:	f7fa fe4a 	bl	80005b0 <__aeabi_dmul>
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005924:	2200      	movs	r2, #0
 8005926:	2300      	movs	r3, #0
 8005928:	f7fb f8aa 	bl	8000a80 <__aeabi_dcmpeq>
 800592c:	b108      	cbz	r0, 8005932 <_svfprintf_r+0x4ba>
 800592e:	2301      	movs	r3, #1
 8005930:	9324      	str	r3, [sp, #144]	@ 0x90
 8005932:	4a2f      	ldr	r2, [pc, #188]	@ (80059f0 <_svfprintf_r+0x578>)
 8005934:	4b2f      	ldr	r3, [pc, #188]	@ (80059f4 <_svfprintf_r+0x57c>)
 8005936:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005938:	464e      	mov	r6, r9
 800593a:	2961      	cmp	r1, #97	@ 0x61
 800593c:	bf18      	it	ne
 800593e:	461a      	movne	r2, r3
 8005940:	1e6f      	subs	r7, r5, #1
 8005942:	9214      	str	r2, [sp, #80]	@ 0x50
 8005944:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005948:	2200      	movs	r2, #0
 800594a:	4b2b      	ldr	r3, [pc, #172]	@ (80059f8 <_svfprintf_r+0x580>)
 800594c:	f7fa fe30 	bl	80005b0 <__aeabi_dmul>
 8005950:	4602      	mov	r2, r0
 8005952:	460b      	mov	r3, r1
 8005954:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005958:	f7fb f8da 	bl	8000b10 <__aeabi_d2iz>
 800595c:	9017      	str	r0, [sp, #92]	@ 0x5c
 800595e:	f7fa fdbd 	bl	80004dc <__aeabi_i2d>
 8005962:	4602      	mov	r2, r0
 8005964:	460b      	mov	r3, r1
 8005966:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800596a:	f7fa fc69 	bl	8000240 <__aeabi_dsub>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005976:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005978:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800597a:	5c9b      	ldrb	r3, [r3, r2]
 800597c:	f806 3b01 	strb.w	r3, [r6], #1
 8005980:	1c7b      	adds	r3, r7, #1
 8005982:	d006      	beq.n	8005992 <_svfprintf_r+0x51a>
 8005984:	1e7b      	subs	r3, r7, #1
 8005986:	9321      	str	r3, [sp, #132]	@ 0x84
 8005988:	2200      	movs	r2, #0
 800598a:	2300      	movs	r3, #0
 800598c:	f7fb f878 	bl	8000a80 <__aeabi_dcmpeq>
 8005990:	b360      	cbz	r0, 80059ec <_svfprintf_r+0x574>
 8005992:	2200      	movs	r2, #0
 8005994:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005998:	4b18      	ldr	r3, [pc, #96]	@ (80059fc <_svfprintf_r+0x584>)
 800599a:	f7fb f899 	bl	8000ad0 <__aeabi_dcmpgt>
 800599e:	bb78      	cbnz	r0, 8005a00 <_svfprintf_r+0x588>
 80059a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80059a4:	2200      	movs	r2, #0
 80059a6:	4b15      	ldr	r3, [pc, #84]	@ (80059fc <_svfprintf_r+0x584>)
 80059a8:	f7fb f86a 	bl	8000a80 <__aeabi_dcmpeq>
 80059ac:	b110      	cbz	r0, 80059b4 <_svfprintf_r+0x53c>
 80059ae:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80059b0:	07da      	lsls	r2, r3, #31
 80059b2:	d425      	bmi.n	8005a00 <_svfprintf_r+0x588>
 80059b4:	4633      	mov	r3, r6
 80059b6:	2030      	movs	r0, #48	@ 0x30
 80059b8:	19f1      	adds	r1, r6, r7
 80059ba:	1aca      	subs	r2, r1, r3
 80059bc:	2a00      	cmp	r2, #0
 80059be:	f280 8176 	bge.w	8005cae <_svfprintf_r+0x836>
 80059c2:	1c7b      	adds	r3, r7, #1
 80059c4:	3701      	adds	r7, #1
 80059c6:	bfb8      	it	lt
 80059c8:	2300      	movlt	r3, #0
 80059ca:	441e      	add	r6, r3
 80059cc:	e02c      	b.n	8005a28 <_svfprintf_r+0x5b0>
 80059ce:	f04f 0a00 	mov.w	sl, #0
 80059d2:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 80059d6:	e782      	b.n	80058de <_svfprintf_r+0x466>
 80059d8:	4682      	mov	sl, r0
 80059da:	e780      	b.n	80058de <_svfprintf_r+0x466>
 80059dc:	2506      	movs	r5, #6
 80059de:	e77e      	b.n	80058de <_svfprintf_r+0x466>
 80059e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80059e4:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 80059e8:	2300      	movs	r3, #0
 80059ea:	e785      	b.n	80058f8 <_svfprintf_r+0x480>
 80059ec:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80059ee:	e7a9      	b.n	8005944 <_svfprintf_r+0x4cc>
 80059f0:	0800954e 	.word	0x0800954e
 80059f4:	0800955f 	.word	0x0800955f
 80059f8:	40300000 	.word	0x40300000
 80059fc:	3fe00000 	.word	0x3fe00000
 8005a00:	2030      	movs	r0, #48	@ 0x30
 8005a02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a04:	9628      	str	r6, [sp, #160]	@ 0xa0
 8005a06:	7bd9      	ldrb	r1, [r3, #15]
 8005a08:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8005a0a:	1e53      	subs	r3, r2, #1
 8005a0c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8005a0e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005a12:	428b      	cmp	r3, r1
 8005a14:	f000 8148 	beq.w	8005ca8 <_svfprintf_r+0x830>
 8005a18:	2b39      	cmp	r3, #57	@ 0x39
 8005a1a:	bf0b      	itete	eq
 8005a1c:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8005a1e:	3301      	addne	r3, #1
 8005a20:	7a9b      	ldrbeq	r3, [r3, #10]
 8005a22:	b2db      	uxtbne	r3, r3
 8005a24:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a28:	eba6 0309 	sub.w	r3, r6, r9
 8005a2c:	9308      	str	r3, [sp, #32]
 8005a2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a30:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8005a32:	2b47      	cmp	r3, #71	@ 0x47
 8005a34:	f040 8187 	bne.w	8005d46 <_svfprintf_r+0x8ce>
 8005a38:	1cf3      	adds	r3, r6, #3
 8005a3a:	db02      	blt.n	8005a42 <_svfprintf_r+0x5ca>
 8005a3c:	42ae      	cmp	r6, r5
 8005a3e:	f340 81a5 	ble.w	8005d8c <_svfprintf_r+0x914>
 8005a42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a44:	3b02      	subs	r3, #2
 8005a46:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a4a:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8005a4e:	f021 0120 	bic.w	r1, r1, #32
 8005a52:	2941      	cmp	r1, #65	@ 0x41
 8005a54:	bf08      	it	eq
 8005a56:	320f      	addeq	r2, #15
 8005a58:	f106 33ff 	add.w	r3, r6, #4294967295
 8005a5c:	bf06      	itte	eq
 8005a5e:	b2d2      	uxtbeq	r2, r2
 8005a60:	2101      	moveq	r1, #1
 8005a62:	2100      	movne	r1, #0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8005a6a:	bfb4      	ite	lt
 8005a6c:	222d      	movlt	r2, #45	@ 0x2d
 8005a6e:	222b      	movge	r2, #43	@ 0x2b
 8005a70:	9324      	str	r3, [sp, #144]	@ 0x90
 8005a72:	bfb8      	it	lt
 8005a74:	f1c6 0301 	rsblt	r3, r6, #1
 8005a78:	2b09      	cmp	r3, #9
 8005a7a:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8005a7e:	f340 8178 	ble.w	8005d72 <_svfprintf_r+0x8fa>
 8005a82:	260a      	movs	r6, #10
 8005a84:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8005a88:	fbb3 f5f6 	udiv	r5, r3, r6
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	fb06 3115 	mls	r1, r6, r5, r3
 8005a92:	3130      	adds	r1, #48	@ 0x30
 8005a94:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005a98:	4619      	mov	r1, r3
 8005a9a:	2963      	cmp	r1, #99	@ 0x63
 8005a9c:	462b      	mov	r3, r5
 8005a9e:	f100 30ff 	add.w	r0, r0, #4294967295
 8005aa2:	dcf1      	bgt.n	8005a88 <_svfprintf_r+0x610>
 8005aa4:	3330      	adds	r3, #48	@ 0x30
 8005aa6:	1e91      	subs	r1, r2, #2
 8005aa8:	f800 3c01 	strb.w	r3, [r0, #-1]
 8005aac:	460b      	mov	r3, r1
 8005aae:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8005ab2:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8005ab6:	4283      	cmp	r3, r0
 8005ab8:	f0c0 8156 	bcc.w	8005d68 <_svfprintf_r+0x8f0>
 8005abc:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8005ac0:	1a9b      	subs	r3, r3, r2
 8005ac2:	4281      	cmp	r1, r0
 8005ac4:	bf88      	it	hi
 8005ac6:	2300      	movhi	r3, #0
 8005ac8:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8005acc:	441a      	add	r2, r3
 8005ace:	ab26      	add	r3, sp, #152	@ 0x98
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	9a08      	ldr	r2, [sp, #32]
 8005ad4:	931c      	str	r3, [sp, #112]	@ 0x70
 8005ad6:	2a01      	cmp	r2, #1
 8005ad8:	eb03 0502 	add.w	r5, r3, r2
 8005adc:	dc02      	bgt.n	8005ae4 <_svfprintf_r+0x66c>
 8005ade:	f01b 0f01 	tst.w	fp, #1
 8005ae2:	d001      	beq.n	8005ae8 <_svfprintf_r+0x670>
 8005ae4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005ae6:	441d      	add	r5, r3
 8005ae8:	2700      	movs	r7, #0
 8005aea:	463e      	mov	r6, r7
 8005aec:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8005af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005af4:	9315      	str	r3, [sp, #84]	@ 0x54
 8005af6:	970c      	str	r7, [sp, #48]	@ 0x30
 8005af8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f040 818d 	bne.w	8005e1a <_svfprintf_r+0x9a2>
 8005b00:	2300      	movs	r3, #0
 8005b02:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8005b06:	9314      	str	r3, [sp, #80]	@ 0x50
 8005b08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b0a:	42ab      	cmp	r3, r5
 8005b0c:	bfb8      	it	lt
 8005b0e:	462b      	movlt	r3, r5
 8005b10:	9315      	str	r3, [sp, #84]	@ 0x54
 8005b12:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8005b16:	b113      	cbz	r3, 8005b1e <_svfprintf_r+0x6a6>
 8005b18:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005b1e:	f01b 0302 	ands.w	r3, fp, #2
 8005b22:	9320      	str	r3, [sp, #128]	@ 0x80
 8005b24:	bf1e      	ittt	ne
 8005b26:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8005b28:	3302      	addne	r3, #2
 8005b2a:	9315      	strne	r3, [sp, #84]	@ 0x54
 8005b2c:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8005b30:	9321      	str	r3, [sp, #132]	@ 0x84
 8005b32:	d121      	bne.n	8005b78 <_svfprintf_r+0x700>
 8005b34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005b36:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005b38:	1a9b      	subs	r3, r3, r2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8005b3e:	dd1b      	ble.n	8005b78 <_svfprintf_r+0x700>
 8005b40:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8005b44:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005b46:	3201      	adds	r2, #1
 8005b48:	2810      	cmp	r0, #16
 8005b4a:	489d      	ldr	r0, [pc, #628]	@ (8005dc0 <_svfprintf_r+0x948>)
 8005b4c:	f104 0108 	add.w	r1, r4, #8
 8005b50:	6020      	str	r0, [r4, #0]
 8005b52:	f300 829a 	bgt.w	800608a <_svfprintf_r+0xc12>
 8005b56:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005b58:	2a07      	cmp	r2, #7
 8005b5a:	4403      	add	r3, r0
 8005b5c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8005b60:	6060      	str	r0, [r4, #4]
 8005b62:	f340 82a7 	ble.w	80060b4 <_svfprintf_r+0xc3c>
 8005b66:	4641      	mov	r1, r8
 8005b68:	9807      	ldr	r0, [sp, #28]
 8005b6a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005b6c:	f002 f96e 	bl	8007e4c <__ssprint_r>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	f040 85d9 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8005b76:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005b78:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8005b7c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005b7e:	b16a      	cbz	r2, 8005b9c <_svfprintf_r+0x724>
 8005b80:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8005b84:	6022      	str	r2, [r4, #0]
 8005b86:	2201      	movs	r2, #1
 8005b88:	4413      	add	r3, r2
 8005b8a:	932c      	str	r3, [sp, #176]	@ 0xb0
 8005b8c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005b8e:	6062      	str	r2, [r4, #4]
 8005b90:	4413      	add	r3, r2
 8005b92:	2b07      	cmp	r3, #7
 8005b94:	932b      	str	r3, [sp, #172]	@ 0xac
 8005b96:	f300 828f 	bgt.w	80060b8 <_svfprintf_r+0xc40>
 8005b9a:	3408      	adds	r4, #8
 8005b9c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005b9e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005ba0:	b162      	cbz	r2, 8005bbc <_svfprintf_r+0x744>
 8005ba2:	aa23      	add	r2, sp, #140	@ 0x8c
 8005ba4:	6022      	str	r2, [r4, #0]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	932c      	str	r3, [sp, #176]	@ 0xb0
 8005bac:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005bae:	6062      	str	r2, [r4, #4]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	2b07      	cmp	r3, #7
 8005bb4:	932b      	str	r3, [sp, #172]	@ 0xac
 8005bb6:	f300 8289 	bgt.w	80060cc <_svfprintf_r+0xc54>
 8005bba:	3408      	adds	r4, #8
 8005bbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bbe:	2b80      	cmp	r3, #128	@ 0x80
 8005bc0:	d121      	bne.n	8005c06 <_svfprintf_r+0x78e>
 8005bc2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005bc4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005bc6:	1a9b      	subs	r3, r3, r2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	9317      	str	r3, [sp, #92]	@ 0x5c
 8005bcc:	dd1b      	ble.n	8005c06 <_svfprintf_r+0x78e>
 8005bce:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8005bd2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005bd4:	3201      	adds	r2, #1
 8005bd6:	2810      	cmp	r0, #16
 8005bd8:	487a      	ldr	r0, [pc, #488]	@ (8005dc4 <_svfprintf_r+0x94c>)
 8005bda:	f104 0108 	add.w	r1, r4, #8
 8005bde:	6020      	str	r0, [r4, #0]
 8005be0:	f300 827e 	bgt.w	80060e0 <_svfprintf_r+0xc68>
 8005be4:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005be6:	2a07      	cmp	r2, #7
 8005be8:	4403      	add	r3, r0
 8005bea:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8005bee:	6060      	str	r0, [r4, #4]
 8005bf0:	f340 828b 	ble.w	800610a <_svfprintf_r+0xc92>
 8005bf4:	4641      	mov	r1, r8
 8005bf6:	9807      	ldr	r0, [sp, #28]
 8005bf8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005bfa:	f002 f927 	bl	8007e4c <__ssprint_r>
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	f040 8592 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8005c04:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005c06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c08:	1b5b      	subs	r3, r3, r5
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	9314      	str	r3, [sp, #80]	@ 0x50
 8005c0e:	dd1b      	ble.n	8005c48 <_svfprintf_r+0x7d0>
 8005c10:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8005c14:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8005c16:	3201      	adds	r2, #1
 8005c18:	2810      	cmp	r0, #16
 8005c1a:	486a      	ldr	r0, [pc, #424]	@ (8005dc4 <_svfprintf_r+0x94c>)
 8005c1c:	f104 0108 	add.w	r1, r4, #8
 8005c20:	6020      	str	r0, [r4, #0]
 8005c22:	f300 8274 	bgt.w	800610e <_svfprintf_r+0xc96>
 8005c26:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8005c28:	2a07      	cmp	r2, #7
 8005c2a:	4403      	add	r3, r0
 8005c2c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8005c30:	6060      	str	r0, [r4, #4]
 8005c32:	f340 8281 	ble.w	8006138 <_svfprintf_r+0xcc0>
 8005c36:	4641      	mov	r1, r8
 8005c38:	9807      	ldr	r0, [sp, #28]
 8005c3a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005c3c:	f002 f906 	bl	8007e4c <__ssprint_r>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	f040 8571 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8005c46:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005c48:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005c4a:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8005c4e:	9314      	str	r3, [sp, #80]	@ 0x50
 8005c50:	f040 8278 	bne.w	8006144 <_svfprintf_r+0xccc>
 8005c54:	e9c4 9500 	strd	r9, r5, [r4]
 8005c58:	441d      	add	r5, r3
 8005c5a:	952c      	str	r5, [sp, #176]	@ 0xb0
 8005c5c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005c5e:	3301      	adds	r3, #1
 8005c60:	2b07      	cmp	r3, #7
 8005c62:	932b      	str	r3, [sp, #172]	@ 0xac
 8005c64:	f300 82b4 	bgt.w	80061d0 <_svfprintf_r+0xd58>
 8005c68:	3408      	adds	r4, #8
 8005c6a:	f01b 0f04 	tst.w	fp, #4
 8005c6e:	f040 853d 	bne.w	80066ec <_svfprintf_r+0x1274>
 8005c72:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 8005c76:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8005c78:	428a      	cmp	r2, r1
 8005c7a:	bfac      	ite	ge
 8005c7c:	189b      	addge	r3, r3, r2
 8005c7e:	185b      	addlt	r3, r3, r1
 8005c80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005c82:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005c84:	b13b      	cbz	r3, 8005c96 <_svfprintf_r+0x81e>
 8005c86:	4641      	mov	r1, r8
 8005c88:	9807      	ldr	r0, [sp, #28]
 8005c8a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005c8c:	f002 f8de 	bl	8007e4c <__ssprint_r>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f040 8549 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8005c96:	2300      	movs	r3, #0
 8005c98:	932b      	str	r3, [sp, #172]	@ 0xac
 8005c9a:	f1ba 0f00 	cmp.w	sl, #0
 8005c9e:	f040 855f 	bne.w	8006760 <_svfprintf_r+0x12e8>
 8005ca2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005ca4:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005ca6:	e0c6      	b.n	8005e36 <_svfprintf_r+0x9be>
 8005ca8:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005cac:	e6ac      	b.n	8005a08 <_svfprintf_r+0x590>
 8005cae:	f803 0b01 	strb.w	r0, [r3], #1
 8005cb2:	e682      	b.n	80059ba <_svfprintf_r+0x542>
 8005cb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cb6:	2b46      	cmp	r3, #70	@ 0x46
 8005cb8:	d004      	beq.n	8005cc4 <_svfprintf_r+0x84c>
 8005cba:	2b45      	cmp	r3, #69	@ 0x45
 8005cbc:	d11c      	bne.n	8005cf8 <_svfprintf_r+0x880>
 8005cbe:	1c6e      	adds	r6, r5, #1
 8005cc0:	2302      	movs	r3, #2
 8005cc2:	e001      	b.n	8005cc8 <_svfprintf_r+0x850>
 8005cc4:	462e      	mov	r6, r5
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	aa28      	add	r2, sp, #160	@ 0xa0
 8005cca:	9204      	str	r2, [sp, #16]
 8005ccc:	aa25      	add	r2, sp, #148	@ 0x94
 8005cce:	9203      	str	r2, [sp, #12]
 8005cd0:	aa24      	add	r2, sp, #144	@ 0x90
 8005cd2:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	9807      	ldr	r0, [sp, #28]
 8005cda:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8005cde:	f000 ffd7 	bl	8006c90 <_dtoa_r>
 8005ce2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ce4:	4681      	mov	r9, r0
 8005ce6:	2b47      	cmp	r3, #71	@ 0x47
 8005ce8:	d119      	bne.n	8005d1e <_svfprintf_r+0x8a6>
 8005cea:	f01b 0f01 	tst.w	fp, #1
 8005cee:	d105      	bne.n	8005cfc <_svfprintf_r+0x884>
 8005cf0:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8005cf2:	eba3 0309 	sub.w	r3, r3, r9
 8005cf6:	e699      	b.n	8005a2c <_svfprintf_r+0x5b4>
 8005cf8:	462e      	mov	r6, r5
 8005cfa:	e7e1      	b.n	8005cc0 <_svfprintf_r+0x848>
 8005cfc:	1987      	adds	r7, r0, r6
 8005cfe:	2200      	movs	r2, #0
 8005d00:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8005d04:	2300      	movs	r3, #0
 8005d06:	f7fa febb 	bl	8000a80 <__aeabi_dcmpeq>
 8005d0a:	b100      	cbz	r0, 8005d0e <_svfprintf_r+0x896>
 8005d0c:	9728      	str	r7, [sp, #160]	@ 0xa0
 8005d0e:	2230      	movs	r2, #48	@ 0x30
 8005d10:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8005d12:	429f      	cmp	r7, r3
 8005d14:	d9ec      	bls.n	8005cf0 <_svfprintf_r+0x878>
 8005d16:	1c59      	adds	r1, r3, #1
 8005d18:	9128      	str	r1, [sp, #160]	@ 0xa0
 8005d1a:	701a      	strb	r2, [r3, #0]
 8005d1c:	e7f8      	b.n	8005d10 <_svfprintf_r+0x898>
 8005d1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d20:	1987      	adds	r7, r0, r6
 8005d22:	2b46      	cmp	r3, #70	@ 0x46
 8005d24:	d1eb      	bne.n	8005cfe <_svfprintf_r+0x886>
 8005d26:	7803      	ldrb	r3, [r0, #0]
 8005d28:	2b30      	cmp	r3, #48	@ 0x30
 8005d2a:	d109      	bne.n	8005d40 <_svfprintf_r+0x8c8>
 8005d2c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8005d30:	2200      	movs	r2, #0
 8005d32:	2300      	movs	r3, #0
 8005d34:	f7fa fea4 	bl	8000a80 <__aeabi_dcmpeq>
 8005d38:	b910      	cbnz	r0, 8005d40 <_svfprintf_r+0x8c8>
 8005d3a:	f1c6 0601 	rsb	r6, r6, #1
 8005d3e:	9624      	str	r6, [sp, #144]	@ 0x90
 8005d40:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d42:	441f      	add	r7, r3
 8005d44:	e7db      	b.n	8005cfe <_svfprintf_r+0x886>
 8005d46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d48:	2b46      	cmp	r3, #70	@ 0x46
 8005d4a:	f47f ae7d 	bne.w	8005a48 <_svfprintf_r+0x5d0>
 8005d4e:	f00b 0301 	and.w	r3, fp, #1
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	ea43 0305 	orr.w	r3, r3, r5
 8005d58:	dd25      	ble.n	8005da6 <_svfprintf_r+0x92e>
 8005d5a:	b37b      	cbz	r3, 8005dbc <_svfprintf_r+0x944>
 8005d5c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d5e:	18f3      	adds	r3, r6, r3
 8005d60:	441d      	add	r5, r3
 8005d62:	2366      	movs	r3, #102	@ 0x66
 8005d64:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d66:	e032      	b.n	8005dce <_svfprintf_r+0x956>
 8005d68:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d6c:	f805 6f01 	strb.w	r6, [r5, #1]!
 8005d70:	e6a1      	b.n	8005ab6 <_svfprintf_r+0x63e>
 8005d72:	b941      	cbnz	r1, 8005d86 <_svfprintf_r+0x90e>
 8005d74:	2230      	movs	r2, #48	@ 0x30
 8005d76:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 8005d7a:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 8005d7e:	3330      	adds	r3, #48	@ 0x30
 8005d80:	f802 3b01 	strb.w	r3, [r2], #1
 8005d84:	e6a3      	b.n	8005ace <_svfprintf_r+0x656>
 8005d86:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8005d8a:	e7f8      	b.n	8005d7e <_svfprintf_r+0x906>
 8005d8c:	9b08      	ldr	r3, [sp, #32]
 8005d8e:	429e      	cmp	r6, r3
 8005d90:	da0d      	bge.n	8005dae <_svfprintf_r+0x936>
 8005d92:	9b08      	ldr	r3, [sp, #32]
 8005d94:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005d96:	2e00      	cmp	r6, #0
 8005d98:	eb03 0502 	add.w	r5, r3, r2
 8005d9c:	dc0c      	bgt.n	8005db8 <_svfprintf_r+0x940>
 8005d9e:	f1c6 0301 	rsb	r3, r6, #1
 8005da2:	441d      	add	r5, r3
 8005da4:	e008      	b.n	8005db8 <_svfprintf_r+0x940>
 8005da6:	b17b      	cbz	r3, 8005dc8 <_svfprintf_r+0x950>
 8005da8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005daa:	3301      	adds	r3, #1
 8005dac:	e7d8      	b.n	8005d60 <_svfprintf_r+0x8e8>
 8005dae:	f01b 0f01 	tst.w	fp, #1
 8005db2:	d01f      	beq.n	8005df4 <_svfprintf_r+0x97c>
 8005db4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005db6:	18f5      	adds	r5, r6, r3
 8005db8:	2367      	movs	r3, #103	@ 0x67
 8005dba:	e7d3      	b.n	8005d64 <_svfprintf_r+0x8ec>
 8005dbc:	4635      	mov	r5, r6
 8005dbe:	e7d0      	b.n	8005d62 <_svfprintf_r+0x8ea>
 8005dc0:	08009582 	.word	0x08009582
 8005dc4:	08009572 	.word	0x08009572
 8005dc8:	2366      	movs	r3, #102	@ 0x66
 8005dca:	2501      	movs	r5, #1
 8005dcc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dce:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8005dd2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005dd4:	d01f      	beq.n	8005e16 <_svfprintf_r+0x99e>
 8005dd6:	2700      	movs	r7, #0
 8005dd8:	2e00      	cmp	r6, #0
 8005dda:	970c      	str	r7, [sp, #48]	@ 0x30
 8005ddc:	f77f ae8c 	ble.w	8005af8 <_svfprintf_r+0x680>
 8005de0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	2bff      	cmp	r3, #255	@ 0xff
 8005de6:	d107      	bne.n	8005df8 <_svfprintf_r+0x980>
 8005de8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dea:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005dec:	443b      	add	r3, r7
 8005dee:	fb02 5503 	mla	r5, r2, r3, r5
 8005df2:	e681      	b.n	8005af8 <_svfprintf_r+0x680>
 8005df4:	4635      	mov	r5, r6
 8005df6:	e7df      	b.n	8005db8 <_svfprintf_r+0x940>
 8005df8:	42b3      	cmp	r3, r6
 8005dfa:	daf5      	bge.n	8005de8 <_svfprintf_r+0x970>
 8005dfc:	1af6      	subs	r6, r6, r3
 8005dfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e00:	785b      	ldrb	r3, [r3, #1]
 8005e02:	b133      	cbz	r3, 8005e12 <_svfprintf_r+0x99a>
 8005e04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e06:	3301      	adds	r3, #1
 8005e08:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005e10:	e7e6      	b.n	8005de0 <_svfprintf_r+0x968>
 8005e12:	3701      	adds	r7, #1
 8005e14:	e7e4      	b.n	8005de0 <_svfprintf_r+0x968>
 8005e16:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8005e18:	e66e      	b.n	8005af8 <_svfprintf_r+0x680>
 8005e1a:	232d      	movs	r3, #45	@ 0x2d
 8005e1c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005e20:	e66e      	b.n	8005b00 <_svfprintf_r+0x688>
 8005e22:	f01b 0f20 	tst.w	fp, #32
 8005e26:	d00a      	beq.n	8005e3e <_svfprintf_r+0x9c6>
 8005e28:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e2a:	6833      	ldr	r3, [r6, #0]
 8005e2c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005e2e:	17d2      	asrs	r2, r2, #31
 8005e30:	e9c3 1200 	strd	r1, r2, [r3]
 8005e34:	3604      	adds	r6, #4
 8005e36:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 8005e3a:	f7ff bb57 	b.w	80054ec <_svfprintf_r+0x74>
 8005e3e:	f01b 0f10 	tst.w	fp, #16
 8005e42:	d003      	beq.n	8005e4c <_svfprintf_r+0x9d4>
 8005e44:	6833      	ldr	r3, [r6, #0]
 8005e46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	e7f3      	b.n	8005e34 <_svfprintf_r+0x9bc>
 8005e4c:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8005e50:	d003      	beq.n	8005e5a <_svfprintf_r+0x9e2>
 8005e52:	6833      	ldr	r3, [r6, #0]
 8005e54:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e56:	801a      	strh	r2, [r3, #0]
 8005e58:	e7ec      	b.n	8005e34 <_svfprintf_r+0x9bc>
 8005e5a:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8005e5e:	d0f1      	beq.n	8005e44 <_svfprintf_r+0x9cc>
 8005e60:	6833      	ldr	r3, [r6, #0]
 8005e62:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e64:	701a      	strb	r2, [r3, #0]
 8005e66:	e7e5      	b.n	8005e34 <_svfprintf_r+0x9bc>
 8005e68:	f04b 0b10 	orr.w	fp, fp, #16
 8005e6c:	f01b 0320 	ands.w	r3, fp, #32
 8005e70:	d01e      	beq.n	8005eb0 <_svfprintf_r+0xa38>
 8005e72:	3607      	adds	r6, #7
 8005e74:	f026 0307 	bic.w	r3, r6, #7
 8005e78:	461a      	mov	r2, r3
 8005e7a:	f852 6b08 	ldr.w	r6, [r2], #8
 8005e7e:	685f      	ldr	r7, [r3, #4]
 8005e80:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005e82:	2300      	movs	r3, #0
 8005e84:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8005e8e:	1c68      	adds	r0, r5, #1
 8005e90:	f000 8477 	beq.w	8006782 <_svfprintf_r+0x130a>
 8005e94:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8005e98:	920c      	str	r2, [sp, #48]	@ 0x30
 8005e9a:	ea56 0207 	orrs.w	r2, r6, r7
 8005e9e:	f040 8476 	bne.w	800678e <_svfprintf_r+0x1316>
 8005ea2:	2d00      	cmp	r5, #0
 8005ea4:	f000 80dc 	beq.w	8006060 <_svfprintf_r+0xbe8>
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	f040 8473 	bne.w	8006794 <_svfprintf_r+0x131c>
 8005eae:	e081      	b.n	8005fb4 <_svfprintf_r+0xb3c>
 8005eb0:	4632      	mov	r2, r6
 8005eb2:	f852 6b04 	ldr.w	r6, [r2], #4
 8005eb6:	f01b 0710 	ands.w	r7, fp, #16
 8005eba:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005ebc:	d001      	beq.n	8005ec2 <_svfprintf_r+0xa4a>
 8005ebe:	461f      	mov	r7, r3
 8005ec0:	e7df      	b.n	8005e82 <_svfprintf_r+0xa0a>
 8005ec2:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8005ec6:	d001      	beq.n	8005ecc <_svfprintf_r+0xa54>
 8005ec8:	b2b6      	uxth	r6, r6
 8005eca:	e7da      	b.n	8005e82 <_svfprintf_r+0xa0a>
 8005ecc:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8005ed0:	d0d7      	beq.n	8005e82 <_svfprintf_r+0xa0a>
 8005ed2:	b2f6      	uxtb	r6, r6
 8005ed4:	e7f3      	b.n	8005ebe <_svfprintf_r+0xa46>
 8005ed6:	4633      	mov	r3, r6
 8005ed8:	f853 6b04 	ldr.w	r6, [r3], #4
 8005edc:	2278      	movs	r2, #120	@ 0x78
 8005ede:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ee0:	f647 0330 	movw	r3, #30768	@ 0x7830
 8005ee4:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8005ee8:	4b94      	ldr	r3, [pc, #592]	@ (800613c <_svfprintf_r+0xcc4>)
 8005eea:	2700      	movs	r7, #0
 8005eec:	931d      	str	r3, [sp, #116]	@ 0x74
 8005eee:	f04b 0b02 	orr.w	fp, fp, #2
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005ef6:	e7c7      	b.n	8005e88 <_svfprintf_r+0xa10>
 8005ef8:	4633      	mov	r3, r6
 8005efa:	2600      	movs	r6, #0
 8005efc:	f853 9b04 	ldr.w	r9, [r3], #4
 8005f00:	1c6f      	adds	r7, r5, #1
 8005f02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f04:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8005f08:	d00f      	beq.n	8005f2a <_svfprintf_r+0xab2>
 8005f0a:	462a      	mov	r2, r5
 8005f0c:	4631      	mov	r1, r6
 8005f0e:	4648      	mov	r0, r9
 8005f10:	f000 fdb4 	bl	8006a7c <memchr>
 8005f14:	4682      	mov	sl, r0
 8005f16:	2800      	cmp	r0, #0
 8005f18:	f43f ac8c 	beq.w	8005834 <_svfprintf_r+0x3bc>
 8005f1c:	46b2      	mov	sl, r6
 8005f1e:	4637      	mov	r7, r6
 8005f20:	eba0 0509 	sub.w	r5, r0, r9
 8005f24:	9614      	str	r6, [sp, #80]	@ 0x50
 8005f26:	960c      	str	r6, [sp, #48]	@ 0x30
 8005f28:	e5ee      	b.n	8005b08 <_svfprintf_r+0x690>
 8005f2a:	4648      	mov	r0, r9
 8005f2c:	f7fa f97c 	bl	8000228 <strlen>
 8005f30:	46b2      	mov	sl, r6
 8005f32:	4605      	mov	r5, r0
 8005f34:	e47e      	b.n	8005834 <_svfprintf_r+0x3bc>
 8005f36:	f04b 0b10 	orr.w	fp, fp, #16
 8005f3a:	f01b 0320 	ands.w	r3, fp, #32
 8005f3e:	d009      	beq.n	8005f54 <_svfprintf_r+0xadc>
 8005f40:	3607      	adds	r6, #7
 8005f42:	f026 0307 	bic.w	r3, r6, #7
 8005f46:	461a      	mov	r2, r3
 8005f48:	f852 6b08 	ldr.w	r6, [r2], #8
 8005f4c:	685f      	ldr	r7, [r3, #4]
 8005f4e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005f50:	2301      	movs	r3, #1
 8005f52:	e799      	b.n	8005e88 <_svfprintf_r+0xa10>
 8005f54:	4632      	mov	r2, r6
 8005f56:	f852 6b04 	ldr.w	r6, [r2], #4
 8005f5a:	f01b 0710 	ands.w	r7, fp, #16
 8005f5e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005f60:	d001      	beq.n	8005f66 <_svfprintf_r+0xaee>
 8005f62:	461f      	mov	r7, r3
 8005f64:	e7f4      	b.n	8005f50 <_svfprintf_r+0xad8>
 8005f66:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8005f6a:	d001      	beq.n	8005f70 <_svfprintf_r+0xaf8>
 8005f6c:	b2b6      	uxth	r6, r6
 8005f6e:	e7ef      	b.n	8005f50 <_svfprintf_r+0xad8>
 8005f70:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8005f74:	d0ec      	beq.n	8005f50 <_svfprintf_r+0xad8>
 8005f76:	b2f6      	uxtb	r6, r6
 8005f78:	e7f3      	b.n	8005f62 <_svfprintf_r+0xaea>
 8005f7a:	4b71      	ldr	r3, [pc, #452]	@ (8006140 <_svfprintf_r+0xcc8>)
 8005f7c:	f7ff bb4b 	b.w	8005616 <_svfprintf_r+0x19e>
 8005f80:	4632      	mov	r2, r6
 8005f82:	f852 6b04 	ldr.w	r6, [r2], #4
 8005f86:	f01b 0710 	ands.w	r7, fp, #16
 8005f8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005f8c:	d002      	beq.n	8005f94 <_svfprintf_r+0xb1c>
 8005f8e:	461f      	mov	r7, r3
 8005f90:	f7ff bb4e 	b.w	8005630 <_svfprintf_r+0x1b8>
 8005f94:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8005f98:	d002      	beq.n	8005fa0 <_svfprintf_r+0xb28>
 8005f9a:	b2b6      	uxth	r6, r6
 8005f9c:	f7ff bb48 	b.w	8005630 <_svfprintf_r+0x1b8>
 8005fa0:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8005fa4:	f43f ab44 	beq.w	8005630 <_svfprintf_r+0x1b8>
 8005fa8:	b2f6      	uxtb	r6, r6
 8005faa:	e7f0      	b.n	8005f8e <_svfprintf_r+0xb16>
 8005fac:	2e0a      	cmp	r6, #10
 8005fae:	f177 0300 	sbcs.w	r3, r7, #0
 8005fb2:	d207      	bcs.n	8005fc4 <_svfprintf_r+0xb4c>
 8005fb4:	3630      	adds	r6, #48	@ 0x30
 8005fb6:	b2f6      	uxtb	r6, r6
 8005fb8:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8005fbc:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 8005fc0:	f000 bc04 	b.w	80067cc <_svfprintf_r+0x1354>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	9308      	str	r3, [sp, #32]
 8005fc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fca:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8005fce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fd2:	9314      	str	r3, [sp, #80]	@ 0x50
 8005fd4:	220a      	movs	r2, #10
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	4630      	mov	r0, r6
 8005fda:	4639      	mov	r1, r7
 8005fdc:	f7fb f8b4 	bl	8001148 <__aeabi_uldivmod>
 8005fe0:	3230      	adds	r2, #48	@ 0x30
 8005fe2:	f80a 2c01 	strb.w	r2, [sl, #-1]
 8005fe6:	9a08      	ldr	r2, [sp, #32]
 8005fe8:	4683      	mov	fp, r0
 8005fea:	3201      	adds	r2, #1
 8005fec:	9208      	str	r2, [sp, #32]
 8005fee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	f10a 39ff 	add.w	r9, sl, #4294967295
 8005ff6:	b1e2      	cbz	r2, 8006032 <_svfprintf_r+0xbba>
 8005ff8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ffa:	9908      	ldr	r1, [sp, #32]
 8005ffc:	7812      	ldrb	r2, [r2, #0]
 8005ffe:	4291      	cmp	r1, r2
 8006000:	d117      	bne.n	8006032 <_svfprintf_r+0xbba>
 8006002:	29ff      	cmp	r1, #255	@ 0xff
 8006004:	d015      	beq.n	8006032 <_svfprintf_r+0xbba>
 8006006:	2e0a      	cmp	r6, #10
 8006008:	f177 0200 	sbcs.w	r2, r7, #0
 800600c:	d311      	bcc.n	8006032 <_svfprintf_r+0xbba>
 800600e:	9308      	str	r3, [sp, #32]
 8006010:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006012:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8006014:	eba9 0903 	sub.w	r9, r9, r3
 8006018:	461a      	mov	r2, r3
 800601a:	4648      	mov	r0, r9
 800601c:	f000 fce7 	bl	80069ee <strncpy>
 8006020:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006022:	785a      	ldrb	r2, [r3, #1]
 8006024:	9b08      	ldr	r3, [sp, #32]
 8006026:	b11a      	cbz	r2, 8006030 <_svfprintf_r+0xbb8>
 8006028:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800602a:	3201      	adds	r2, #1
 800602c:	920d      	str	r2, [sp, #52]	@ 0x34
 800602e:	2200      	movs	r2, #0
 8006030:	9208      	str	r2, [sp, #32]
 8006032:	2e0a      	cmp	r6, #10
 8006034:	f177 0700 	sbcs.w	r7, r7, #0
 8006038:	f0c0 83c8 	bcc.w	80067cc <_svfprintf_r+0x1354>
 800603c:	465e      	mov	r6, fp
 800603e:	461f      	mov	r7, r3
 8006040:	46ca      	mov	sl, r9
 8006042:	e7c7      	b.n	8005fd4 <_svfprintf_r+0xb5c>
 8006044:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006046:	f006 030f 	and.w	r3, r6, #15
 800604a:	5cd3      	ldrb	r3, [r2, r3]
 800604c:	0936      	lsrs	r6, r6, #4
 800604e:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8006052:	093f      	lsrs	r7, r7, #4
 8006054:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006058:	ea56 0307 	orrs.w	r3, r6, r7
 800605c:	d1f2      	bne.n	8006044 <_svfprintf_r+0xbcc>
 800605e:	e3b5      	b.n	80067cc <_svfprintf_r+0x1354>
 8006060:	b923      	cbnz	r3, 800606c <_svfprintf_r+0xbf4>
 8006062:	f01b 0f01 	tst.w	fp, #1
 8006066:	d001      	beq.n	800606c <_svfprintf_r+0xbf4>
 8006068:	2630      	movs	r6, #48	@ 0x30
 800606a:	e7a5      	b.n	8005fb8 <_svfprintf_r+0xb40>
 800606c:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8006070:	e3ac      	b.n	80067cc <_svfprintf_r+0x1354>
 8006072:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006074:	2b00      	cmp	r3, #0
 8006076:	f000 8379 	beq.w	800676c <_svfprintf_r+0x12f4>
 800607a:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 800607e:	2300      	movs	r3, #0
 8006080:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006082:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006086:	f7ff bb68 	b.w	800575a <_svfprintf_r+0x2e2>
 800608a:	2010      	movs	r0, #16
 800608c:	2a07      	cmp	r2, #7
 800608e:	4403      	add	r3, r0
 8006090:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006094:	6060      	str	r0, [r4, #4]
 8006096:	dd08      	ble.n	80060aa <_svfprintf_r+0xc32>
 8006098:	4641      	mov	r1, r8
 800609a:	9807      	ldr	r0, [sp, #28]
 800609c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800609e:	f001 fed5 	bl	8007e4c <__ssprint_r>
 80060a2:	2800      	cmp	r0, #0
 80060a4:	f040 8340 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80060a8:	a92d      	add	r1, sp, #180	@ 0xb4
 80060aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80060ac:	460c      	mov	r4, r1
 80060ae:	3b10      	subs	r3, #16
 80060b0:	9317      	str	r3, [sp, #92]	@ 0x5c
 80060b2:	e545      	b.n	8005b40 <_svfprintf_r+0x6c8>
 80060b4:	460c      	mov	r4, r1
 80060b6:	e55f      	b.n	8005b78 <_svfprintf_r+0x700>
 80060b8:	4641      	mov	r1, r8
 80060ba:	9807      	ldr	r0, [sp, #28]
 80060bc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80060be:	f001 fec5 	bl	8007e4c <__ssprint_r>
 80060c2:	2800      	cmp	r0, #0
 80060c4:	f040 8330 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80060c8:	ac2d      	add	r4, sp, #180	@ 0xb4
 80060ca:	e567      	b.n	8005b9c <_svfprintf_r+0x724>
 80060cc:	4641      	mov	r1, r8
 80060ce:	9807      	ldr	r0, [sp, #28]
 80060d0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80060d2:	f001 febb 	bl	8007e4c <__ssprint_r>
 80060d6:	2800      	cmp	r0, #0
 80060d8:	f040 8326 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80060dc:	ac2d      	add	r4, sp, #180	@ 0xb4
 80060de:	e56d      	b.n	8005bbc <_svfprintf_r+0x744>
 80060e0:	2010      	movs	r0, #16
 80060e2:	2a07      	cmp	r2, #7
 80060e4:	4403      	add	r3, r0
 80060e6:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80060ea:	6060      	str	r0, [r4, #4]
 80060ec:	dd08      	ble.n	8006100 <_svfprintf_r+0xc88>
 80060ee:	4641      	mov	r1, r8
 80060f0:	9807      	ldr	r0, [sp, #28]
 80060f2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80060f4:	f001 feaa 	bl	8007e4c <__ssprint_r>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	f040 8315 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80060fe:	a92d      	add	r1, sp, #180	@ 0xb4
 8006100:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006102:	460c      	mov	r4, r1
 8006104:	3b10      	subs	r3, #16
 8006106:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006108:	e561      	b.n	8005bce <_svfprintf_r+0x756>
 800610a:	460c      	mov	r4, r1
 800610c:	e57b      	b.n	8005c06 <_svfprintf_r+0x78e>
 800610e:	2010      	movs	r0, #16
 8006110:	2a07      	cmp	r2, #7
 8006112:	4403      	add	r3, r0
 8006114:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006118:	6060      	str	r0, [r4, #4]
 800611a:	dd08      	ble.n	800612e <_svfprintf_r+0xcb6>
 800611c:	4641      	mov	r1, r8
 800611e:	9807      	ldr	r0, [sp, #28]
 8006120:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006122:	f001 fe93 	bl	8007e4c <__ssprint_r>
 8006126:	2800      	cmp	r0, #0
 8006128:	f040 82fe 	bne.w	8006728 <_svfprintf_r+0x12b0>
 800612c:	a92d      	add	r1, sp, #180	@ 0xb4
 800612e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006130:	460c      	mov	r4, r1
 8006132:	3b10      	subs	r3, #16
 8006134:	9314      	str	r3, [sp, #80]	@ 0x50
 8006136:	e56b      	b.n	8005c10 <_svfprintf_r+0x798>
 8006138:	460c      	mov	r4, r1
 800613a:	e585      	b.n	8005c48 <_svfprintf_r+0x7d0>
 800613c:	0800954e 	.word	0x0800954e
 8006140:	0800955f 	.word	0x0800955f
 8006144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006146:	2b65      	cmp	r3, #101	@ 0x65
 8006148:	f340 8234 	ble.w	80065b4 <_svfprintf_r+0x113c>
 800614c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006150:	2200      	movs	r2, #0
 8006152:	2300      	movs	r3, #0
 8006154:	f7fa fc94 	bl	8000a80 <__aeabi_dcmpeq>
 8006158:	2800      	cmp	r0, #0
 800615a:	d069      	beq.n	8006230 <_svfprintf_r+0xdb8>
 800615c:	4b6e      	ldr	r3, [pc, #440]	@ (8006318 <_svfprintf_r+0xea0>)
 800615e:	6023      	str	r3, [r4, #0]
 8006160:	2301      	movs	r3, #1
 8006162:	6063      	str	r3, [r4, #4]
 8006164:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006166:	3301      	adds	r3, #1
 8006168:	932c      	str	r3, [sp, #176]	@ 0xb0
 800616a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800616c:	3301      	adds	r3, #1
 800616e:	2b07      	cmp	r3, #7
 8006170:	932b      	str	r3, [sp, #172]	@ 0xac
 8006172:	dc37      	bgt.n	80061e4 <_svfprintf_r+0xd6c>
 8006174:	3408      	adds	r4, #8
 8006176:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006178:	9a08      	ldr	r2, [sp, #32]
 800617a:	4293      	cmp	r3, r2
 800617c:	db03      	blt.n	8006186 <_svfprintf_r+0xd0e>
 800617e:	f01b 0f01 	tst.w	fp, #1
 8006182:	f43f ad72 	beq.w	8005c6a <_svfprintf_r+0x7f2>
 8006186:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006188:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800618a:	6023      	str	r3, [r4, #0]
 800618c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800618e:	6063      	str	r3, [r4, #4]
 8006190:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006192:	4413      	add	r3, r2
 8006194:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006196:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006198:	3301      	adds	r3, #1
 800619a:	2b07      	cmp	r3, #7
 800619c:	932b      	str	r3, [sp, #172]	@ 0xac
 800619e:	dc2b      	bgt.n	80061f8 <_svfprintf_r+0xd80>
 80061a0:	3408      	adds	r4, #8
 80061a2:	9b08      	ldr	r3, [sp, #32]
 80061a4:	1e5d      	subs	r5, r3, #1
 80061a6:	2d00      	cmp	r5, #0
 80061a8:	f77f ad5f 	ble.w	8005c6a <_svfprintf_r+0x7f2>
 80061ac:	2710      	movs	r7, #16
 80061ae:	4e5b      	ldr	r6, [pc, #364]	@ (800631c <_svfprintf_r+0xea4>)
 80061b0:	2d10      	cmp	r5, #16
 80061b2:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80061b6:	f104 0108 	add.w	r1, r4, #8
 80061ba:	f103 0301 	add.w	r3, r3, #1
 80061be:	6026      	str	r6, [r4, #0]
 80061c0:	dc24      	bgt.n	800620c <_svfprintf_r+0xd94>
 80061c2:	6065      	str	r5, [r4, #4]
 80061c4:	2b07      	cmp	r3, #7
 80061c6:	4415      	add	r5, r2
 80061c8:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80061cc:	f340 828b 	ble.w	80066e6 <_svfprintf_r+0x126e>
 80061d0:	4641      	mov	r1, r8
 80061d2:	9807      	ldr	r0, [sp, #28]
 80061d4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80061d6:	f001 fe39 	bl	8007e4c <__ssprint_r>
 80061da:	2800      	cmp	r0, #0
 80061dc:	f040 82a4 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80061e0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80061e2:	e542      	b.n	8005c6a <_svfprintf_r+0x7f2>
 80061e4:	4641      	mov	r1, r8
 80061e6:	9807      	ldr	r0, [sp, #28]
 80061e8:	aa2a      	add	r2, sp, #168	@ 0xa8
 80061ea:	f001 fe2f 	bl	8007e4c <__ssprint_r>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f040 829a 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80061f4:	ac2d      	add	r4, sp, #180	@ 0xb4
 80061f6:	e7be      	b.n	8006176 <_svfprintf_r+0xcfe>
 80061f8:	4641      	mov	r1, r8
 80061fa:	9807      	ldr	r0, [sp, #28]
 80061fc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80061fe:	f001 fe25 	bl	8007e4c <__ssprint_r>
 8006202:	2800      	cmp	r0, #0
 8006204:	f040 8290 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006208:	ac2d      	add	r4, sp, #180	@ 0xb4
 800620a:	e7ca      	b.n	80061a2 <_svfprintf_r+0xd2a>
 800620c:	3210      	adds	r2, #16
 800620e:	2b07      	cmp	r3, #7
 8006210:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006214:	6067      	str	r7, [r4, #4]
 8006216:	dd08      	ble.n	800622a <_svfprintf_r+0xdb2>
 8006218:	4641      	mov	r1, r8
 800621a:	9807      	ldr	r0, [sp, #28]
 800621c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800621e:	f001 fe15 	bl	8007e4c <__ssprint_r>
 8006222:	2800      	cmp	r0, #0
 8006224:	f040 8280 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006228:	a92d      	add	r1, sp, #180	@ 0xb4
 800622a:	460c      	mov	r4, r1
 800622c:	3d10      	subs	r5, #16
 800622e:	e7bf      	b.n	80061b0 <_svfprintf_r+0xd38>
 8006230:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006232:	2b00      	cmp	r3, #0
 8006234:	dc74      	bgt.n	8006320 <_svfprintf_r+0xea8>
 8006236:	4b38      	ldr	r3, [pc, #224]	@ (8006318 <_svfprintf_r+0xea0>)
 8006238:	6023      	str	r3, [r4, #0]
 800623a:	2301      	movs	r3, #1
 800623c:	6063      	str	r3, [r4, #4]
 800623e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006240:	3301      	adds	r3, #1
 8006242:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006244:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006246:	3301      	adds	r3, #1
 8006248:	2b07      	cmp	r3, #7
 800624a:	932b      	str	r3, [sp, #172]	@ 0xac
 800624c:	dc3d      	bgt.n	80062ca <_svfprintf_r+0xe52>
 800624e:	3408      	adds	r4, #8
 8006250:	9908      	ldr	r1, [sp, #32]
 8006252:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006254:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8006256:	430b      	orrs	r3, r1
 8006258:	f00b 0101 	and.w	r1, fp, #1
 800625c:	430b      	orrs	r3, r1
 800625e:	f43f ad04 	beq.w	8005c6a <_svfprintf_r+0x7f2>
 8006262:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006268:	441a      	add	r2, r3
 800626a:	6063      	str	r3, [r4, #4]
 800626c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800626e:	922c      	str	r2, [sp, #176]	@ 0xb0
 8006270:	3301      	adds	r3, #1
 8006272:	2b07      	cmp	r3, #7
 8006274:	932b      	str	r3, [sp, #172]	@ 0xac
 8006276:	dc32      	bgt.n	80062de <_svfprintf_r+0xe66>
 8006278:	3408      	adds	r4, #8
 800627a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800627c:	2d00      	cmp	r5, #0
 800627e:	da1b      	bge.n	80062b8 <_svfprintf_r+0xe40>
 8006280:	4623      	mov	r3, r4
 8006282:	2710      	movs	r7, #16
 8006284:	4e25      	ldr	r6, [pc, #148]	@ (800631c <_svfprintf_r+0xea4>)
 8006286:	426d      	negs	r5, r5
 8006288:	2d10      	cmp	r5, #16
 800628a:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 800628e:	f104 0408 	add.w	r4, r4, #8
 8006292:	f102 0201 	add.w	r2, r2, #1
 8006296:	601e      	str	r6, [r3, #0]
 8006298:	dc2b      	bgt.n	80062f2 <_svfprintf_r+0xe7a>
 800629a:	605d      	str	r5, [r3, #4]
 800629c:	2a07      	cmp	r2, #7
 800629e:	440d      	add	r5, r1
 80062a0:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 80062a4:	dd08      	ble.n	80062b8 <_svfprintf_r+0xe40>
 80062a6:	4641      	mov	r1, r8
 80062a8:	9807      	ldr	r0, [sp, #28]
 80062aa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80062ac:	f001 fdce 	bl	8007e4c <__ssprint_r>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	f040 8239 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80062b6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80062b8:	9b08      	ldr	r3, [sp, #32]
 80062ba:	9a08      	ldr	r2, [sp, #32]
 80062bc:	6063      	str	r3, [r4, #4]
 80062be:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80062c0:	f8c4 9000 	str.w	r9, [r4]
 80062c4:	4413      	add	r3, r2
 80062c6:	932c      	str	r3, [sp, #176]	@ 0xb0
 80062c8:	e4c8      	b.n	8005c5c <_svfprintf_r+0x7e4>
 80062ca:	4641      	mov	r1, r8
 80062cc:	9807      	ldr	r0, [sp, #28]
 80062ce:	aa2a      	add	r2, sp, #168	@ 0xa8
 80062d0:	f001 fdbc 	bl	8007e4c <__ssprint_r>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	f040 8227 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80062da:	ac2d      	add	r4, sp, #180	@ 0xb4
 80062dc:	e7b8      	b.n	8006250 <_svfprintf_r+0xdd8>
 80062de:	4641      	mov	r1, r8
 80062e0:	9807      	ldr	r0, [sp, #28]
 80062e2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80062e4:	f001 fdb2 	bl	8007e4c <__ssprint_r>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	f040 821d 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80062ee:	ac2d      	add	r4, sp, #180	@ 0xb4
 80062f0:	e7c3      	b.n	800627a <_svfprintf_r+0xe02>
 80062f2:	3110      	adds	r1, #16
 80062f4:	2a07      	cmp	r2, #7
 80062f6:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 80062fa:	605f      	str	r7, [r3, #4]
 80062fc:	dd08      	ble.n	8006310 <_svfprintf_r+0xe98>
 80062fe:	4641      	mov	r1, r8
 8006300:	9807      	ldr	r0, [sp, #28]
 8006302:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006304:	f001 fda2 	bl	8007e4c <__ssprint_r>
 8006308:	2800      	cmp	r0, #0
 800630a:	f040 820d 	bne.w	8006728 <_svfprintf_r+0x12b0>
 800630e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006310:	4623      	mov	r3, r4
 8006312:	3d10      	subs	r5, #16
 8006314:	e7b8      	b.n	8006288 <_svfprintf_r+0xe10>
 8006316:	bf00      	nop
 8006318:	08009570 	.word	0x08009570
 800631c:	08009572 	.word	0x08009572
 8006320:	9b08      	ldr	r3, [sp, #32]
 8006322:	444b      	add	r3, r9
 8006324:	930a      	str	r3, [sp, #40]	@ 0x28
 8006326:	9b08      	ldr	r3, [sp, #32]
 8006328:	42b3      	cmp	r3, r6
 800632a:	bfa8      	it	ge
 800632c:	4633      	movge	r3, r6
 800632e:	2b00      	cmp	r3, #0
 8006330:	461d      	mov	r5, r3
 8006332:	dd0b      	ble.n	800634c <_svfprintf_r+0xed4>
 8006334:	e9c4 9300 	strd	r9, r3, [r4]
 8006338:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800633a:	442b      	add	r3, r5
 800633c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800633e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006340:	3301      	adds	r3, #1
 8006342:	2b07      	cmp	r3, #7
 8006344:	932b      	str	r3, [sp, #172]	@ 0xac
 8006346:	f300 8082 	bgt.w	800644e <_svfprintf_r+0xfd6>
 800634a:	3408      	adds	r4, #8
 800634c:	2d00      	cmp	r5, #0
 800634e:	bfb4      	ite	lt
 8006350:	4635      	movlt	r5, r6
 8006352:	1b75      	subge	r5, r6, r5
 8006354:	2d00      	cmp	r5, #0
 8006356:	dd19      	ble.n	800638c <_svfprintf_r+0xf14>
 8006358:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800635c:	4894      	ldr	r0, [pc, #592]	@ (80065b0 <_svfprintf_r+0x1138>)
 800635e:	2d10      	cmp	r5, #16
 8006360:	f103 0301 	add.w	r3, r3, #1
 8006364:	f104 0108 	add.w	r1, r4, #8
 8006368:	6020      	str	r0, [r4, #0]
 800636a:	dc7a      	bgt.n	8006462 <_svfprintf_r+0xfea>
 800636c:	6065      	str	r5, [r4, #4]
 800636e:	2b07      	cmp	r3, #7
 8006370:	4415      	add	r5, r2
 8006372:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006376:	f340 8087 	ble.w	8006488 <_svfprintf_r+0x1010>
 800637a:	4641      	mov	r1, r8
 800637c:	9807      	ldr	r0, [sp, #28]
 800637e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006380:	f001 fd64 	bl	8007e4c <__ssprint_r>
 8006384:	2800      	cmp	r0, #0
 8006386:	f040 81cf 	bne.w	8006728 <_svfprintf_r+0x12b0>
 800638a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800638c:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 8006390:	444e      	add	r6, r9
 8006392:	d008      	beq.n	80063a6 <_svfprintf_r+0xf2e>
 8006394:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006396:	2b00      	cmp	r3, #0
 8006398:	d178      	bne.n	800648c <_svfprintf_r+0x1014>
 800639a:	2f00      	cmp	r7, #0
 800639c:	d178      	bne.n	8006490 <_svfprintf_r+0x1018>
 800639e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063a0:	429e      	cmp	r6, r3
 80063a2:	bf28      	it	cs
 80063a4:	461e      	movcs	r6, r3
 80063a6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80063a8:	9a08      	ldr	r2, [sp, #32]
 80063aa:	4293      	cmp	r3, r2
 80063ac:	db02      	blt.n	80063b4 <_svfprintf_r+0xf3c>
 80063ae:	f01b 0f01 	tst.w	fp, #1
 80063b2:	d00e      	beq.n	80063d2 <_svfprintf_r+0xf5a>
 80063b4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80063b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80063b8:	6023      	str	r3, [r4, #0]
 80063ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80063bc:	6063      	str	r3, [r4, #4]
 80063be:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80063c0:	4413      	add	r3, r2
 80063c2:	932c      	str	r3, [sp, #176]	@ 0xb0
 80063c4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80063c6:	3301      	adds	r3, #1
 80063c8:	2b07      	cmp	r3, #7
 80063ca:	932b      	str	r3, [sp, #172]	@ 0xac
 80063cc:	f300 80db 	bgt.w	8006586 <_svfprintf_r+0x110e>
 80063d0:	3408      	adds	r4, #8
 80063d2:	9b08      	ldr	r3, [sp, #32]
 80063d4:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 80063d6:	1bdf      	subs	r7, r3, r7
 80063d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063da:	1b9b      	subs	r3, r3, r6
 80063dc:	429f      	cmp	r7, r3
 80063de:	bfa8      	it	ge
 80063e0:	461f      	movge	r7, r3
 80063e2:	2f00      	cmp	r7, #0
 80063e4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80063e6:	dd0a      	ble.n	80063fe <_svfprintf_r+0xf86>
 80063e8:	443b      	add	r3, r7
 80063ea:	932c      	str	r3, [sp, #176]	@ 0xb0
 80063ec:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80063ee:	e9c4 6700 	strd	r6, r7, [r4]
 80063f2:	3301      	adds	r3, #1
 80063f4:	2b07      	cmp	r3, #7
 80063f6:	932b      	str	r3, [sp, #172]	@ 0xac
 80063f8:	f300 80cf 	bgt.w	800659a <_svfprintf_r+0x1122>
 80063fc:	3408      	adds	r4, #8
 80063fe:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8006400:	9b08      	ldr	r3, [sp, #32]
 8006402:	2f00      	cmp	r7, #0
 8006404:	eba3 0505 	sub.w	r5, r3, r5
 8006408:	bfa8      	it	ge
 800640a:	1bed      	subge	r5, r5, r7
 800640c:	2d00      	cmp	r5, #0
 800640e:	f77f ac2c 	ble.w	8005c6a <_svfprintf_r+0x7f2>
 8006412:	2710      	movs	r7, #16
 8006414:	4e66      	ldr	r6, [pc, #408]	@ (80065b0 <_svfprintf_r+0x1138>)
 8006416:	2d10      	cmp	r5, #16
 8006418:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800641c:	f104 0108 	add.w	r1, r4, #8
 8006420:	f103 0301 	add.w	r3, r3, #1
 8006424:	6026      	str	r6, [r4, #0]
 8006426:	f77f aecc 	ble.w	80061c2 <_svfprintf_r+0xd4a>
 800642a:	3210      	adds	r2, #16
 800642c:	2b07      	cmp	r3, #7
 800642e:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006432:	6067      	str	r7, [r4, #4]
 8006434:	dd08      	ble.n	8006448 <_svfprintf_r+0xfd0>
 8006436:	4641      	mov	r1, r8
 8006438:	9807      	ldr	r0, [sp, #28]
 800643a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800643c:	f001 fd06 	bl	8007e4c <__ssprint_r>
 8006440:	2800      	cmp	r0, #0
 8006442:	f040 8171 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006446:	a92d      	add	r1, sp, #180	@ 0xb4
 8006448:	460c      	mov	r4, r1
 800644a:	3d10      	subs	r5, #16
 800644c:	e7e3      	b.n	8006416 <_svfprintf_r+0xf9e>
 800644e:	4641      	mov	r1, r8
 8006450:	9807      	ldr	r0, [sp, #28]
 8006452:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006454:	f001 fcfa 	bl	8007e4c <__ssprint_r>
 8006458:	2800      	cmp	r0, #0
 800645a:	f040 8165 	bne.w	8006728 <_svfprintf_r+0x12b0>
 800645e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006460:	e774      	b.n	800634c <_svfprintf_r+0xed4>
 8006462:	2010      	movs	r0, #16
 8006464:	2b07      	cmp	r3, #7
 8006466:	4402      	add	r2, r0
 8006468:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800646c:	6060      	str	r0, [r4, #4]
 800646e:	dd08      	ble.n	8006482 <_svfprintf_r+0x100a>
 8006470:	4641      	mov	r1, r8
 8006472:	9807      	ldr	r0, [sp, #28]
 8006474:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006476:	f001 fce9 	bl	8007e4c <__ssprint_r>
 800647a:	2800      	cmp	r0, #0
 800647c:	f040 8154 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006480:	a92d      	add	r1, sp, #180	@ 0xb4
 8006482:	460c      	mov	r4, r1
 8006484:	3d10      	subs	r5, #16
 8006486:	e767      	b.n	8006358 <_svfprintf_r+0xee0>
 8006488:	460c      	mov	r4, r1
 800648a:	e77f      	b.n	800638c <_svfprintf_r+0xf14>
 800648c:	2f00      	cmp	r7, #0
 800648e:	d04a      	beq.n	8006526 <_svfprintf_r+0x10ae>
 8006490:	3f01      	subs	r7, #1
 8006492:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006494:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006496:	6023      	str	r3, [r4, #0]
 8006498:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800649a:	6063      	str	r3, [r4, #4]
 800649c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800649e:	4413      	add	r3, r2
 80064a0:	932c      	str	r3, [sp, #176]	@ 0xb0
 80064a2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80064a4:	3301      	adds	r3, #1
 80064a6:	2b07      	cmp	r3, #7
 80064a8:	932b      	str	r3, [sp, #172]	@ 0xac
 80064aa:	dc43      	bgt.n	8006534 <_svfprintf_r+0x10bc>
 80064ac:	3408      	adds	r4, #8
 80064ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064b0:	f893 9000 	ldrb.w	r9, [r3]
 80064b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064b6:	1b9b      	subs	r3, r3, r6
 80064b8:	4599      	cmp	r9, r3
 80064ba:	bfa8      	it	ge
 80064bc:	4699      	movge	r9, r3
 80064be:	f1b9 0f00 	cmp.w	r9, #0
 80064c2:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80064c4:	dd09      	ble.n	80064da <_svfprintf_r+0x1062>
 80064c6:	444b      	add	r3, r9
 80064c8:	932c      	str	r3, [sp, #176]	@ 0xb0
 80064ca:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80064cc:	e9c4 6900 	strd	r6, r9, [r4]
 80064d0:	3301      	adds	r3, #1
 80064d2:	2b07      	cmp	r3, #7
 80064d4:	932b      	str	r3, [sp, #172]	@ 0xac
 80064d6:	dc37      	bgt.n	8006548 <_svfprintf_r+0x10d0>
 80064d8:	3408      	adds	r4, #8
 80064da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064dc:	f1b9 0f00 	cmp.w	r9, #0
 80064e0:	781d      	ldrb	r5, [r3, #0]
 80064e2:	bfa8      	it	ge
 80064e4:	eba5 0509 	subge.w	r5, r5, r9
 80064e8:	2d00      	cmp	r5, #0
 80064ea:	dd18      	ble.n	800651e <_svfprintf_r+0x10a6>
 80064ec:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80064f0:	482f      	ldr	r0, [pc, #188]	@ (80065b0 <_svfprintf_r+0x1138>)
 80064f2:	2d10      	cmp	r5, #16
 80064f4:	f103 0301 	add.w	r3, r3, #1
 80064f8:	f104 0108 	add.w	r1, r4, #8
 80064fc:	6020      	str	r0, [r4, #0]
 80064fe:	dc2d      	bgt.n	800655c <_svfprintf_r+0x10e4>
 8006500:	6065      	str	r5, [r4, #4]
 8006502:	2b07      	cmp	r3, #7
 8006504:	4415      	add	r5, r2
 8006506:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800650a:	dd3a      	ble.n	8006582 <_svfprintf_r+0x110a>
 800650c:	4641      	mov	r1, r8
 800650e:	9807      	ldr	r0, [sp, #28]
 8006510:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006512:	f001 fc9b 	bl	8007e4c <__ssprint_r>
 8006516:	2800      	cmp	r0, #0
 8006518:	f040 8106 	bne.w	8006728 <_svfprintf_r+0x12b0>
 800651c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800651e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	441e      	add	r6, r3
 8006524:	e736      	b.n	8006394 <_svfprintf_r+0xf1c>
 8006526:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006528:	3b01      	subs	r3, #1
 800652a:	930d      	str	r3, [sp, #52]	@ 0x34
 800652c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800652e:	3b01      	subs	r3, #1
 8006530:	930c      	str	r3, [sp, #48]	@ 0x30
 8006532:	e7ae      	b.n	8006492 <_svfprintf_r+0x101a>
 8006534:	4641      	mov	r1, r8
 8006536:	9807      	ldr	r0, [sp, #28]
 8006538:	aa2a      	add	r2, sp, #168	@ 0xa8
 800653a:	f001 fc87 	bl	8007e4c <__ssprint_r>
 800653e:	2800      	cmp	r0, #0
 8006540:	f040 80f2 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006544:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006546:	e7b2      	b.n	80064ae <_svfprintf_r+0x1036>
 8006548:	4641      	mov	r1, r8
 800654a:	9807      	ldr	r0, [sp, #28]
 800654c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800654e:	f001 fc7d 	bl	8007e4c <__ssprint_r>
 8006552:	2800      	cmp	r0, #0
 8006554:	f040 80e8 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006558:	ac2d      	add	r4, sp, #180	@ 0xb4
 800655a:	e7be      	b.n	80064da <_svfprintf_r+0x1062>
 800655c:	2010      	movs	r0, #16
 800655e:	2b07      	cmp	r3, #7
 8006560:	4402      	add	r2, r0
 8006562:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006566:	6060      	str	r0, [r4, #4]
 8006568:	dd08      	ble.n	800657c <_svfprintf_r+0x1104>
 800656a:	4641      	mov	r1, r8
 800656c:	9807      	ldr	r0, [sp, #28]
 800656e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006570:	f001 fc6c 	bl	8007e4c <__ssprint_r>
 8006574:	2800      	cmp	r0, #0
 8006576:	f040 80d7 	bne.w	8006728 <_svfprintf_r+0x12b0>
 800657a:	a92d      	add	r1, sp, #180	@ 0xb4
 800657c:	460c      	mov	r4, r1
 800657e:	3d10      	subs	r5, #16
 8006580:	e7b4      	b.n	80064ec <_svfprintf_r+0x1074>
 8006582:	460c      	mov	r4, r1
 8006584:	e7cb      	b.n	800651e <_svfprintf_r+0x10a6>
 8006586:	4641      	mov	r1, r8
 8006588:	9807      	ldr	r0, [sp, #28]
 800658a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800658c:	f001 fc5e 	bl	8007e4c <__ssprint_r>
 8006590:	2800      	cmp	r0, #0
 8006592:	f040 80c9 	bne.w	8006728 <_svfprintf_r+0x12b0>
 8006596:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006598:	e71b      	b.n	80063d2 <_svfprintf_r+0xf5a>
 800659a:	4641      	mov	r1, r8
 800659c:	9807      	ldr	r0, [sp, #28]
 800659e:	aa2a      	add	r2, sp, #168	@ 0xa8
 80065a0:	f001 fc54 	bl	8007e4c <__ssprint_r>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f040 80bf 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80065aa:	ac2d      	add	r4, sp, #180	@ 0xb4
 80065ac:	e727      	b.n	80063fe <_svfprintf_r+0xf86>
 80065ae:	bf00      	nop
 80065b0:	08009572 	.word	0x08009572
 80065b4:	9908      	ldr	r1, [sp, #32]
 80065b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065b8:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 80065ba:	2901      	cmp	r1, #1
 80065bc:	f103 0301 	add.w	r3, r3, #1
 80065c0:	f102 0201 	add.w	r2, r2, #1
 80065c4:	f104 0508 	add.w	r5, r4, #8
 80065c8:	dc02      	bgt.n	80065d0 <_svfprintf_r+0x1158>
 80065ca:	f01b 0f01 	tst.w	fp, #1
 80065ce:	d07f      	beq.n	80066d0 <_svfprintf_r+0x1258>
 80065d0:	2101      	movs	r1, #1
 80065d2:	2a07      	cmp	r2, #7
 80065d4:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80065d8:	f8c4 9000 	str.w	r9, [r4]
 80065dc:	6061      	str	r1, [r4, #4]
 80065de:	dd08      	ble.n	80065f2 <_svfprintf_r+0x117a>
 80065e0:	4641      	mov	r1, r8
 80065e2:	9807      	ldr	r0, [sp, #28]
 80065e4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80065e6:	f001 fc31 	bl	8007e4c <__ssprint_r>
 80065ea:	2800      	cmp	r0, #0
 80065ec:	f040 809c 	bne.w	8006728 <_svfprintf_r+0x12b0>
 80065f0:	ad2d      	add	r5, sp, #180	@ 0xb4
 80065f2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80065f4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80065f6:	602b      	str	r3, [r5, #0]
 80065f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065fa:	606b      	str	r3, [r5, #4]
 80065fc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80065fe:	4413      	add	r3, r2
 8006600:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006602:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006604:	3301      	adds	r3, #1
 8006606:	2b07      	cmp	r3, #7
 8006608:	932b      	str	r3, [sp, #172]	@ 0xac
 800660a:	dc32      	bgt.n	8006672 <_svfprintf_r+0x11fa>
 800660c:	3508      	adds	r5, #8
 800660e:	9b08      	ldr	r3, [sp, #32]
 8006610:	2200      	movs	r2, #0
 8006612:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006616:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 800661a:	1e5c      	subs	r4, r3, #1
 800661c:	2300      	movs	r3, #0
 800661e:	f7fa fa2f 	bl	8000a80 <__aeabi_dcmpeq>
 8006622:	2800      	cmp	r0, #0
 8006624:	d12e      	bne.n	8006684 <_svfprintf_r+0x120c>
 8006626:	f109 0301 	add.w	r3, r9, #1
 800662a:	e9c5 3400 	strd	r3, r4, [r5]
 800662e:	9b08      	ldr	r3, [sp, #32]
 8006630:	3701      	adds	r7, #1
 8006632:	3e01      	subs	r6, #1
 8006634:	441e      	add	r6, r3
 8006636:	2f07      	cmp	r7, #7
 8006638:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 800663c:	dd51      	ble.n	80066e2 <_svfprintf_r+0x126a>
 800663e:	4641      	mov	r1, r8
 8006640:	9807      	ldr	r0, [sp, #28]
 8006642:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006644:	f001 fc02 	bl	8007e4c <__ssprint_r>
 8006648:	2800      	cmp	r0, #0
 800664a:	d16d      	bne.n	8006728 <_svfprintf_r+0x12b0>
 800664c:	ad2d      	add	r5, sp, #180	@ 0xb4
 800664e:	ab26      	add	r3, sp, #152	@ 0x98
 8006650:	602b      	str	r3, [r5, #0]
 8006652:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006654:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006656:	606b      	str	r3, [r5, #4]
 8006658:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800665a:	4413      	add	r3, r2
 800665c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800665e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006660:	3301      	adds	r3, #1
 8006662:	2b07      	cmp	r3, #7
 8006664:	932b      	str	r3, [sp, #172]	@ 0xac
 8006666:	f73f adb3 	bgt.w	80061d0 <_svfprintf_r+0xd58>
 800666a:	f105 0408 	add.w	r4, r5, #8
 800666e:	f7ff bafc 	b.w	8005c6a <_svfprintf_r+0x7f2>
 8006672:	4641      	mov	r1, r8
 8006674:	9807      	ldr	r0, [sp, #28]
 8006676:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006678:	f001 fbe8 	bl	8007e4c <__ssprint_r>
 800667c:	2800      	cmp	r0, #0
 800667e:	d153      	bne.n	8006728 <_svfprintf_r+0x12b0>
 8006680:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006682:	e7c4      	b.n	800660e <_svfprintf_r+0x1196>
 8006684:	9b08      	ldr	r3, [sp, #32]
 8006686:	2b01      	cmp	r3, #1
 8006688:	dde1      	ble.n	800664e <_svfprintf_r+0x11d6>
 800668a:	2710      	movs	r7, #16
 800668c:	4e56      	ldr	r6, [pc, #344]	@ (80067e8 <_svfprintf_r+0x1370>)
 800668e:	2c10      	cmp	r4, #16
 8006690:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006694:	f105 0108 	add.w	r1, r5, #8
 8006698:	f103 0301 	add.w	r3, r3, #1
 800669c:	602e      	str	r6, [r5, #0]
 800669e:	dc07      	bgt.n	80066b0 <_svfprintf_r+0x1238>
 80066a0:	606c      	str	r4, [r5, #4]
 80066a2:	2b07      	cmp	r3, #7
 80066a4:	4414      	add	r4, r2
 80066a6:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 80066aa:	dcc8      	bgt.n	800663e <_svfprintf_r+0x11c6>
 80066ac:	460d      	mov	r5, r1
 80066ae:	e7ce      	b.n	800664e <_svfprintf_r+0x11d6>
 80066b0:	3210      	adds	r2, #16
 80066b2:	2b07      	cmp	r3, #7
 80066b4:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80066b8:	606f      	str	r7, [r5, #4]
 80066ba:	dd06      	ble.n	80066ca <_svfprintf_r+0x1252>
 80066bc:	4641      	mov	r1, r8
 80066be:	9807      	ldr	r0, [sp, #28]
 80066c0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80066c2:	f001 fbc3 	bl	8007e4c <__ssprint_r>
 80066c6:	bb78      	cbnz	r0, 8006728 <_svfprintf_r+0x12b0>
 80066c8:	a92d      	add	r1, sp, #180	@ 0xb4
 80066ca:	460d      	mov	r5, r1
 80066cc:	3c10      	subs	r4, #16
 80066ce:	e7de      	b.n	800668e <_svfprintf_r+0x1216>
 80066d0:	2101      	movs	r1, #1
 80066d2:	2a07      	cmp	r2, #7
 80066d4:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80066d8:	f8c4 9000 	str.w	r9, [r4]
 80066dc:	6061      	str	r1, [r4, #4]
 80066de:	ddb6      	ble.n	800664e <_svfprintf_r+0x11d6>
 80066e0:	e7ad      	b.n	800663e <_svfprintf_r+0x11c6>
 80066e2:	3508      	adds	r5, #8
 80066e4:	e7b3      	b.n	800664e <_svfprintf_r+0x11d6>
 80066e6:	460c      	mov	r4, r1
 80066e8:	f7ff babf 	b.w	8005c6a <_svfprintf_r+0x7f2>
 80066ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80066ee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80066f0:	1a9d      	subs	r5, r3, r2
 80066f2:	2d00      	cmp	r5, #0
 80066f4:	f77f aabd 	ble.w	8005c72 <_svfprintf_r+0x7fa>
 80066f8:	2710      	movs	r7, #16
 80066fa:	4e3c      	ldr	r6, [pc, #240]	@ (80067ec <_svfprintf_r+0x1374>)
 80066fc:	2d10      	cmp	r5, #16
 80066fe:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006702:	6026      	str	r6, [r4, #0]
 8006704:	f103 0301 	add.w	r3, r3, #1
 8006708:	dc18      	bgt.n	800673c <_svfprintf_r+0x12c4>
 800670a:	442a      	add	r2, r5
 800670c:	2b07      	cmp	r3, #7
 800670e:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006712:	6065      	str	r5, [r4, #4]
 8006714:	f77f aaad 	ble.w	8005c72 <_svfprintf_r+0x7fa>
 8006718:	4641      	mov	r1, r8
 800671a:	9807      	ldr	r0, [sp, #28]
 800671c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800671e:	f001 fb95 	bl	8007e4c <__ssprint_r>
 8006722:	2800      	cmp	r0, #0
 8006724:	f43f aaa5 	beq.w	8005c72 <_svfprintf_r+0x7fa>
 8006728:	f1ba 0f00 	cmp.w	sl, #0
 800672c:	f43f a8b5 	beq.w	800589a <_svfprintf_r+0x422>
 8006730:	4651      	mov	r1, sl
 8006732:	9807      	ldr	r0, [sp, #28]
 8006734:	f7fe fb9a 	bl	8004e6c <_free_r>
 8006738:	f7ff b8af 	b.w	800589a <_svfprintf_r+0x422>
 800673c:	3210      	adds	r2, #16
 800673e:	2b07      	cmp	r3, #7
 8006740:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006744:	6067      	str	r7, [r4, #4]
 8006746:	dc02      	bgt.n	800674e <_svfprintf_r+0x12d6>
 8006748:	3408      	adds	r4, #8
 800674a:	3d10      	subs	r5, #16
 800674c:	e7d6      	b.n	80066fc <_svfprintf_r+0x1284>
 800674e:	4641      	mov	r1, r8
 8006750:	9807      	ldr	r0, [sp, #28]
 8006752:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006754:	f001 fb7a 	bl	8007e4c <__ssprint_r>
 8006758:	2800      	cmp	r0, #0
 800675a:	d1e5      	bne.n	8006728 <_svfprintf_r+0x12b0>
 800675c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800675e:	e7f4      	b.n	800674a <_svfprintf_r+0x12d2>
 8006760:	4651      	mov	r1, sl
 8006762:	9807      	ldr	r0, [sp, #28]
 8006764:	f7fe fb82 	bl	8004e6c <_free_r>
 8006768:	f7ff ba9b 	b.w	8005ca2 <_svfprintf_r+0x82a>
 800676c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800676e:	2b00      	cmp	r3, #0
 8006770:	f43f a893 	beq.w	800589a <_svfprintf_r+0x422>
 8006774:	4641      	mov	r1, r8
 8006776:	9807      	ldr	r0, [sp, #28]
 8006778:	aa2a      	add	r2, sp, #168	@ 0xa8
 800677a:	f001 fb67 	bl	8007e4c <__ssprint_r>
 800677e:	f7ff b88c 	b.w	800589a <_svfprintf_r+0x422>
 8006782:	ea56 0207 	orrs.w	r2, r6, r7
 8006786:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800678a:	f43f ab8d 	beq.w	8005ea8 <_svfprintf_r+0xa30>
 800678e:	2b01      	cmp	r3, #1
 8006790:	f43f ac0c 	beq.w	8005fac <_svfprintf_r+0xb34>
 8006794:	2b02      	cmp	r3, #2
 8006796:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 800679a:	f43f ac53 	beq.w	8006044 <_svfprintf_r+0xbcc>
 800679e:	f006 0307 	and.w	r3, r6, #7
 80067a2:	08f6      	lsrs	r6, r6, #3
 80067a4:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80067a8:	08ff      	lsrs	r7, r7, #3
 80067aa:	3330      	adds	r3, #48	@ 0x30
 80067ac:	ea56 0107 	orrs.w	r1, r6, r7
 80067b0:	464a      	mov	r2, r9
 80067b2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80067b6:	d1f2      	bne.n	800679e <_svfprintf_r+0x1326>
 80067b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80067ba:	07c9      	lsls	r1, r1, #31
 80067bc:	d506      	bpl.n	80067cc <_svfprintf_r+0x1354>
 80067be:	2b30      	cmp	r3, #48	@ 0x30
 80067c0:	d004      	beq.n	80067cc <_svfprintf_r+0x1354>
 80067c2:	2330      	movs	r3, #48	@ 0x30
 80067c4:	f809 3c01 	strb.w	r3, [r9, #-1]
 80067c8:	f1a2 0902 	sub.w	r9, r2, #2
 80067cc:	f04f 0a00 	mov.w	sl, #0
 80067d0:	ab56      	add	r3, sp, #344	@ 0x158
 80067d2:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 80067d6:	9514      	str	r5, [sp, #80]	@ 0x50
 80067d8:	eba3 0509 	sub.w	r5, r3, r9
 80067dc:	4657      	mov	r7, sl
 80067de:	4656      	mov	r6, sl
 80067e0:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 80067e4:	f7ff b990 	b.w	8005b08 <_svfprintf_r+0x690>
 80067e8:	08009572 	.word	0x08009572
 80067ec:	08009582 	.word	0x08009582

080067f0 <_fclose_r>:
 80067f0:	b570      	push	{r4, r5, r6, lr}
 80067f2:	4605      	mov	r5, r0
 80067f4:	460c      	mov	r4, r1
 80067f6:	b1b1      	cbz	r1, 8006826 <_fclose_r+0x36>
 80067f8:	b118      	cbz	r0, 8006802 <_fclose_r+0x12>
 80067fa:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80067fc:	b90b      	cbnz	r3, 8006802 <_fclose_r+0x12>
 80067fe:	f7fe f9b9 	bl	8004b74 <__sinit>
 8006802:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006804:	07de      	lsls	r6, r3, #31
 8006806:	d405      	bmi.n	8006814 <_fclose_r+0x24>
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	0598      	lsls	r0, r3, #22
 800680c:	d402      	bmi.n	8006814 <_fclose_r+0x24>
 800680e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006810:	f7fe fac4 	bl	8004d9c <__retarget_lock_acquire_recursive>
 8006814:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006818:	b943      	cbnz	r3, 800682c <_fclose_r+0x3c>
 800681a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800681c:	07d9      	lsls	r1, r3, #31
 800681e:	d402      	bmi.n	8006826 <_fclose_r+0x36>
 8006820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006822:	f7fe fabc 	bl	8004d9e <__retarget_lock_release_recursive>
 8006826:	2600      	movs	r6, #0
 8006828:	4630      	mov	r0, r6
 800682a:	bd70      	pop	{r4, r5, r6, pc}
 800682c:	4621      	mov	r1, r4
 800682e:	4628      	mov	r0, r5
 8006830:	f000 f834 	bl	800689c <__sflush_r>
 8006834:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006836:	4606      	mov	r6, r0
 8006838:	b133      	cbz	r3, 8006848 <_fclose_r+0x58>
 800683a:	4628      	mov	r0, r5
 800683c:	69e1      	ldr	r1, [r4, #28]
 800683e:	4798      	blx	r3
 8006840:	2800      	cmp	r0, #0
 8006842:	bfb8      	it	lt
 8006844:	f04f 36ff 	movlt.w	r6, #4294967295
 8006848:	89a3      	ldrh	r3, [r4, #12]
 800684a:	061a      	lsls	r2, r3, #24
 800684c:	d503      	bpl.n	8006856 <_fclose_r+0x66>
 800684e:	4628      	mov	r0, r5
 8006850:	6921      	ldr	r1, [r4, #16]
 8006852:	f7fe fb0b 	bl	8004e6c <_free_r>
 8006856:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006858:	b141      	cbz	r1, 800686c <_fclose_r+0x7c>
 800685a:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800685e:	4299      	cmp	r1, r3
 8006860:	d002      	beq.n	8006868 <_fclose_r+0x78>
 8006862:	4628      	mov	r0, r5
 8006864:	f7fe fb02 	bl	8004e6c <_free_r>
 8006868:	2300      	movs	r3, #0
 800686a:	6323      	str	r3, [r4, #48]	@ 0x30
 800686c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800686e:	b121      	cbz	r1, 800687a <_fclose_r+0x8a>
 8006870:	4628      	mov	r0, r5
 8006872:	f7fe fafb 	bl	8004e6c <_free_r>
 8006876:	2300      	movs	r3, #0
 8006878:	6463      	str	r3, [r4, #68]	@ 0x44
 800687a:	f7fe f96f 	bl	8004b5c <__sfp_lock_acquire>
 800687e:	2300      	movs	r3, #0
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006884:	07db      	lsls	r3, r3, #31
 8006886:	d402      	bmi.n	800688e <_fclose_r+0x9e>
 8006888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800688a:	f7fe fa88 	bl	8004d9e <__retarget_lock_release_recursive>
 800688e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006890:	f7fe fa83 	bl	8004d9a <__retarget_lock_close_recursive>
 8006894:	f7fe f968 	bl	8004b68 <__sfp_lock_release>
 8006898:	e7c6      	b.n	8006828 <_fclose_r+0x38>
	...

0800689c <__sflush_r>:
 800689c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689e:	4605      	mov	r5, r0
 80068a0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80068a4:	460c      	mov	r4, r1
 80068a6:	0706      	lsls	r6, r0, #28
 80068a8:	d457      	bmi.n	800695a <__sflush_r+0xbe>
 80068aa:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 80068ae:	818b      	strh	r3, [r1, #12]
 80068b0:	684b      	ldr	r3, [r1, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	dc02      	bgt.n	80068bc <__sflush_r+0x20>
 80068b6:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	dd4c      	ble.n	8006956 <__sflush_r+0xba>
 80068bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80068be:	2e00      	cmp	r6, #0
 80068c0:	d049      	beq.n	8006956 <__sflush_r+0xba>
 80068c2:	2300      	movs	r3, #0
 80068c4:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 80068c8:	682f      	ldr	r7, [r5, #0]
 80068ca:	69e1      	ldr	r1, [r4, #28]
 80068cc:	602b      	str	r3, [r5, #0]
 80068ce:	d034      	beq.n	800693a <__sflush_r+0x9e>
 80068d0:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80068d2:	89a3      	ldrh	r3, [r4, #12]
 80068d4:	0759      	lsls	r1, r3, #29
 80068d6:	d505      	bpl.n	80068e4 <__sflush_r+0x48>
 80068d8:	6863      	ldr	r3, [r4, #4]
 80068da:	1ad2      	subs	r2, r2, r3
 80068dc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80068de:	b10b      	cbz	r3, 80068e4 <__sflush_r+0x48>
 80068e0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80068e2:	1ad2      	subs	r2, r2, r3
 80068e4:	2300      	movs	r3, #0
 80068e6:	4628      	mov	r0, r5
 80068e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80068ea:	69e1      	ldr	r1, [r4, #28]
 80068ec:	47b0      	blx	r6
 80068ee:	1c43      	adds	r3, r0, #1
 80068f0:	d106      	bne.n	8006900 <__sflush_r+0x64>
 80068f2:	682a      	ldr	r2, [r5, #0]
 80068f4:	2a1d      	cmp	r2, #29
 80068f6:	d847      	bhi.n	8006988 <__sflush_r+0xec>
 80068f8:	4b29      	ldr	r3, [pc, #164]	@ (80069a0 <__sflush_r+0x104>)
 80068fa:	4113      	asrs	r3, r2
 80068fc:	07de      	lsls	r6, r3, #31
 80068fe:	d443      	bmi.n	8006988 <__sflush_r+0xec>
 8006900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006904:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006908:	81a2      	strh	r2, [r4, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	6062      	str	r2, [r4, #4]
 800690e:	6922      	ldr	r2, [r4, #16]
 8006910:	04d9      	lsls	r1, r3, #19
 8006912:	6022      	str	r2, [r4, #0]
 8006914:	d504      	bpl.n	8006920 <__sflush_r+0x84>
 8006916:	1c42      	adds	r2, r0, #1
 8006918:	d101      	bne.n	800691e <__sflush_r+0x82>
 800691a:	682b      	ldr	r3, [r5, #0]
 800691c:	b903      	cbnz	r3, 8006920 <__sflush_r+0x84>
 800691e:	6520      	str	r0, [r4, #80]	@ 0x50
 8006920:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006922:	602f      	str	r7, [r5, #0]
 8006924:	b1b9      	cbz	r1, 8006956 <__sflush_r+0xba>
 8006926:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800692a:	4299      	cmp	r1, r3
 800692c:	d002      	beq.n	8006934 <__sflush_r+0x98>
 800692e:	4628      	mov	r0, r5
 8006930:	f7fe fa9c 	bl	8004e6c <_free_r>
 8006934:	2300      	movs	r3, #0
 8006936:	6323      	str	r3, [r4, #48]	@ 0x30
 8006938:	e00d      	b.n	8006956 <__sflush_r+0xba>
 800693a:	2301      	movs	r3, #1
 800693c:	4628      	mov	r0, r5
 800693e:	47b0      	blx	r6
 8006940:	4602      	mov	r2, r0
 8006942:	1c50      	adds	r0, r2, #1
 8006944:	d1c5      	bne.n	80068d2 <__sflush_r+0x36>
 8006946:	682b      	ldr	r3, [r5, #0]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0c2      	beq.n	80068d2 <__sflush_r+0x36>
 800694c:	2b1d      	cmp	r3, #29
 800694e:	d001      	beq.n	8006954 <__sflush_r+0xb8>
 8006950:	2b16      	cmp	r3, #22
 8006952:	d119      	bne.n	8006988 <__sflush_r+0xec>
 8006954:	602f      	str	r7, [r5, #0]
 8006956:	2000      	movs	r0, #0
 8006958:	e01d      	b.n	8006996 <__sflush_r+0xfa>
 800695a:	690f      	ldr	r7, [r1, #16]
 800695c:	2f00      	cmp	r7, #0
 800695e:	d0fa      	beq.n	8006956 <__sflush_r+0xba>
 8006960:	0783      	lsls	r3, r0, #30
 8006962:	bf18      	it	ne
 8006964:	2300      	movne	r3, #0
 8006966:	680e      	ldr	r6, [r1, #0]
 8006968:	bf08      	it	eq
 800696a:	694b      	ldreq	r3, [r1, #20]
 800696c:	1bf6      	subs	r6, r6, r7
 800696e:	600f      	str	r7, [r1, #0]
 8006970:	608b      	str	r3, [r1, #8]
 8006972:	2e00      	cmp	r6, #0
 8006974:	ddef      	ble.n	8006956 <__sflush_r+0xba>
 8006976:	4633      	mov	r3, r6
 8006978:	463a      	mov	r2, r7
 800697a:	4628      	mov	r0, r5
 800697c:	69e1      	ldr	r1, [r4, #28]
 800697e:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 8006982:	47e0      	blx	ip
 8006984:	2800      	cmp	r0, #0
 8006986:	dc07      	bgt.n	8006998 <__sflush_r+0xfc>
 8006988:	f04f 30ff 	mov.w	r0, #4294967295
 800698c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006990:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006994:	81a3      	strh	r3, [r4, #12]
 8006996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006998:	4407      	add	r7, r0
 800699a:	1a36      	subs	r6, r6, r0
 800699c:	e7e9      	b.n	8006972 <__sflush_r+0xd6>
 800699e:	bf00      	nop
 80069a0:	dfbffffe 	.word	0xdfbffffe

080069a4 <_fflush_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	460c      	mov	r4, r1
 80069a8:	4605      	mov	r5, r0
 80069aa:	b118      	cbz	r0, 80069b4 <_fflush_r+0x10>
 80069ac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80069ae:	b90b      	cbnz	r3, 80069b4 <_fflush_r+0x10>
 80069b0:	f7fe f8e0 	bl	8004b74 <__sinit>
 80069b4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80069b8:	b1b8      	cbz	r0, 80069ea <_fflush_r+0x46>
 80069ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069bc:	07db      	lsls	r3, r3, #31
 80069be:	d404      	bmi.n	80069ca <_fflush_r+0x26>
 80069c0:	0581      	lsls	r1, r0, #22
 80069c2:	d402      	bmi.n	80069ca <_fflush_r+0x26>
 80069c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069c6:	f7fe f9e9 	bl	8004d9c <__retarget_lock_acquire_recursive>
 80069ca:	4628      	mov	r0, r5
 80069cc:	4621      	mov	r1, r4
 80069ce:	f7ff ff65 	bl	800689c <__sflush_r>
 80069d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069d4:	4605      	mov	r5, r0
 80069d6:	07da      	lsls	r2, r3, #31
 80069d8:	d405      	bmi.n	80069e6 <_fflush_r+0x42>
 80069da:	89a3      	ldrh	r3, [r4, #12]
 80069dc:	059b      	lsls	r3, r3, #22
 80069de:	d402      	bmi.n	80069e6 <_fflush_r+0x42>
 80069e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069e2:	f7fe f9dc 	bl	8004d9e <__retarget_lock_release_recursive>
 80069e6:	4628      	mov	r0, r5
 80069e8:	bd38      	pop	{r3, r4, r5, pc}
 80069ea:	4605      	mov	r5, r0
 80069ec:	e7fb      	b.n	80069e6 <_fflush_r+0x42>

080069ee <strncpy>:
 80069ee:	4603      	mov	r3, r0
 80069f0:	b510      	push	{r4, lr}
 80069f2:	3901      	subs	r1, #1
 80069f4:	b132      	cbz	r2, 8006a04 <strncpy+0x16>
 80069f6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80069fa:	3a01      	subs	r2, #1
 80069fc:	f803 4b01 	strb.w	r4, [r3], #1
 8006a00:	2c00      	cmp	r4, #0
 8006a02:	d1f7      	bne.n	80069f4 <strncpy+0x6>
 8006a04:	2100      	movs	r1, #0
 8006a06:	441a      	add	r2, r3
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d100      	bne.n	8006a0e <strncpy+0x20>
 8006a0c:	bd10      	pop	{r4, pc}
 8006a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a12:	e7f9      	b.n	8006a08 <strncpy+0x1a>

08006a14 <_localeconv_r>:
 8006a14:	4800      	ldr	r0, [pc, #0]	@ (8006a18 <_localeconv_r+0x4>)
 8006a16:	4770      	bx	lr
 8006a18:	2000067c 	.word	0x2000067c

08006a1c <_sbrk_r>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	2300      	movs	r3, #0
 8006a20:	4d05      	ldr	r5, [pc, #20]	@ (8006a38 <_sbrk_r+0x1c>)
 8006a22:	4604      	mov	r4, r0
 8006a24:	4608      	mov	r0, r1
 8006a26:	602b      	str	r3, [r5, #0]
 8006a28:	f7fb ff48 	bl	80028bc <_sbrk>
 8006a2c:	1c43      	adds	r3, r0, #1
 8006a2e:	d102      	bne.n	8006a36 <_sbrk_r+0x1a>
 8006a30:	682b      	ldr	r3, [r5, #0]
 8006a32:	b103      	cbz	r3, 8006a36 <_sbrk_r+0x1a>
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	bd38      	pop	{r3, r4, r5, pc}
 8006a38:	200009b0 	.word	0x200009b0

08006a3c <__libc_fini_array>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	4d07      	ldr	r5, [pc, #28]	@ (8006a5c <__libc_fini_array+0x20>)
 8006a40:	4c07      	ldr	r4, [pc, #28]	@ (8006a60 <__libc_fini_array+0x24>)
 8006a42:	1b64      	subs	r4, r4, r5
 8006a44:	10a4      	asrs	r4, r4, #2
 8006a46:	b91c      	cbnz	r4, 8006a50 <__libc_fini_array+0x14>
 8006a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a4c:	f002 bd1c 	b.w	8009488 <_fini>
 8006a50:	3c01      	subs	r4, #1
 8006a52:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006a56:	4798      	blx	r3
 8006a58:	e7f5      	b.n	8006a46 <__libc_fini_array+0xa>
 8006a5a:	bf00      	nop
 8006a5c:	080098d8 	.word	0x080098d8
 8006a60:	080098dc 	.word	0x080098dc

08006a64 <sysconf>:
 8006a64:	2808      	cmp	r0, #8
 8006a66:	b508      	push	{r3, lr}
 8006a68:	d006      	beq.n	8006a78 <sysconf+0x14>
 8006a6a:	f7fe f96b 	bl	8004d44 <__errno>
 8006a6e:	2316      	movs	r3, #22
 8006a70:	6003      	str	r3, [r0, #0]
 8006a72:	f04f 30ff 	mov.w	r0, #4294967295
 8006a76:	bd08      	pop	{r3, pc}
 8006a78:	2080      	movs	r0, #128	@ 0x80
 8006a7a:	e7fc      	b.n	8006a76 <sysconf+0x12>

08006a7c <memchr>:
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	b510      	push	{r4, lr}
 8006a80:	b2c9      	uxtb	r1, r1
 8006a82:	4402      	add	r2, r0
 8006a84:	4293      	cmp	r3, r2
 8006a86:	4618      	mov	r0, r3
 8006a88:	d101      	bne.n	8006a8e <memchr+0x12>
 8006a8a:	2000      	movs	r0, #0
 8006a8c:	e003      	b.n	8006a96 <memchr+0x1a>
 8006a8e:	7804      	ldrb	r4, [r0, #0]
 8006a90:	3301      	adds	r3, #1
 8006a92:	428c      	cmp	r4, r1
 8006a94:	d1f6      	bne.n	8006a84 <memchr+0x8>
 8006a96:	bd10      	pop	{r4, pc}

08006a98 <frexp>:
 8006a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9a:	4617      	mov	r7, r2
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	603a      	str	r2, [r7, #0]
 8006aa0:	4a14      	ldr	r2, [pc, #80]	@ (8006af4 <frexp+0x5c>)
 8006aa2:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8006aa6:	4296      	cmp	r6, r2
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	460d      	mov	r5, r1
 8006aac:	460b      	mov	r3, r1
 8006aae:	d81e      	bhi.n	8006aee <frexp+0x56>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	4332      	orrs	r2, r6
 8006ab4:	d01b      	beq.n	8006aee <frexp+0x56>
 8006ab6:	4a10      	ldr	r2, [pc, #64]	@ (8006af8 <frexp+0x60>)
 8006ab8:	400a      	ands	r2, r1
 8006aba:	b952      	cbnz	r2, 8006ad2 <frexp+0x3a>
 8006abc:	2200      	movs	r2, #0
 8006abe:	4b0f      	ldr	r3, [pc, #60]	@ (8006afc <frexp+0x64>)
 8006ac0:	f7f9 fd76 	bl	80005b0 <__aeabi_dmul>
 8006ac4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8006ac8:	4604      	mov	r4, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8006ad0:	603a      	str	r2, [r7, #0]
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	1536      	asrs	r6, r6, #20
 8006ad6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006ada:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 8006ade:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006ae2:	4432      	add	r2, r6
 8006ae4:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8006ae8:	603a      	str	r2, [r7, #0]
 8006aea:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 8006aee:	4620      	mov	r0, r4
 8006af0:	4629      	mov	r1, r5
 8006af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006af4:	7fefffff 	.word	0x7fefffff
 8006af8:	7ff00000 	.word	0x7ff00000
 8006afc:	43500000 	.word	0x43500000

08006b00 <__register_exitproc>:
 8006b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b04:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8006b74 <__register_exitproc+0x74>
 8006b08:	4606      	mov	r6, r0
 8006b0a:	f8da 0000 	ldr.w	r0, [sl]
 8006b0e:	4698      	mov	r8, r3
 8006b10:	460f      	mov	r7, r1
 8006b12:	4691      	mov	r9, r2
 8006b14:	f7fe f942 	bl	8004d9c <__retarget_lock_acquire_recursive>
 8006b18:	4b17      	ldr	r3, [pc, #92]	@ (8006b78 <__register_exitproc+0x78>)
 8006b1a:	681c      	ldr	r4, [r3, #0]
 8006b1c:	b90c      	cbnz	r4, 8006b22 <__register_exitproc+0x22>
 8006b1e:	4c17      	ldr	r4, [pc, #92]	@ (8006b7c <__register_exitproc+0x7c>)
 8006b20:	601c      	str	r4, [r3, #0]
 8006b22:	6865      	ldr	r5, [r4, #4]
 8006b24:	f8da 0000 	ldr.w	r0, [sl]
 8006b28:	2d1f      	cmp	r5, #31
 8006b2a:	dd05      	ble.n	8006b38 <__register_exitproc+0x38>
 8006b2c:	f7fe f937 	bl	8004d9e <__retarget_lock_release_recursive>
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b38:	b19e      	cbz	r6, 8006b62 <__register_exitproc+0x62>
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8006b40:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8006b44:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8006b48:	40aa      	lsls	r2, r5
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8006b50:	2e02      	cmp	r6, #2
 8006b52:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8006b56:	bf02      	ittt	eq
 8006b58:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8006b5c:	4313      	orreq	r3, r2
 8006b5e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8006b62:	1c6b      	adds	r3, r5, #1
 8006b64:	3502      	adds	r5, #2
 8006b66:	6063      	str	r3, [r4, #4]
 8006b68:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8006b6c:	f7fe f917 	bl	8004d9e <__retarget_lock_release_recursive>
 8006b70:	2000      	movs	r0, #0
 8006b72:	e7df      	b.n	8006b34 <__register_exitproc+0x34>
 8006b74:	20000178 	.word	0x20000178
 8006b78:	200009b8 	.word	0x200009b8
 8006b7c:	200009f0 	.word	0x200009f0

08006b80 <quorem>:
 8006b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	6903      	ldr	r3, [r0, #16]
 8006b86:	690c      	ldr	r4, [r1, #16]
 8006b88:	4607      	mov	r7, r0
 8006b8a:	42a3      	cmp	r3, r4
 8006b8c:	db7e      	blt.n	8006c8c <quorem+0x10c>
 8006b8e:	3c01      	subs	r4, #1
 8006b90:	00a3      	lsls	r3, r4, #2
 8006b92:	f100 0514 	add.w	r5, r0, #20
 8006b96:	f101 0814 	add.w	r8, r1, #20
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ba6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006baa:	3301      	adds	r3, #1
 8006bac:	429a      	cmp	r2, r3
 8006bae:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bb2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bb6:	d32e      	bcc.n	8006c16 <quorem+0x96>
 8006bb8:	f04f 0a00 	mov.w	sl, #0
 8006bbc:	46c4      	mov	ip, r8
 8006bbe:	46ae      	mov	lr, r5
 8006bc0:	46d3      	mov	fp, sl
 8006bc2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bc6:	b298      	uxth	r0, r3
 8006bc8:	fb06 a000 	mla	r0, r6, r0, sl
 8006bcc:	0c1b      	lsrs	r3, r3, #16
 8006bce:	0c02      	lsrs	r2, r0, #16
 8006bd0:	fb06 2303 	mla	r3, r6, r3, r2
 8006bd4:	f8de 2000 	ldr.w	r2, [lr]
 8006bd8:	b280      	uxth	r0, r0
 8006bda:	b292      	uxth	r2, r2
 8006bdc:	1a12      	subs	r2, r2, r0
 8006bde:	445a      	add	r2, fp
 8006be0:	f8de 0000 	ldr.w	r0, [lr]
 8006be4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006bf2:	b292      	uxth	r2, r2
 8006bf4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006bf8:	45e1      	cmp	r9, ip
 8006bfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bfe:	f84e 2b04 	str.w	r2, [lr], #4
 8006c02:	d2de      	bcs.n	8006bc2 <quorem+0x42>
 8006c04:	9b00      	ldr	r3, [sp, #0]
 8006c06:	58eb      	ldr	r3, [r5, r3]
 8006c08:	b92b      	cbnz	r3, 8006c16 <quorem+0x96>
 8006c0a:	9b01      	ldr	r3, [sp, #4]
 8006c0c:	3b04      	subs	r3, #4
 8006c0e:	429d      	cmp	r5, r3
 8006c10:	461a      	mov	r2, r3
 8006c12:	d32f      	bcc.n	8006c74 <quorem+0xf4>
 8006c14:	613c      	str	r4, [r7, #16]
 8006c16:	4638      	mov	r0, r7
 8006c18:	f001 f810 	bl	8007c3c <__mcmp>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	db25      	blt.n	8006c6c <quorem+0xec>
 8006c20:	4629      	mov	r1, r5
 8006c22:	2000      	movs	r0, #0
 8006c24:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c28:	f8d1 c000 	ldr.w	ip, [r1]
 8006c2c:	fa1f fe82 	uxth.w	lr, r2
 8006c30:	fa1f f38c 	uxth.w	r3, ip
 8006c34:	eba3 030e 	sub.w	r3, r3, lr
 8006c38:	4403      	add	r3, r0
 8006c3a:	0c12      	lsrs	r2, r2, #16
 8006c3c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c40:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c4a:	45c1      	cmp	r9, r8
 8006c4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c50:	f841 3b04 	str.w	r3, [r1], #4
 8006c54:	d2e6      	bcs.n	8006c24 <quorem+0xa4>
 8006c56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c5e:	b922      	cbnz	r2, 8006c6a <quorem+0xea>
 8006c60:	3b04      	subs	r3, #4
 8006c62:	429d      	cmp	r5, r3
 8006c64:	461a      	mov	r2, r3
 8006c66:	d30b      	bcc.n	8006c80 <quorem+0x100>
 8006c68:	613c      	str	r4, [r7, #16]
 8006c6a:	3601      	adds	r6, #1
 8006c6c:	4630      	mov	r0, r6
 8006c6e:	b003      	add	sp, #12
 8006c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c74:	6812      	ldr	r2, [r2, #0]
 8006c76:	3b04      	subs	r3, #4
 8006c78:	2a00      	cmp	r2, #0
 8006c7a:	d1cb      	bne.n	8006c14 <quorem+0x94>
 8006c7c:	3c01      	subs	r4, #1
 8006c7e:	e7c6      	b.n	8006c0e <quorem+0x8e>
 8006c80:	6812      	ldr	r2, [r2, #0]
 8006c82:	3b04      	subs	r3, #4
 8006c84:	2a00      	cmp	r2, #0
 8006c86:	d1ef      	bne.n	8006c68 <quorem+0xe8>
 8006c88:	3c01      	subs	r4, #1
 8006c8a:	e7ea      	b.n	8006c62 <quorem+0xe2>
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	e7ee      	b.n	8006c6e <quorem+0xee>

08006c90 <_dtoa_r>:
 8006c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c94:	4614      	mov	r4, r2
 8006c96:	461d      	mov	r5, r3
 8006c98:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8006c9a:	b097      	sub	sp, #92	@ 0x5c
 8006c9c:	4683      	mov	fp, r0
 8006c9e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006ca2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006ca4:	b149      	cbz	r1, 8006cba <_dtoa_r+0x2a>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006caa:	4093      	lsls	r3, r2
 8006cac:	608b      	str	r3, [r1, #8]
 8006cae:	604a      	str	r2, [r1, #4]
 8006cb0:	f000 fdbf 	bl	8007832 <_Bfree>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8006cba:	1e2b      	subs	r3, r5, #0
 8006cbc:	bfaf      	iteee	ge
 8006cbe:	2300      	movge	r3, #0
 8006cc0:	2201      	movlt	r2, #1
 8006cc2:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006cc6:	9303      	strlt	r3, [sp, #12]
 8006cc8:	bfa8      	it	ge
 8006cca:	6033      	strge	r3, [r6, #0]
 8006ccc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006cd0:	4b97      	ldr	r3, [pc, #604]	@ (8006f30 <_dtoa_r+0x2a0>)
 8006cd2:	bfb8      	it	lt
 8006cd4:	6032      	strlt	r2, [r6, #0]
 8006cd6:	ea33 0308 	bics.w	r3, r3, r8
 8006cda:	d114      	bne.n	8006d06 <_dtoa_r+0x76>
 8006cdc:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006ce0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006ce2:	6013      	str	r3, [r2, #0]
 8006ce4:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006ce8:	4323      	orrs	r3, r4
 8006cea:	f000 854d 	beq.w	8007788 <_dtoa_r+0xaf8>
 8006cee:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006cf0:	f8df a240 	ldr.w	sl, [pc, #576]	@ 8006f34 <_dtoa_r+0x2a4>
 8006cf4:	b11b      	cbz	r3, 8006cfe <_dtoa_r+0x6e>
 8006cf6:	f10a 0303 	add.w	r3, sl, #3
 8006cfa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	4650      	mov	r0, sl
 8006d00:	b017      	add	sp, #92	@ 0x5c
 8006d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006d0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d12:	2200      	movs	r2, #0
 8006d14:	2300      	movs	r3, #0
 8006d16:	f7f9 feb3 	bl	8000a80 <__aeabi_dcmpeq>
 8006d1a:	4607      	mov	r7, r0
 8006d1c:	b150      	cbz	r0, 8006d34 <_dtoa_r+0xa4>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006d22:	6013      	str	r3, [r2, #0]
 8006d24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d26:	b113      	cbz	r3, 8006d2e <_dtoa_r+0x9e>
 8006d28:	4b83      	ldr	r3, [pc, #524]	@ (8006f38 <_dtoa_r+0x2a8>)
 8006d2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d2c:	6013      	str	r3, [r2, #0]
 8006d2e:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8006f3c <_dtoa_r+0x2ac>
 8006d32:	e7e4      	b.n	8006cfe <_dtoa_r+0x6e>
 8006d34:	ab14      	add	r3, sp, #80	@ 0x50
 8006d36:	9301      	str	r3, [sp, #4]
 8006d38:	ab15      	add	r3, sp, #84	@ 0x54
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	4658      	mov	r0, fp
 8006d3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006d42:	f001 f82b 	bl	8007d9c <__d2b>
 8006d46:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006d4a:	4681      	mov	r9, r0
 8006d4c:	2e00      	cmp	r6, #0
 8006d4e:	d077      	beq.n	8006e40 <_dtoa_r+0x1b0>
 8006d50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d56:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d5e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d62:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d66:	9712      	str	r7, [sp, #72]	@ 0x48
 8006d68:	4619      	mov	r1, r3
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	4b74      	ldr	r3, [pc, #464]	@ (8006f40 <_dtoa_r+0x2b0>)
 8006d6e:	f7f9 fa67 	bl	8000240 <__aeabi_dsub>
 8006d72:	a369      	add	r3, pc, #420	@ (adr r3, 8006f18 <_dtoa_r+0x288>)
 8006d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d78:	f7f9 fc1a 	bl	80005b0 <__aeabi_dmul>
 8006d7c:	a368      	add	r3, pc, #416	@ (adr r3, 8006f20 <_dtoa_r+0x290>)
 8006d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d82:	f7f9 fa5f 	bl	8000244 <__adddf3>
 8006d86:	4604      	mov	r4, r0
 8006d88:	4630      	mov	r0, r6
 8006d8a:	460d      	mov	r5, r1
 8006d8c:	f7f9 fba6 	bl	80004dc <__aeabi_i2d>
 8006d90:	a365      	add	r3, pc, #404	@ (adr r3, 8006f28 <_dtoa_r+0x298>)
 8006d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d96:	f7f9 fc0b 	bl	80005b0 <__aeabi_dmul>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4620      	mov	r0, r4
 8006da0:	4629      	mov	r1, r5
 8006da2:	f7f9 fa4f 	bl	8000244 <__adddf3>
 8006da6:	4604      	mov	r4, r0
 8006da8:	460d      	mov	r5, r1
 8006daa:	f7f9 feb1 	bl	8000b10 <__aeabi_d2iz>
 8006dae:	2200      	movs	r2, #0
 8006db0:	4607      	mov	r7, r0
 8006db2:	2300      	movs	r3, #0
 8006db4:	4620      	mov	r0, r4
 8006db6:	4629      	mov	r1, r5
 8006db8:	f7f9 fe6c 	bl	8000a94 <__aeabi_dcmplt>
 8006dbc:	b140      	cbz	r0, 8006dd0 <_dtoa_r+0x140>
 8006dbe:	4638      	mov	r0, r7
 8006dc0:	f7f9 fb8c 	bl	80004dc <__aeabi_i2d>
 8006dc4:	4622      	mov	r2, r4
 8006dc6:	462b      	mov	r3, r5
 8006dc8:	f7f9 fe5a 	bl	8000a80 <__aeabi_dcmpeq>
 8006dcc:	b900      	cbnz	r0, 8006dd0 <_dtoa_r+0x140>
 8006dce:	3f01      	subs	r7, #1
 8006dd0:	2f16      	cmp	r7, #22
 8006dd2:	d853      	bhi.n	8006e7c <_dtoa_r+0x1ec>
 8006dd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f44 <_dtoa_r+0x2b4>)
 8006dda:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	f7f9 fe57 	bl	8000a94 <__aeabi_dcmplt>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	d04a      	beq.n	8006e80 <_dtoa_r+0x1f0>
 8006dea:	2300      	movs	r3, #0
 8006dec:	3f01      	subs	r7, #1
 8006dee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006df0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006df2:	1b9b      	subs	r3, r3, r6
 8006df4:	1e5a      	subs	r2, r3, #1
 8006df6:	bf46      	itte	mi
 8006df8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006dfc:	2300      	movmi	r3, #0
 8006dfe:	f04f 0800 	movpl.w	r8, #0
 8006e02:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e04:	bf48      	it	mi
 8006e06:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006e08:	2f00      	cmp	r7, #0
 8006e0a:	db3b      	blt.n	8006e84 <_dtoa_r+0x1f4>
 8006e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e0e:	970e      	str	r7, [sp, #56]	@ 0x38
 8006e10:	443b      	add	r3, r7
 8006e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e14:	2300      	movs	r3, #0
 8006e16:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e18:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e1a:	2b09      	cmp	r3, #9
 8006e1c:	d867      	bhi.n	8006eee <_dtoa_r+0x25e>
 8006e1e:	2b05      	cmp	r3, #5
 8006e20:	bfc4      	itt	gt
 8006e22:	3b04      	subgt	r3, #4
 8006e24:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006e26:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e28:	bfc8      	it	gt
 8006e2a:	2400      	movgt	r4, #0
 8006e2c:	f1a3 0302 	sub.w	r3, r3, #2
 8006e30:	bfd8      	it	le
 8006e32:	2401      	movle	r4, #1
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d865      	bhi.n	8006f04 <_dtoa_r+0x274>
 8006e38:	e8df f003 	tbb	[pc, r3]
 8006e3c:	5736382b 	.word	0x5736382b
 8006e40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e44:	441e      	add	r6, r3
 8006e46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	bfc1      	itttt	gt
 8006e4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e52:	fa08 f803 	lslgt.w	r8, r8, r3
 8006e56:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e5a:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e5e:	bfd6      	itet	le
 8006e60:	f1c3 0320 	rsble	r3, r3, #32
 8006e64:	ea48 0003 	orrgt.w	r0, r8, r3
 8006e68:	fa04 f003 	lslle.w	r0, r4, r3
 8006e6c:	f7f9 fb26 	bl	80004bc <__aeabi_ui2d>
 8006e70:	2201      	movs	r2, #1
 8006e72:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e76:	3e01      	subs	r6, #1
 8006e78:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e7a:	e775      	b.n	8006d68 <_dtoa_r+0xd8>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e7b6      	b.n	8006dee <_dtoa_r+0x15e>
 8006e80:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006e82:	e7b5      	b.n	8006df0 <_dtoa_r+0x160>
 8006e84:	427b      	negs	r3, r7
 8006e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e88:	2300      	movs	r3, #0
 8006e8a:	eba8 0807 	sub.w	r8, r8, r7
 8006e8e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e90:	e7c2      	b.n	8006e18 <_dtoa_r+0x188>
 8006e92:	2300      	movs	r3, #0
 8006e94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	dc36      	bgt.n	8006f0a <_dtoa_r+0x27a>
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006ea4:	9221      	str	r2, [sp, #132]	@ 0x84
 8006ea6:	e00b      	b.n	8006ec0 <_dtoa_r+0x230>
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e7f3      	b.n	8006e94 <_dtoa_r+0x204>
 8006eac:	2300      	movs	r3, #0
 8006eae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eb2:	18fb      	adds	r3, r7, r3
 8006eb4:	9308      	str	r3, [sp, #32]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	9307      	str	r3, [sp, #28]
 8006ebc:	bfb8      	it	lt
 8006ebe:	2301      	movlt	r3, #1
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	2204      	movs	r2, #4
 8006ec4:	f102 0014 	add.w	r0, r2, #20
 8006ec8:	4298      	cmp	r0, r3
 8006eca:	d922      	bls.n	8006f12 <_dtoa_r+0x282>
 8006ecc:	4658      	mov	r0, fp
 8006ece:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8006ed2:	f000 fc89 	bl	80077e8 <_Balloc>
 8006ed6:	4682      	mov	sl, r0
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	d139      	bne.n	8006f50 <_dtoa_r+0x2c0>
 8006edc:	4602      	mov	r2, r0
 8006ede:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ee2:	4b19      	ldr	r3, [pc, #100]	@ (8006f48 <_dtoa_r+0x2b8>)
 8006ee4:	4819      	ldr	r0, [pc, #100]	@ (8006f4c <_dtoa_r+0x2bc>)
 8006ee6:	f001 f85d 	bl	8007fa4 <__assert_func>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e7df      	b.n	8006eae <_dtoa_r+0x21e>
 8006eee:	2401      	movs	r4, #1
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ef4:	9320      	str	r3, [sp, #128]	@ 0x80
 8006ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8006efa:	2200      	movs	r2, #0
 8006efc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006f00:	2312      	movs	r3, #18
 8006f02:	e7cf      	b.n	8006ea4 <_dtoa_r+0x214>
 8006f04:	2301      	movs	r3, #1
 8006f06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f08:	e7f5      	b.n	8006ef6 <_dtoa_r+0x266>
 8006f0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f0c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006f10:	e7d6      	b.n	8006ec0 <_dtoa_r+0x230>
 8006f12:	3101      	adds	r1, #1
 8006f14:	0052      	lsls	r2, r2, #1
 8006f16:	e7d5      	b.n	8006ec4 <_dtoa_r+0x234>
 8006f18:	636f4361 	.word	0x636f4361
 8006f1c:	3fd287a7 	.word	0x3fd287a7
 8006f20:	8b60c8b3 	.word	0x8b60c8b3
 8006f24:	3fc68a28 	.word	0x3fc68a28
 8006f28:	509f79fb 	.word	0x509f79fb
 8006f2c:	3fd34413 	.word	0x3fd34413
 8006f30:	7ff00000 	.word	0x7ff00000
 8006f34:	0800959b 	.word	0x0800959b
 8006f38:	08009571 	.word	0x08009571
 8006f3c:	08009570 	.word	0x08009570
 8006f40:	3ff80000 	.word	0x3ff80000
 8006f44:	08009698 	.word	0x08009698
 8006f48:	0800959f 	.word	0x0800959f
 8006f4c:	080095b0 	.word	0x080095b0
 8006f50:	9b07      	ldr	r3, [sp, #28]
 8006f52:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8006f56:	2b0e      	cmp	r3, #14
 8006f58:	f200 80a4 	bhi.w	80070a4 <_dtoa_r+0x414>
 8006f5c:	2c00      	cmp	r4, #0
 8006f5e:	f000 80a1 	beq.w	80070a4 <_dtoa_r+0x414>
 8006f62:	2f00      	cmp	r7, #0
 8006f64:	dd33      	ble.n	8006fce <_dtoa_r+0x33e>
 8006f66:	4b86      	ldr	r3, [pc, #536]	@ (8007180 <_dtoa_r+0x4f0>)
 8006f68:	f007 020f 	and.w	r2, r7, #15
 8006f6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f70:	05f8      	lsls	r0, r7, #23
 8006f72:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f76:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f7a:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f7e:	d516      	bpl.n	8006fae <_dtoa_r+0x31e>
 8006f80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f84:	4b7f      	ldr	r3, [pc, #508]	@ (8007184 <_dtoa_r+0x4f4>)
 8006f86:	2603      	movs	r6, #3
 8006f88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f8c:	f7f9 fc3a 	bl	8000804 <__aeabi_ddiv>
 8006f90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f94:	f004 040f 	and.w	r4, r4, #15
 8006f98:	4d7a      	ldr	r5, [pc, #488]	@ (8007184 <_dtoa_r+0x4f4>)
 8006f9a:	b954      	cbnz	r4, 8006fb2 <_dtoa_r+0x322>
 8006f9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fa4:	f7f9 fc2e 	bl	8000804 <__aeabi_ddiv>
 8006fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fac:	e028      	b.n	8007000 <_dtoa_r+0x370>
 8006fae:	2602      	movs	r6, #2
 8006fb0:	e7f2      	b.n	8006f98 <_dtoa_r+0x308>
 8006fb2:	07e1      	lsls	r1, r4, #31
 8006fb4:	d508      	bpl.n	8006fc8 <_dtoa_r+0x338>
 8006fb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fba:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fbe:	f7f9 faf7 	bl	80005b0 <__aeabi_dmul>
 8006fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fc6:	3601      	adds	r6, #1
 8006fc8:	1064      	asrs	r4, r4, #1
 8006fca:	3508      	adds	r5, #8
 8006fcc:	e7e5      	b.n	8006f9a <_dtoa_r+0x30a>
 8006fce:	f000 80d2 	beq.w	8007176 <_dtoa_r+0x4e6>
 8006fd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fd6:	427c      	negs	r4, r7
 8006fd8:	4b69      	ldr	r3, [pc, #420]	@ (8007180 <_dtoa_r+0x4f0>)
 8006fda:	f004 020f 	and.w	r2, r4, #15
 8006fde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe6:	f7f9 fae3 	bl	80005b0 <__aeabi_dmul>
 8006fea:	2602      	movs	r6, #2
 8006fec:	2300      	movs	r3, #0
 8006fee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ff2:	4d64      	ldr	r5, [pc, #400]	@ (8007184 <_dtoa_r+0x4f4>)
 8006ff4:	1124      	asrs	r4, r4, #4
 8006ff6:	2c00      	cmp	r4, #0
 8006ff8:	f040 80b2 	bne.w	8007160 <_dtoa_r+0x4d0>
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1d3      	bne.n	8006fa8 <_dtoa_r+0x318>
 8007000:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 80b7 	beq.w	800717a <_dtoa_r+0x4ea>
 800700c:	2200      	movs	r2, #0
 800700e:	4620      	mov	r0, r4
 8007010:	4629      	mov	r1, r5
 8007012:	4b5d      	ldr	r3, [pc, #372]	@ (8007188 <_dtoa_r+0x4f8>)
 8007014:	f7f9 fd3e 	bl	8000a94 <__aeabi_dcmplt>
 8007018:	2800      	cmp	r0, #0
 800701a:	f000 80ae 	beq.w	800717a <_dtoa_r+0x4ea>
 800701e:	9b07      	ldr	r3, [sp, #28]
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 80aa 	beq.w	800717a <_dtoa_r+0x4ea>
 8007026:	9b08      	ldr	r3, [sp, #32]
 8007028:	2b00      	cmp	r3, #0
 800702a:	dd37      	ble.n	800709c <_dtoa_r+0x40c>
 800702c:	1e7b      	subs	r3, r7, #1
 800702e:	4620      	mov	r0, r4
 8007030:	9304      	str	r3, [sp, #16]
 8007032:	2200      	movs	r2, #0
 8007034:	4629      	mov	r1, r5
 8007036:	4b55      	ldr	r3, [pc, #340]	@ (800718c <_dtoa_r+0x4fc>)
 8007038:	f7f9 faba 	bl	80005b0 <__aeabi_dmul>
 800703c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007040:	9c08      	ldr	r4, [sp, #32]
 8007042:	3601      	adds	r6, #1
 8007044:	4630      	mov	r0, r6
 8007046:	f7f9 fa49 	bl	80004dc <__aeabi_i2d>
 800704a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800704e:	f7f9 faaf 	bl	80005b0 <__aeabi_dmul>
 8007052:	2200      	movs	r2, #0
 8007054:	4b4e      	ldr	r3, [pc, #312]	@ (8007190 <_dtoa_r+0x500>)
 8007056:	f7f9 f8f5 	bl	8000244 <__adddf3>
 800705a:	4605      	mov	r5, r0
 800705c:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007060:	2c00      	cmp	r4, #0
 8007062:	f040 8099 	bne.w	8007198 <_dtoa_r+0x508>
 8007066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800706a:	2200      	movs	r2, #0
 800706c:	4b49      	ldr	r3, [pc, #292]	@ (8007194 <_dtoa_r+0x504>)
 800706e:	f7f9 f8e7 	bl	8000240 <__aeabi_dsub>
 8007072:	4602      	mov	r2, r0
 8007074:	460b      	mov	r3, r1
 8007076:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800707a:	462a      	mov	r2, r5
 800707c:	4633      	mov	r3, r6
 800707e:	f7f9 fd27 	bl	8000ad0 <__aeabi_dcmpgt>
 8007082:	2800      	cmp	r0, #0
 8007084:	f040 828d 	bne.w	80075a2 <_dtoa_r+0x912>
 8007088:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800708c:	462a      	mov	r2, r5
 800708e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007092:	f7f9 fcff 	bl	8000a94 <__aeabi_dcmplt>
 8007096:	2800      	cmp	r0, #0
 8007098:	f040 8126 	bne.w	80072e8 <_dtoa_r+0x658>
 800709c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80070a0:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80070a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f2c0 8162 	blt.w	8007370 <_dtoa_r+0x6e0>
 80070ac:	2f0e      	cmp	r7, #14
 80070ae:	f300 815f 	bgt.w	8007370 <_dtoa_r+0x6e0>
 80070b2:	4b33      	ldr	r3, [pc, #204]	@ (8007180 <_dtoa_r+0x4f0>)
 80070b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80070bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	da03      	bge.n	80070ce <_dtoa_r+0x43e>
 80070c6:	9b07      	ldr	r3, [sp, #28]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f340 80ff 	ble.w	80072cc <_dtoa_r+0x63c>
 80070ce:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80070d2:	4656      	mov	r6, sl
 80070d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d8:	4620      	mov	r0, r4
 80070da:	4629      	mov	r1, r5
 80070dc:	f7f9 fb92 	bl	8000804 <__aeabi_ddiv>
 80070e0:	f7f9 fd16 	bl	8000b10 <__aeabi_d2iz>
 80070e4:	4680      	mov	r8, r0
 80070e6:	f7f9 f9f9 	bl	80004dc <__aeabi_i2d>
 80070ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ee:	f7f9 fa5f 	bl	80005b0 <__aeabi_dmul>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	4620      	mov	r0, r4
 80070f8:	4629      	mov	r1, r5
 80070fa:	f7f9 f8a1 	bl	8000240 <__aeabi_dsub>
 80070fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007102:	9d07      	ldr	r5, [sp, #28]
 8007104:	f806 4b01 	strb.w	r4, [r6], #1
 8007108:	eba6 040a 	sub.w	r4, r6, sl
 800710c:	42a5      	cmp	r5, r4
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	f040 8115 	bne.w	8007340 <_dtoa_r+0x6b0>
 8007116:	f7f9 f895 	bl	8000244 <__adddf3>
 800711a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800711e:	4604      	mov	r4, r0
 8007120:	460d      	mov	r5, r1
 8007122:	f7f9 fcd5 	bl	8000ad0 <__aeabi_dcmpgt>
 8007126:	2800      	cmp	r0, #0
 8007128:	f040 80f7 	bne.w	800731a <_dtoa_r+0x68a>
 800712c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007130:	4620      	mov	r0, r4
 8007132:	4629      	mov	r1, r5
 8007134:	f7f9 fca4 	bl	8000a80 <__aeabi_dcmpeq>
 8007138:	b118      	cbz	r0, 8007142 <_dtoa_r+0x4b2>
 800713a:	f018 0f01 	tst.w	r8, #1
 800713e:	f040 80ec 	bne.w	800731a <_dtoa_r+0x68a>
 8007142:	4649      	mov	r1, r9
 8007144:	4658      	mov	r0, fp
 8007146:	f000 fb74 	bl	8007832 <_Bfree>
 800714a:	2300      	movs	r3, #0
 800714c:	7033      	strb	r3, [r6, #0]
 800714e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007150:	3701      	adds	r7, #1
 8007152:	601f      	str	r7, [r3, #0]
 8007154:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007156:	2b00      	cmp	r3, #0
 8007158:	f43f add1 	beq.w	8006cfe <_dtoa_r+0x6e>
 800715c:	601e      	str	r6, [r3, #0]
 800715e:	e5ce      	b.n	8006cfe <_dtoa_r+0x6e>
 8007160:	07e2      	lsls	r2, r4, #31
 8007162:	d505      	bpl.n	8007170 <_dtoa_r+0x4e0>
 8007164:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007168:	f7f9 fa22 	bl	80005b0 <__aeabi_dmul>
 800716c:	2301      	movs	r3, #1
 800716e:	3601      	adds	r6, #1
 8007170:	1064      	asrs	r4, r4, #1
 8007172:	3508      	adds	r5, #8
 8007174:	e73f      	b.n	8006ff6 <_dtoa_r+0x366>
 8007176:	2602      	movs	r6, #2
 8007178:	e742      	b.n	8007000 <_dtoa_r+0x370>
 800717a:	9c07      	ldr	r4, [sp, #28]
 800717c:	9704      	str	r7, [sp, #16]
 800717e:	e761      	b.n	8007044 <_dtoa_r+0x3b4>
 8007180:	08009698 	.word	0x08009698
 8007184:	08009670 	.word	0x08009670
 8007188:	3ff00000 	.word	0x3ff00000
 800718c:	40240000 	.word	0x40240000
 8007190:	401c0000 	.word	0x401c0000
 8007194:	40140000 	.word	0x40140000
 8007198:	4b70      	ldr	r3, [pc, #448]	@ (800735c <_dtoa_r+0x6cc>)
 800719a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800719c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80071a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071a4:	4454      	add	r4, sl
 80071a6:	2900      	cmp	r1, #0
 80071a8:	d045      	beq.n	8007236 <_dtoa_r+0x5a6>
 80071aa:	2000      	movs	r0, #0
 80071ac:	496c      	ldr	r1, [pc, #432]	@ (8007360 <_dtoa_r+0x6d0>)
 80071ae:	f7f9 fb29 	bl	8000804 <__aeabi_ddiv>
 80071b2:	4633      	mov	r3, r6
 80071b4:	462a      	mov	r2, r5
 80071b6:	f7f9 f843 	bl	8000240 <__aeabi_dsub>
 80071ba:	4656      	mov	r6, sl
 80071bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071c4:	f7f9 fca4 	bl	8000b10 <__aeabi_d2iz>
 80071c8:	4605      	mov	r5, r0
 80071ca:	f7f9 f987 	bl	80004dc <__aeabi_i2d>
 80071ce:	4602      	mov	r2, r0
 80071d0:	460b      	mov	r3, r1
 80071d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071d6:	f7f9 f833 	bl	8000240 <__aeabi_dsub>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	3530      	adds	r5, #48	@ 0x30
 80071e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071e8:	f806 5b01 	strb.w	r5, [r6], #1
 80071ec:	f7f9 fc52 	bl	8000a94 <__aeabi_dcmplt>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	d163      	bne.n	80072bc <_dtoa_r+0x62c>
 80071f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071f8:	2000      	movs	r0, #0
 80071fa:	495a      	ldr	r1, [pc, #360]	@ (8007364 <_dtoa_r+0x6d4>)
 80071fc:	f7f9 f820 	bl	8000240 <__aeabi_dsub>
 8007200:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007204:	f7f9 fc46 	bl	8000a94 <__aeabi_dcmplt>
 8007208:	2800      	cmp	r0, #0
 800720a:	f040 8087 	bne.w	800731c <_dtoa_r+0x68c>
 800720e:	42a6      	cmp	r6, r4
 8007210:	f43f af44 	beq.w	800709c <_dtoa_r+0x40c>
 8007214:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007218:	2200      	movs	r2, #0
 800721a:	4b53      	ldr	r3, [pc, #332]	@ (8007368 <_dtoa_r+0x6d8>)
 800721c:	f7f9 f9c8 	bl	80005b0 <__aeabi_dmul>
 8007220:	2200      	movs	r2, #0
 8007222:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800722a:	4b4f      	ldr	r3, [pc, #316]	@ (8007368 <_dtoa_r+0x6d8>)
 800722c:	f7f9 f9c0 	bl	80005b0 <__aeabi_dmul>
 8007230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007234:	e7c4      	b.n	80071c0 <_dtoa_r+0x530>
 8007236:	4631      	mov	r1, r6
 8007238:	4628      	mov	r0, r5
 800723a:	f7f9 f9b9 	bl	80005b0 <__aeabi_dmul>
 800723e:	4656      	mov	r6, sl
 8007240:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007244:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007246:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800724a:	f7f9 fc61 	bl	8000b10 <__aeabi_d2iz>
 800724e:	4605      	mov	r5, r0
 8007250:	f7f9 f944 	bl	80004dc <__aeabi_i2d>
 8007254:	4602      	mov	r2, r0
 8007256:	460b      	mov	r3, r1
 8007258:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800725c:	f7f8 fff0 	bl	8000240 <__aeabi_dsub>
 8007260:	4602      	mov	r2, r0
 8007262:	460b      	mov	r3, r1
 8007264:	3530      	adds	r5, #48	@ 0x30
 8007266:	f806 5b01 	strb.w	r5, [r6], #1
 800726a:	42a6      	cmp	r6, r4
 800726c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007270:	f04f 0200 	mov.w	r2, #0
 8007274:	d124      	bne.n	80072c0 <_dtoa_r+0x630>
 8007276:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800727a:	4b39      	ldr	r3, [pc, #228]	@ (8007360 <_dtoa_r+0x6d0>)
 800727c:	f7f8 ffe2 	bl	8000244 <__adddf3>
 8007280:	4602      	mov	r2, r0
 8007282:	460b      	mov	r3, r1
 8007284:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007288:	f7f9 fc22 	bl	8000ad0 <__aeabi_dcmpgt>
 800728c:	2800      	cmp	r0, #0
 800728e:	d145      	bne.n	800731c <_dtoa_r+0x68c>
 8007290:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007294:	2000      	movs	r0, #0
 8007296:	4932      	ldr	r1, [pc, #200]	@ (8007360 <_dtoa_r+0x6d0>)
 8007298:	f7f8 ffd2 	bl	8000240 <__aeabi_dsub>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072a4:	f7f9 fbf6 	bl	8000a94 <__aeabi_dcmplt>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f43f aef7 	beq.w	800709c <_dtoa_r+0x40c>
 80072ae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80072b0:	1e73      	subs	r3, r6, #1
 80072b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072b8:	2b30      	cmp	r3, #48	@ 0x30
 80072ba:	d0f8      	beq.n	80072ae <_dtoa_r+0x61e>
 80072bc:	9f04      	ldr	r7, [sp, #16]
 80072be:	e740      	b.n	8007142 <_dtoa_r+0x4b2>
 80072c0:	4b29      	ldr	r3, [pc, #164]	@ (8007368 <_dtoa_r+0x6d8>)
 80072c2:	f7f9 f975 	bl	80005b0 <__aeabi_dmul>
 80072c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072ca:	e7bc      	b.n	8007246 <_dtoa_r+0x5b6>
 80072cc:	d10c      	bne.n	80072e8 <_dtoa_r+0x658>
 80072ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072d2:	2200      	movs	r2, #0
 80072d4:	4b25      	ldr	r3, [pc, #148]	@ (800736c <_dtoa_r+0x6dc>)
 80072d6:	f7f9 f96b 	bl	80005b0 <__aeabi_dmul>
 80072da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072de:	f7f9 fbed 	bl	8000abc <__aeabi_dcmpge>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	f000 815b 	beq.w	800759e <_dtoa_r+0x90e>
 80072e8:	2400      	movs	r4, #0
 80072ea:	4625      	mov	r5, r4
 80072ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072ee:	4656      	mov	r6, sl
 80072f0:	43db      	mvns	r3, r3
 80072f2:	9304      	str	r3, [sp, #16]
 80072f4:	2700      	movs	r7, #0
 80072f6:	4621      	mov	r1, r4
 80072f8:	4658      	mov	r0, fp
 80072fa:	f000 fa9a 	bl	8007832 <_Bfree>
 80072fe:	2d00      	cmp	r5, #0
 8007300:	d0dc      	beq.n	80072bc <_dtoa_r+0x62c>
 8007302:	b12f      	cbz	r7, 8007310 <_dtoa_r+0x680>
 8007304:	42af      	cmp	r7, r5
 8007306:	d003      	beq.n	8007310 <_dtoa_r+0x680>
 8007308:	4639      	mov	r1, r7
 800730a:	4658      	mov	r0, fp
 800730c:	f000 fa91 	bl	8007832 <_Bfree>
 8007310:	4629      	mov	r1, r5
 8007312:	4658      	mov	r0, fp
 8007314:	f000 fa8d 	bl	8007832 <_Bfree>
 8007318:	e7d0      	b.n	80072bc <_dtoa_r+0x62c>
 800731a:	9704      	str	r7, [sp, #16]
 800731c:	4633      	mov	r3, r6
 800731e:	461e      	mov	r6, r3
 8007320:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007324:	2a39      	cmp	r2, #57	@ 0x39
 8007326:	d107      	bne.n	8007338 <_dtoa_r+0x6a8>
 8007328:	459a      	cmp	sl, r3
 800732a:	d1f8      	bne.n	800731e <_dtoa_r+0x68e>
 800732c:	9a04      	ldr	r2, [sp, #16]
 800732e:	3201      	adds	r2, #1
 8007330:	9204      	str	r2, [sp, #16]
 8007332:	2230      	movs	r2, #48	@ 0x30
 8007334:	f88a 2000 	strb.w	r2, [sl]
 8007338:	781a      	ldrb	r2, [r3, #0]
 800733a:	3201      	adds	r2, #1
 800733c:	701a      	strb	r2, [r3, #0]
 800733e:	e7bd      	b.n	80072bc <_dtoa_r+0x62c>
 8007340:	2200      	movs	r2, #0
 8007342:	4b09      	ldr	r3, [pc, #36]	@ (8007368 <_dtoa_r+0x6d8>)
 8007344:	f7f9 f934 	bl	80005b0 <__aeabi_dmul>
 8007348:	2200      	movs	r2, #0
 800734a:	2300      	movs	r3, #0
 800734c:	4604      	mov	r4, r0
 800734e:	460d      	mov	r5, r1
 8007350:	f7f9 fb96 	bl	8000a80 <__aeabi_dcmpeq>
 8007354:	2800      	cmp	r0, #0
 8007356:	f43f aebd 	beq.w	80070d4 <_dtoa_r+0x444>
 800735a:	e6f2      	b.n	8007142 <_dtoa_r+0x4b2>
 800735c:	08009698 	.word	0x08009698
 8007360:	3fe00000 	.word	0x3fe00000
 8007364:	3ff00000 	.word	0x3ff00000
 8007368:	40240000 	.word	0x40240000
 800736c:	40140000 	.word	0x40140000
 8007370:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007372:	2a00      	cmp	r2, #0
 8007374:	f000 80db 	beq.w	800752e <_dtoa_r+0x89e>
 8007378:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800737a:	2a01      	cmp	r2, #1
 800737c:	f300 80bf 	bgt.w	80074fe <_dtoa_r+0x86e>
 8007380:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007382:	2a00      	cmp	r2, #0
 8007384:	f000 80b7 	beq.w	80074f6 <_dtoa_r+0x866>
 8007388:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800738c:	4646      	mov	r6, r8
 800738e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007390:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007392:	2101      	movs	r1, #1
 8007394:	441a      	add	r2, r3
 8007396:	4658      	mov	r0, fp
 8007398:	4498      	add	r8, r3
 800739a:	9209      	str	r2, [sp, #36]	@ 0x24
 800739c:	f000 fae4 	bl	8007968 <__i2b>
 80073a0:	4605      	mov	r5, r0
 80073a2:	b15e      	cbz	r6, 80073bc <_dtoa_r+0x72c>
 80073a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	dd08      	ble.n	80073bc <_dtoa_r+0x72c>
 80073aa:	42b3      	cmp	r3, r6
 80073ac:	bfa8      	it	ge
 80073ae:	4633      	movge	r3, r6
 80073b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073b2:	eba8 0803 	sub.w	r8, r8, r3
 80073b6:	1af6      	subs	r6, r6, r3
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80073bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073be:	b1f3      	cbz	r3, 80073fe <_dtoa_r+0x76e>
 80073c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f000 80b7 	beq.w	8007536 <_dtoa_r+0x8a6>
 80073c8:	b18c      	cbz	r4, 80073ee <_dtoa_r+0x75e>
 80073ca:	4629      	mov	r1, r5
 80073cc:	4622      	mov	r2, r4
 80073ce:	4658      	mov	r0, fp
 80073d0:	f000 fb88 	bl	8007ae4 <__pow5mult>
 80073d4:	464a      	mov	r2, r9
 80073d6:	4601      	mov	r1, r0
 80073d8:	4605      	mov	r5, r0
 80073da:	4658      	mov	r0, fp
 80073dc:	f000 fada 	bl	8007994 <__multiply>
 80073e0:	4649      	mov	r1, r9
 80073e2:	9004      	str	r0, [sp, #16]
 80073e4:	4658      	mov	r0, fp
 80073e6:	f000 fa24 	bl	8007832 <_Bfree>
 80073ea:	9b04      	ldr	r3, [sp, #16]
 80073ec:	4699      	mov	r9, r3
 80073ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073f0:	1b1a      	subs	r2, r3, r4
 80073f2:	d004      	beq.n	80073fe <_dtoa_r+0x76e>
 80073f4:	4649      	mov	r1, r9
 80073f6:	4658      	mov	r0, fp
 80073f8:	f000 fb74 	bl	8007ae4 <__pow5mult>
 80073fc:	4681      	mov	r9, r0
 80073fe:	2101      	movs	r1, #1
 8007400:	4658      	mov	r0, fp
 8007402:	f000 fab1 	bl	8007968 <__i2b>
 8007406:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007408:	4604      	mov	r4, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 81c6 	beq.w	800779c <_dtoa_r+0xb0c>
 8007410:	461a      	mov	r2, r3
 8007412:	4601      	mov	r1, r0
 8007414:	4658      	mov	r0, fp
 8007416:	f000 fb65 	bl	8007ae4 <__pow5mult>
 800741a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800741c:	4604      	mov	r4, r0
 800741e:	2b01      	cmp	r3, #1
 8007420:	f300 808f 	bgt.w	8007542 <_dtoa_r+0x8b2>
 8007424:	9b02      	ldr	r3, [sp, #8]
 8007426:	2b00      	cmp	r3, #0
 8007428:	f040 8087 	bne.w	800753a <_dtoa_r+0x8aa>
 800742c:	9b03      	ldr	r3, [sp, #12]
 800742e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007432:	2b00      	cmp	r3, #0
 8007434:	f040 8083 	bne.w	800753e <_dtoa_r+0x8ae>
 8007438:	9b03      	ldr	r3, [sp, #12]
 800743a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800743e:	0d1b      	lsrs	r3, r3, #20
 8007440:	051b      	lsls	r3, r3, #20
 8007442:	b12b      	cbz	r3, 8007450 <_dtoa_r+0x7c0>
 8007444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007446:	f108 0801 	add.w	r8, r8, #1
 800744a:	3301      	adds	r3, #1
 800744c:	9309      	str	r3, [sp, #36]	@ 0x24
 800744e:	2301      	movs	r3, #1
 8007450:	930a      	str	r3, [sp, #40]	@ 0x28
 8007452:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007454:	2b00      	cmp	r3, #0
 8007456:	f000 81a7 	beq.w	80077a8 <_dtoa_r+0xb18>
 800745a:	6923      	ldr	r3, [r4, #16]
 800745c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007460:	6918      	ldr	r0, [r3, #16]
 8007462:	f000 fa35 	bl	80078d0 <__hi0bits>
 8007466:	f1c0 0020 	rsb	r0, r0, #32
 800746a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746c:	4418      	add	r0, r3
 800746e:	f010 001f 	ands.w	r0, r0, #31
 8007472:	d071      	beq.n	8007558 <_dtoa_r+0x8c8>
 8007474:	f1c0 0320 	rsb	r3, r0, #32
 8007478:	2b04      	cmp	r3, #4
 800747a:	dd65      	ble.n	8007548 <_dtoa_r+0x8b8>
 800747c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800747e:	f1c0 001c 	rsb	r0, r0, #28
 8007482:	4403      	add	r3, r0
 8007484:	4480      	add	r8, r0
 8007486:	4406      	add	r6, r0
 8007488:	9309      	str	r3, [sp, #36]	@ 0x24
 800748a:	f1b8 0f00 	cmp.w	r8, #0
 800748e:	dd05      	ble.n	800749c <_dtoa_r+0x80c>
 8007490:	4649      	mov	r1, r9
 8007492:	4642      	mov	r2, r8
 8007494:	4658      	mov	r0, fp
 8007496:	f000 fb65 	bl	8007b64 <__lshift>
 800749a:	4681      	mov	r9, r0
 800749c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749e:	2b00      	cmp	r3, #0
 80074a0:	dd05      	ble.n	80074ae <_dtoa_r+0x81e>
 80074a2:	4621      	mov	r1, r4
 80074a4:	461a      	mov	r2, r3
 80074a6:	4658      	mov	r0, fp
 80074a8:	f000 fb5c 	bl	8007b64 <__lshift>
 80074ac:	4604      	mov	r4, r0
 80074ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d053      	beq.n	800755c <_dtoa_r+0x8cc>
 80074b4:	4621      	mov	r1, r4
 80074b6:	4648      	mov	r0, r9
 80074b8:	f000 fbc0 	bl	8007c3c <__mcmp>
 80074bc:	2800      	cmp	r0, #0
 80074be:	da4d      	bge.n	800755c <_dtoa_r+0x8cc>
 80074c0:	1e7b      	subs	r3, r7, #1
 80074c2:	4649      	mov	r1, r9
 80074c4:	9304      	str	r3, [sp, #16]
 80074c6:	220a      	movs	r2, #10
 80074c8:	2300      	movs	r3, #0
 80074ca:	4658      	mov	r0, fp
 80074cc:	f000 f9ba 	bl	8007844 <__multadd>
 80074d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074d2:	4681      	mov	r9, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f000 8169 	beq.w	80077ac <_dtoa_r+0xb1c>
 80074da:	2300      	movs	r3, #0
 80074dc:	4629      	mov	r1, r5
 80074de:	220a      	movs	r2, #10
 80074e0:	4658      	mov	r0, fp
 80074e2:	f000 f9af 	bl	8007844 <__multadd>
 80074e6:	9b08      	ldr	r3, [sp, #32]
 80074e8:	4605      	mov	r5, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dc61      	bgt.n	80075b2 <_dtoa_r+0x922>
 80074ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80074f0:	2b02      	cmp	r3, #2
 80074f2:	dc3b      	bgt.n	800756c <_dtoa_r+0x8dc>
 80074f4:	e05d      	b.n	80075b2 <_dtoa_r+0x922>
 80074f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074f8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074fc:	e746      	b.n	800738c <_dtoa_r+0x6fc>
 80074fe:	9b07      	ldr	r3, [sp, #28]
 8007500:	1e5c      	subs	r4, r3, #1
 8007502:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007504:	42a3      	cmp	r3, r4
 8007506:	bfbf      	itttt	lt
 8007508:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800750a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800750c:	1ae3      	sublt	r3, r4, r3
 800750e:	18d2      	addlt	r2, r2, r3
 8007510:	bfa8      	it	ge
 8007512:	1b1c      	subge	r4, r3, r4
 8007514:	9b07      	ldr	r3, [sp, #28]
 8007516:	bfbe      	ittt	lt
 8007518:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800751a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800751c:	2400      	movlt	r4, #0
 800751e:	2b00      	cmp	r3, #0
 8007520:	bfb5      	itete	lt
 8007522:	eba8 0603 	sublt.w	r6, r8, r3
 8007526:	4646      	movge	r6, r8
 8007528:	2300      	movlt	r3, #0
 800752a:	9b07      	ldrge	r3, [sp, #28]
 800752c:	e730      	b.n	8007390 <_dtoa_r+0x700>
 800752e:	4646      	mov	r6, r8
 8007530:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007532:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007534:	e735      	b.n	80073a2 <_dtoa_r+0x712>
 8007536:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007538:	e75c      	b.n	80073f4 <_dtoa_r+0x764>
 800753a:	2300      	movs	r3, #0
 800753c:	e788      	b.n	8007450 <_dtoa_r+0x7c0>
 800753e:	9b02      	ldr	r3, [sp, #8]
 8007540:	e786      	b.n	8007450 <_dtoa_r+0x7c0>
 8007542:	2300      	movs	r3, #0
 8007544:	930a      	str	r3, [sp, #40]	@ 0x28
 8007546:	e788      	b.n	800745a <_dtoa_r+0x7ca>
 8007548:	d09f      	beq.n	800748a <_dtoa_r+0x7fa>
 800754a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800754c:	331c      	adds	r3, #28
 800754e:	441a      	add	r2, r3
 8007550:	4498      	add	r8, r3
 8007552:	441e      	add	r6, r3
 8007554:	9209      	str	r2, [sp, #36]	@ 0x24
 8007556:	e798      	b.n	800748a <_dtoa_r+0x7fa>
 8007558:	4603      	mov	r3, r0
 800755a:	e7f6      	b.n	800754a <_dtoa_r+0x8ba>
 800755c:	9b07      	ldr	r3, [sp, #28]
 800755e:	9704      	str	r7, [sp, #16]
 8007560:	2b00      	cmp	r3, #0
 8007562:	dc20      	bgt.n	80075a6 <_dtoa_r+0x916>
 8007564:	9308      	str	r3, [sp, #32]
 8007566:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007568:	2b02      	cmp	r3, #2
 800756a:	dd1e      	ble.n	80075aa <_dtoa_r+0x91a>
 800756c:	9b08      	ldr	r3, [sp, #32]
 800756e:	2b00      	cmp	r3, #0
 8007570:	f47f aebc 	bne.w	80072ec <_dtoa_r+0x65c>
 8007574:	4621      	mov	r1, r4
 8007576:	2205      	movs	r2, #5
 8007578:	4658      	mov	r0, fp
 800757a:	f000 f963 	bl	8007844 <__multadd>
 800757e:	4601      	mov	r1, r0
 8007580:	4604      	mov	r4, r0
 8007582:	4648      	mov	r0, r9
 8007584:	f000 fb5a 	bl	8007c3c <__mcmp>
 8007588:	2800      	cmp	r0, #0
 800758a:	f77f aeaf 	ble.w	80072ec <_dtoa_r+0x65c>
 800758e:	2331      	movs	r3, #49	@ 0x31
 8007590:	4656      	mov	r6, sl
 8007592:	f806 3b01 	strb.w	r3, [r6], #1
 8007596:	9b04      	ldr	r3, [sp, #16]
 8007598:	3301      	adds	r3, #1
 800759a:	9304      	str	r3, [sp, #16]
 800759c:	e6aa      	b.n	80072f4 <_dtoa_r+0x664>
 800759e:	9c07      	ldr	r4, [sp, #28]
 80075a0:	9704      	str	r7, [sp, #16]
 80075a2:	4625      	mov	r5, r4
 80075a4:	e7f3      	b.n	800758e <_dtoa_r+0x8fe>
 80075a6:	9b07      	ldr	r3, [sp, #28]
 80075a8:	9308      	str	r3, [sp, #32]
 80075aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f000 8101 	beq.w	80077b4 <_dtoa_r+0xb24>
 80075b2:	2e00      	cmp	r6, #0
 80075b4:	dd05      	ble.n	80075c2 <_dtoa_r+0x932>
 80075b6:	4629      	mov	r1, r5
 80075b8:	4632      	mov	r2, r6
 80075ba:	4658      	mov	r0, fp
 80075bc:	f000 fad2 	bl	8007b64 <__lshift>
 80075c0:	4605      	mov	r5, r0
 80075c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d059      	beq.n	800767c <_dtoa_r+0x9ec>
 80075c8:	4658      	mov	r0, fp
 80075ca:	6869      	ldr	r1, [r5, #4]
 80075cc:	f000 f90c 	bl	80077e8 <_Balloc>
 80075d0:	4606      	mov	r6, r0
 80075d2:	b920      	cbnz	r0, 80075de <_dtoa_r+0x94e>
 80075d4:	4602      	mov	r2, r0
 80075d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075da:	4b81      	ldr	r3, [pc, #516]	@ (80077e0 <_dtoa_r+0xb50>)
 80075dc:	e482      	b.n	8006ee4 <_dtoa_r+0x254>
 80075de:	692a      	ldr	r2, [r5, #16]
 80075e0:	f105 010c 	add.w	r1, r5, #12
 80075e4:	3202      	adds	r2, #2
 80075e6:	0092      	lsls	r2, r2, #2
 80075e8:	300c      	adds	r0, #12
 80075ea:	f000 fccd 	bl	8007f88 <memcpy>
 80075ee:	2201      	movs	r2, #1
 80075f0:	4631      	mov	r1, r6
 80075f2:	4658      	mov	r0, fp
 80075f4:	f000 fab6 	bl	8007b64 <__lshift>
 80075f8:	462f      	mov	r7, r5
 80075fa:	4605      	mov	r5, r0
 80075fc:	f10a 0301 	add.w	r3, sl, #1
 8007600:	9307      	str	r3, [sp, #28]
 8007602:	9b08      	ldr	r3, [sp, #32]
 8007604:	4453      	add	r3, sl
 8007606:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007608:	9b02      	ldr	r3, [sp, #8]
 800760a:	f003 0301 	and.w	r3, r3, #1
 800760e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007610:	9b07      	ldr	r3, [sp, #28]
 8007612:	4621      	mov	r1, r4
 8007614:	3b01      	subs	r3, #1
 8007616:	4648      	mov	r0, r9
 8007618:	9302      	str	r3, [sp, #8]
 800761a:	f7ff fab1 	bl	8006b80 <quorem>
 800761e:	4639      	mov	r1, r7
 8007620:	9008      	str	r0, [sp, #32]
 8007622:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007626:	4648      	mov	r0, r9
 8007628:	f000 fb08 	bl	8007c3c <__mcmp>
 800762c:	462a      	mov	r2, r5
 800762e:	9009      	str	r0, [sp, #36]	@ 0x24
 8007630:	4621      	mov	r1, r4
 8007632:	4658      	mov	r0, fp
 8007634:	f000 fb1e 	bl	8007c74 <__mdiff>
 8007638:	68c2      	ldr	r2, [r0, #12]
 800763a:	4606      	mov	r6, r0
 800763c:	bb02      	cbnz	r2, 8007680 <_dtoa_r+0x9f0>
 800763e:	4601      	mov	r1, r0
 8007640:	4648      	mov	r0, r9
 8007642:	f000 fafb 	bl	8007c3c <__mcmp>
 8007646:	4602      	mov	r2, r0
 8007648:	4631      	mov	r1, r6
 800764a:	4658      	mov	r0, fp
 800764c:	920c      	str	r2, [sp, #48]	@ 0x30
 800764e:	f000 f8f0 	bl	8007832 <_Bfree>
 8007652:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007654:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007656:	9e07      	ldr	r6, [sp, #28]
 8007658:	ea43 0102 	orr.w	r1, r3, r2
 800765c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800765e:	4319      	orrs	r1, r3
 8007660:	d110      	bne.n	8007684 <_dtoa_r+0x9f4>
 8007662:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007666:	d029      	beq.n	80076bc <_dtoa_r+0xa2c>
 8007668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800766a:	2b00      	cmp	r3, #0
 800766c:	dd02      	ble.n	8007674 <_dtoa_r+0x9e4>
 800766e:	9b08      	ldr	r3, [sp, #32]
 8007670:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007674:	9b02      	ldr	r3, [sp, #8]
 8007676:	f883 8000 	strb.w	r8, [r3]
 800767a:	e63c      	b.n	80072f6 <_dtoa_r+0x666>
 800767c:	4628      	mov	r0, r5
 800767e:	e7bb      	b.n	80075f8 <_dtoa_r+0x968>
 8007680:	2201      	movs	r2, #1
 8007682:	e7e1      	b.n	8007648 <_dtoa_r+0x9b8>
 8007684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007686:	2b00      	cmp	r3, #0
 8007688:	db04      	blt.n	8007694 <_dtoa_r+0xa04>
 800768a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800768c:	430b      	orrs	r3, r1
 800768e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007690:	430b      	orrs	r3, r1
 8007692:	d120      	bne.n	80076d6 <_dtoa_r+0xa46>
 8007694:	2a00      	cmp	r2, #0
 8007696:	dded      	ble.n	8007674 <_dtoa_r+0x9e4>
 8007698:	4649      	mov	r1, r9
 800769a:	2201      	movs	r2, #1
 800769c:	4658      	mov	r0, fp
 800769e:	f000 fa61 	bl	8007b64 <__lshift>
 80076a2:	4621      	mov	r1, r4
 80076a4:	4681      	mov	r9, r0
 80076a6:	f000 fac9 	bl	8007c3c <__mcmp>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	dc03      	bgt.n	80076b6 <_dtoa_r+0xa26>
 80076ae:	d1e1      	bne.n	8007674 <_dtoa_r+0x9e4>
 80076b0:	f018 0f01 	tst.w	r8, #1
 80076b4:	d0de      	beq.n	8007674 <_dtoa_r+0x9e4>
 80076b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076ba:	d1d8      	bne.n	800766e <_dtoa_r+0x9de>
 80076bc:	2339      	movs	r3, #57	@ 0x39
 80076be:	9a02      	ldr	r2, [sp, #8]
 80076c0:	7013      	strb	r3, [r2, #0]
 80076c2:	4633      	mov	r3, r6
 80076c4:	461e      	mov	r6, r3
 80076c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076ca:	3b01      	subs	r3, #1
 80076cc:	2a39      	cmp	r2, #57	@ 0x39
 80076ce:	d052      	beq.n	8007776 <_dtoa_r+0xae6>
 80076d0:	3201      	adds	r2, #1
 80076d2:	701a      	strb	r2, [r3, #0]
 80076d4:	e60f      	b.n	80072f6 <_dtoa_r+0x666>
 80076d6:	2a00      	cmp	r2, #0
 80076d8:	dd07      	ble.n	80076ea <_dtoa_r+0xa5a>
 80076da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076de:	d0ed      	beq.n	80076bc <_dtoa_r+0xa2c>
 80076e0:	9a02      	ldr	r2, [sp, #8]
 80076e2:	f108 0301 	add.w	r3, r8, #1
 80076e6:	7013      	strb	r3, [r2, #0]
 80076e8:	e605      	b.n	80072f6 <_dtoa_r+0x666>
 80076ea:	9b07      	ldr	r3, [sp, #28]
 80076ec:	9a07      	ldr	r2, [sp, #28]
 80076ee:	f803 8c01 	strb.w	r8, [r3, #-1]
 80076f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d028      	beq.n	800774a <_dtoa_r+0xaba>
 80076f8:	4649      	mov	r1, r9
 80076fa:	2300      	movs	r3, #0
 80076fc:	220a      	movs	r2, #10
 80076fe:	4658      	mov	r0, fp
 8007700:	f000 f8a0 	bl	8007844 <__multadd>
 8007704:	42af      	cmp	r7, r5
 8007706:	4681      	mov	r9, r0
 8007708:	f04f 0300 	mov.w	r3, #0
 800770c:	f04f 020a 	mov.w	r2, #10
 8007710:	4639      	mov	r1, r7
 8007712:	4658      	mov	r0, fp
 8007714:	d107      	bne.n	8007726 <_dtoa_r+0xa96>
 8007716:	f000 f895 	bl	8007844 <__multadd>
 800771a:	4607      	mov	r7, r0
 800771c:	4605      	mov	r5, r0
 800771e:	9b07      	ldr	r3, [sp, #28]
 8007720:	3301      	adds	r3, #1
 8007722:	9307      	str	r3, [sp, #28]
 8007724:	e774      	b.n	8007610 <_dtoa_r+0x980>
 8007726:	f000 f88d 	bl	8007844 <__multadd>
 800772a:	4629      	mov	r1, r5
 800772c:	4607      	mov	r7, r0
 800772e:	2300      	movs	r3, #0
 8007730:	220a      	movs	r2, #10
 8007732:	4658      	mov	r0, fp
 8007734:	f000 f886 	bl	8007844 <__multadd>
 8007738:	4605      	mov	r5, r0
 800773a:	e7f0      	b.n	800771e <_dtoa_r+0xa8e>
 800773c:	9b08      	ldr	r3, [sp, #32]
 800773e:	2700      	movs	r7, #0
 8007740:	2b00      	cmp	r3, #0
 8007742:	bfcc      	ite	gt
 8007744:	461e      	movgt	r6, r3
 8007746:	2601      	movle	r6, #1
 8007748:	4456      	add	r6, sl
 800774a:	4649      	mov	r1, r9
 800774c:	2201      	movs	r2, #1
 800774e:	4658      	mov	r0, fp
 8007750:	f000 fa08 	bl	8007b64 <__lshift>
 8007754:	4621      	mov	r1, r4
 8007756:	4681      	mov	r9, r0
 8007758:	f000 fa70 	bl	8007c3c <__mcmp>
 800775c:	2800      	cmp	r0, #0
 800775e:	dcb0      	bgt.n	80076c2 <_dtoa_r+0xa32>
 8007760:	d102      	bne.n	8007768 <_dtoa_r+0xad8>
 8007762:	f018 0f01 	tst.w	r8, #1
 8007766:	d1ac      	bne.n	80076c2 <_dtoa_r+0xa32>
 8007768:	4633      	mov	r3, r6
 800776a:	461e      	mov	r6, r3
 800776c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007770:	2a30      	cmp	r2, #48	@ 0x30
 8007772:	d0fa      	beq.n	800776a <_dtoa_r+0xada>
 8007774:	e5bf      	b.n	80072f6 <_dtoa_r+0x666>
 8007776:	459a      	cmp	sl, r3
 8007778:	d1a4      	bne.n	80076c4 <_dtoa_r+0xa34>
 800777a:	9b04      	ldr	r3, [sp, #16]
 800777c:	3301      	adds	r3, #1
 800777e:	9304      	str	r3, [sp, #16]
 8007780:	2331      	movs	r3, #49	@ 0x31
 8007782:	f88a 3000 	strb.w	r3, [sl]
 8007786:	e5b6      	b.n	80072f6 <_dtoa_r+0x666>
 8007788:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800778a:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077e4 <_dtoa_r+0xb54>
 800778e:	2b00      	cmp	r3, #0
 8007790:	f43f aab5 	beq.w	8006cfe <_dtoa_r+0x6e>
 8007794:	f10a 0308 	add.w	r3, sl, #8
 8007798:	f7ff baaf 	b.w	8006cfa <_dtoa_r+0x6a>
 800779c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800779e:	2b01      	cmp	r3, #1
 80077a0:	f77f ae40 	ble.w	8007424 <_dtoa_r+0x794>
 80077a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80077a8:	2001      	movs	r0, #1
 80077aa:	e65e      	b.n	800746a <_dtoa_r+0x7da>
 80077ac:	9b08      	ldr	r3, [sp, #32]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f77f aed9 	ble.w	8007566 <_dtoa_r+0x8d6>
 80077b4:	4656      	mov	r6, sl
 80077b6:	4621      	mov	r1, r4
 80077b8:	4648      	mov	r0, r9
 80077ba:	f7ff f9e1 	bl	8006b80 <quorem>
 80077be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80077c2:	9b08      	ldr	r3, [sp, #32]
 80077c4:	f806 8b01 	strb.w	r8, [r6], #1
 80077c8:	eba6 020a 	sub.w	r2, r6, sl
 80077cc:	4293      	cmp	r3, r2
 80077ce:	ddb5      	ble.n	800773c <_dtoa_r+0xaac>
 80077d0:	4649      	mov	r1, r9
 80077d2:	2300      	movs	r3, #0
 80077d4:	220a      	movs	r2, #10
 80077d6:	4658      	mov	r0, fp
 80077d8:	f000 f834 	bl	8007844 <__multadd>
 80077dc:	4681      	mov	r9, r0
 80077de:	e7ea      	b.n	80077b6 <_dtoa_r+0xb26>
 80077e0:	0800959f 	.word	0x0800959f
 80077e4:	08009592 	.word	0x08009592

080077e8 <_Balloc>:
 80077e8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80077ea:	b570      	push	{r4, r5, r6, lr}
 80077ec:	4605      	mov	r5, r0
 80077ee:	460c      	mov	r4, r1
 80077f0:	b17b      	cbz	r3, 8007812 <_Balloc+0x2a>
 80077f2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80077f4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80077f8:	b9a0      	cbnz	r0, 8007824 <_Balloc+0x3c>
 80077fa:	2101      	movs	r1, #1
 80077fc:	fa01 f604 	lsl.w	r6, r1, r4
 8007800:	1d72      	adds	r2, r6, #5
 8007802:	4628      	mov	r0, r5
 8007804:	0092      	lsls	r2, r2, #2
 8007806:	f000 fbeb 	bl	8007fe0 <_calloc_r>
 800780a:	b148      	cbz	r0, 8007820 <_Balloc+0x38>
 800780c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8007810:	e00b      	b.n	800782a <_Balloc+0x42>
 8007812:	2221      	movs	r2, #33	@ 0x21
 8007814:	2104      	movs	r1, #4
 8007816:	f000 fbe3 	bl	8007fe0 <_calloc_r>
 800781a:	6468      	str	r0, [r5, #68]	@ 0x44
 800781c:	2800      	cmp	r0, #0
 800781e:	d1e8      	bne.n	80077f2 <_Balloc+0xa>
 8007820:	2000      	movs	r0, #0
 8007822:	bd70      	pop	{r4, r5, r6, pc}
 8007824:	6802      	ldr	r2, [r0, #0]
 8007826:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800782a:	2300      	movs	r3, #0
 800782c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007830:	e7f7      	b.n	8007822 <_Balloc+0x3a>

08007832 <_Bfree>:
 8007832:	b131      	cbz	r1, 8007842 <_Bfree+0x10>
 8007834:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8007836:	684a      	ldr	r2, [r1, #4]
 8007838:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800783c:	6008      	str	r0, [r1, #0]
 800783e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007842:	4770      	bx	lr

08007844 <__multadd>:
 8007844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007848:	4607      	mov	r7, r0
 800784a:	460c      	mov	r4, r1
 800784c:	461e      	mov	r6, r3
 800784e:	2000      	movs	r0, #0
 8007850:	690d      	ldr	r5, [r1, #16]
 8007852:	f101 0c14 	add.w	ip, r1, #20
 8007856:	f8dc 3000 	ldr.w	r3, [ip]
 800785a:	3001      	adds	r0, #1
 800785c:	b299      	uxth	r1, r3
 800785e:	fb02 6101 	mla	r1, r2, r1, r6
 8007862:	0c1e      	lsrs	r6, r3, #16
 8007864:	0c0b      	lsrs	r3, r1, #16
 8007866:	fb02 3306 	mla	r3, r2, r6, r3
 800786a:	b289      	uxth	r1, r1
 800786c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007870:	4285      	cmp	r5, r0
 8007872:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007876:	f84c 1b04 	str.w	r1, [ip], #4
 800787a:	dcec      	bgt.n	8007856 <__multadd+0x12>
 800787c:	b30e      	cbz	r6, 80078c2 <__multadd+0x7e>
 800787e:	68a3      	ldr	r3, [r4, #8]
 8007880:	42ab      	cmp	r3, r5
 8007882:	dc19      	bgt.n	80078b8 <__multadd+0x74>
 8007884:	6861      	ldr	r1, [r4, #4]
 8007886:	4638      	mov	r0, r7
 8007888:	3101      	adds	r1, #1
 800788a:	f7ff ffad 	bl	80077e8 <_Balloc>
 800788e:	4680      	mov	r8, r0
 8007890:	b928      	cbnz	r0, 800789e <__multadd+0x5a>
 8007892:	4602      	mov	r2, r0
 8007894:	21ba      	movs	r1, #186	@ 0xba
 8007896:	4b0c      	ldr	r3, [pc, #48]	@ (80078c8 <__multadd+0x84>)
 8007898:	480c      	ldr	r0, [pc, #48]	@ (80078cc <__multadd+0x88>)
 800789a:	f000 fb83 	bl	8007fa4 <__assert_func>
 800789e:	6922      	ldr	r2, [r4, #16]
 80078a0:	f104 010c 	add.w	r1, r4, #12
 80078a4:	3202      	adds	r2, #2
 80078a6:	0092      	lsls	r2, r2, #2
 80078a8:	300c      	adds	r0, #12
 80078aa:	f000 fb6d 	bl	8007f88 <memcpy>
 80078ae:	4621      	mov	r1, r4
 80078b0:	4638      	mov	r0, r7
 80078b2:	f7ff ffbe 	bl	8007832 <_Bfree>
 80078b6:	4644      	mov	r4, r8
 80078b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80078bc:	3501      	adds	r5, #1
 80078be:	615e      	str	r6, [r3, #20]
 80078c0:	6125      	str	r5, [r4, #16]
 80078c2:	4620      	mov	r0, r4
 80078c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c8:	0800959f 	.word	0x0800959f
 80078cc:	08009608 	.word	0x08009608

080078d0 <__hi0bits>:
 80078d0:	4603      	mov	r3, r0
 80078d2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80078d6:	bf3a      	itte	cc
 80078d8:	0403      	lslcc	r3, r0, #16
 80078da:	2010      	movcc	r0, #16
 80078dc:	2000      	movcs	r0, #0
 80078de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078e2:	bf3c      	itt	cc
 80078e4:	021b      	lslcc	r3, r3, #8
 80078e6:	3008      	addcc	r0, #8
 80078e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078ec:	bf3c      	itt	cc
 80078ee:	011b      	lslcc	r3, r3, #4
 80078f0:	3004      	addcc	r0, #4
 80078f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078f6:	bf3c      	itt	cc
 80078f8:	009b      	lslcc	r3, r3, #2
 80078fa:	3002      	addcc	r0, #2
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	db05      	blt.n	800790c <__hi0bits+0x3c>
 8007900:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007904:	f100 0001 	add.w	r0, r0, #1
 8007908:	bf08      	it	eq
 800790a:	2020      	moveq	r0, #32
 800790c:	4770      	bx	lr

0800790e <__lo0bits>:
 800790e:	6803      	ldr	r3, [r0, #0]
 8007910:	4602      	mov	r2, r0
 8007912:	f013 0007 	ands.w	r0, r3, #7
 8007916:	d00b      	beq.n	8007930 <__lo0bits+0x22>
 8007918:	07d9      	lsls	r1, r3, #31
 800791a:	d421      	bmi.n	8007960 <__lo0bits+0x52>
 800791c:	0798      	lsls	r0, r3, #30
 800791e:	bf49      	itett	mi
 8007920:	085b      	lsrmi	r3, r3, #1
 8007922:	089b      	lsrpl	r3, r3, #2
 8007924:	2001      	movmi	r0, #1
 8007926:	6013      	strmi	r3, [r2, #0]
 8007928:	bf5c      	itt	pl
 800792a:	2002      	movpl	r0, #2
 800792c:	6013      	strpl	r3, [r2, #0]
 800792e:	4770      	bx	lr
 8007930:	b299      	uxth	r1, r3
 8007932:	b909      	cbnz	r1, 8007938 <__lo0bits+0x2a>
 8007934:	2010      	movs	r0, #16
 8007936:	0c1b      	lsrs	r3, r3, #16
 8007938:	b2d9      	uxtb	r1, r3
 800793a:	b909      	cbnz	r1, 8007940 <__lo0bits+0x32>
 800793c:	3008      	adds	r0, #8
 800793e:	0a1b      	lsrs	r3, r3, #8
 8007940:	0719      	lsls	r1, r3, #28
 8007942:	bf04      	itt	eq
 8007944:	091b      	lsreq	r3, r3, #4
 8007946:	3004      	addeq	r0, #4
 8007948:	0799      	lsls	r1, r3, #30
 800794a:	bf04      	itt	eq
 800794c:	089b      	lsreq	r3, r3, #2
 800794e:	3002      	addeq	r0, #2
 8007950:	07d9      	lsls	r1, r3, #31
 8007952:	d403      	bmi.n	800795c <__lo0bits+0x4e>
 8007954:	085b      	lsrs	r3, r3, #1
 8007956:	f100 0001 	add.w	r0, r0, #1
 800795a:	d003      	beq.n	8007964 <__lo0bits+0x56>
 800795c:	6013      	str	r3, [r2, #0]
 800795e:	4770      	bx	lr
 8007960:	2000      	movs	r0, #0
 8007962:	4770      	bx	lr
 8007964:	2020      	movs	r0, #32
 8007966:	4770      	bx	lr

08007968 <__i2b>:
 8007968:	b510      	push	{r4, lr}
 800796a:	460c      	mov	r4, r1
 800796c:	2101      	movs	r1, #1
 800796e:	f7ff ff3b 	bl	80077e8 <_Balloc>
 8007972:	4602      	mov	r2, r0
 8007974:	b928      	cbnz	r0, 8007982 <__i2b+0x1a>
 8007976:	f240 1145 	movw	r1, #325	@ 0x145
 800797a:	4b04      	ldr	r3, [pc, #16]	@ (800798c <__i2b+0x24>)
 800797c:	4804      	ldr	r0, [pc, #16]	@ (8007990 <__i2b+0x28>)
 800797e:	f000 fb11 	bl	8007fa4 <__assert_func>
 8007982:	2301      	movs	r3, #1
 8007984:	6144      	str	r4, [r0, #20]
 8007986:	6103      	str	r3, [r0, #16]
 8007988:	bd10      	pop	{r4, pc}
 800798a:	bf00      	nop
 800798c:	0800959f 	.word	0x0800959f
 8007990:	08009608 	.word	0x08009608

08007994 <__multiply>:
 8007994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007998:	4614      	mov	r4, r2
 800799a:	690a      	ldr	r2, [r1, #16]
 800799c:	6923      	ldr	r3, [r4, #16]
 800799e:	460f      	mov	r7, r1
 80079a0:	429a      	cmp	r2, r3
 80079a2:	bfa2      	ittt	ge
 80079a4:	4623      	movge	r3, r4
 80079a6:	460c      	movge	r4, r1
 80079a8:	461f      	movge	r7, r3
 80079aa:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80079ae:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80079b2:	68a3      	ldr	r3, [r4, #8]
 80079b4:	6861      	ldr	r1, [r4, #4]
 80079b6:	eb0a 0609 	add.w	r6, sl, r9
 80079ba:	42b3      	cmp	r3, r6
 80079bc:	b085      	sub	sp, #20
 80079be:	bfb8      	it	lt
 80079c0:	3101      	addlt	r1, #1
 80079c2:	f7ff ff11 	bl	80077e8 <_Balloc>
 80079c6:	b930      	cbnz	r0, 80079d6 <__multiply+0x42>
 80079c8:	4602      	mov	r2, r0
 80079ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80079ce:	4b43      	ldr	r3, [pc, #268]	@ (8007adc <__multiply+0x148>)
 80079d0:	4843      	ldr	r0, [pc, #268]	@ (8007ae0 <__multiply+0x14c>)
 80079d2:	f000 fae7 	bl	8007fa4 <__assert_func>
 80079d6:	f100 0514 	add.w	r5, r0, #20
 80079da:	462b      	mov	r3, r5
 80079dc:	2200      	movs	r2, #0
 80079de:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80079e2:	4543      	cmp	r3, r8
 80079e4:	d321      	bcc.n	8007a2a <__multiply+0x96>
 80079e6:	f107 0114 	add.w	r1, r7, #20
 80079ea:	f104 0214 	add.w	r2, r4, #20
 80079ee:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80079f2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80079f6:	9302      	str	r3, [sp, #8]
 80079f8:	1b13      	subs	r3, r2, r4
 80079fa:	3b15      	subs	r3, #21
 80079fc:	f023 0303 	bic.w	r3, r3, #3
 8007a00:	3304      	adds	r3, #4
 8007a02:	f104 0715 	add.w	r7, r4, #21
 8007a06:	42ba      	cmp	r2, r7
 8007a08:	bf38      	it	cc
 8007a0a:	2304      	movcc	r3, #4
 8007a0c:	9301      	str	r3, [sp, #4]
 8007a0e:	9b02      	ldr	r3, [sp, #8]
 8007a10:	9103      	str	r1, [sp, #12]
 8007a12:	428b      	cmp	r3, r1
 8007a14:	d80c      	bhi.n	8007a30 <__multiply+0x9c>
 8007a16:	2e00      	cmp	r6, #0
 8007a18:	dd03      	ble.n	8007a22 <__multiply+0x8e>
 8007a1a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d05a      	beq.n	8007ad8 <__multiply+0x144>
 8007a22:	6106      	str	r6, [r0, #16]
 8007a24:	b005      	add	sp, #20
 8007a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a2a:	f843 2b04 	str.w	r2, [r3], #4
 8007a2e:	e7d8      	b.n	80079e2 <__multiply+0x4e>
 8007a30:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a34:	f1ba 0f00 	cmp.w	sl, #0
 8007a38:	d023      	beq.n	8007a82 <__multiply+0xee>
 8007a3a:	46a9      	mov	r9, r5
 8007a3c:	f04f 0c00 	mov.w	ip, #0
 8007a40:	f104 0e14 	add.w	lr, r4, #20
 8007a44:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007a48:	f8d9 3000 	ldr.w	r3, [r9]
 8007a4c:	fa1f fb87 	uxth.w	fp, r7
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a56:	4463      	add	r3, ip
 8007a58:	f8d9 c000 	ldr.w	ip, [r9]
 8007a5c:	0c3f      	lsrs	r7, r7, #16
 8007a5e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007a62:	fb0a c707 	mla	r7, sl, r7, ip
 8007a66:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a70:	4572      	cmp	r2, lr
 8007a72:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007a76:	f849 3b04 	str.w	r3, [r9], #4
 8007a7a:	d8e3      	bhi.n	8007a44 <__multiply+0xb0>
 8007a7c:	9b01      	ldr	r3, [sp, #4]
 8007a7e:	f845 c003 	str.w	ip, [r5, r3]
 8007a82:	9b03      	ldr	r3, [sp, #12]
 8007a84:	3104      	adds	r1, #4
 8007a86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a8a:	f1b9 0f00 	cmp.w	r9, #0
 8007a8e:	d021      	beq.n	8007ad4 <__multiply+0x140>
 8007a90:	46ae      	mov	lr, r5
 8007a92:	f04f 0a00 	mov.w	sl, #0
 8007a96:	682b      	ldr	r3, [r5, #0]
 8007a98:	f104 0c14 	add.w	ip, r4, #20
 8007a9c:	f8bc b000 	ldrh.w	fp, [ip]
 8007aa0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	fb09 770b 	mla	r7, r9, fp, r7
 8007aaa:	4457      	add	r7, sl
 8007aac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ab0:	f84e 3b04 	str.w	r3, [lr], #4
 8007ab4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ab8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007abc:	f8be 3000 	ldrh.w	r3, [lr]
 8007ac0:	4562      	cmp	r2, ip
 8007ac2:	fb09 330a 	mla	r3, r9, sl, r3
 8007ac6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007aca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ace:	d8e5      	bhi.n	8007a9c <__multiply+0x108>
 8007ad0:	9f01      	ldr	r7, [sp, #4]
 8007ad2:	51eb      	str	r3, [r5, r7]
 8007ad4:	3504      	adds	r5, #4
 8007ad6:	e79a      	b.n	8007a0e <__multiply+0x7a>
 8007ad8:	3e01      	subs	r6, #1
 8007ada:	e79c      	b.n	8007a16 <__multiply+0x82>
 8007adc:	0800959f 	.word	0x0800959f
 8007ae0:	08009608 	.word	0x08009608

08007ae4 <__pow5mult>:
 8007ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ae8:	4615      	mov	r5, r2
 8007aea:	f012 0203 	ands.w	r2, r2, #3
 8007aee:	4607      	mov	r7, r0
 8007af0:	460e      	mov	r6, r1
 8007af2:	d007      	beq.n	8007b04 <__pow5mult+0x20>
 8007af4:	4c1a      	ldr	r4, [pc, #104]	@ (8007b60 <__pow5mult+0x7c>)
 8007af6:	3a01      	subs	r2, #1
 8007af8:	2300      	movs	r3, #0
 8007afa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007afe:	f7ff fea1 	bl	8007844 <__multadd>
 8007b02:	4606      	mov	r6, r0
 8007b04:	10ad      	asrs	r5, r5, #2
 8007b06:	d027      	beq.n	8007b58 <__pow5mult+0x74>
 8007b08:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8007b0a:	b944      	cbnz	r4, 8007b1e <__pow5mult+0x3a>
 8007b0c:	f240 2171 	movw	r1, #625	@ 0x271
 8007b10:	4638      	mov	r0, r7
 8007b12:	f7ff ff29 	bl	8007968 <__i2b>
 8007b16:	2300      	movs	r3, #0
 8007b18:	4604      	mov	r4, r0
 8007b1a:	6438      	str	r0, [r7, #64]	@ 0x40
 8007b1c:	6003      	str	r3, [r0, #0]
 8007b1e:	f04f 0900 	mov.w	r9, #0
 8007b22:	07eb      	lsls	r3, r5, #31
 8007b24:	d50a      	bpl.n	8007b3c <__pow5mult+0x58>
 8007b26:	4631      	mov	r1, r6
 8007b28:	4622      	mov	r2, r4
 8007b2a:	4638      	mov	r0, r7
 8007b2c:	f7ff ff32 	bl	8007994 <__multiply>
 8007b30:	4680      	mov	r8, r0
 8007b32:	4631      	mov	r1, r6
 8007b34:	4638      	mov	r0, r7
 8007b36:	f7ff fe7c 	bl	8007832 <_Bfree>
 8007b3a:	4646      	mov	r6, r8
 8007b3c:	106d      	asrs	r5, r5, #1
 8007b3e:	d00b      	beq.n	8007b58 <__pow5mult+0x74>
 8007b40:	6820      	ldr	r0, [r4, #0]
 8007b42:	b938      	cbnz	r0, 8007b54 <__pow5mult+0x70>
 8007b44:	4622      	mov	r2, r4
 8007b46:	4621      	mov	r1, r4
 8007b48:	4638      	mov	r0, r7
 8007b4a:	f7ff ff23 	bl	8007994 <__multiply>
 8007b4e:	6020      	str	r0, [r4, #0]
 8007b50:	f8c0 9000 	str.w	r9, [r0]
 8007b54:	4604      	mov	r4, r0
 8007b56:	e7e4      	b.n	8007b22 <__pow5mult+0x3e>
 8007b58:	4630      	mov	r0, r6
 8007b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b5e:	bf00      	nop
 8007b60:	08009664 	.word	0x08009664

08007b64 <__lshift>:
 8007b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b68:	460c      	mov	r4, r1
 8007b6a:	4607      	mov	r7, r0
 8007b6c:	4691      	mov	r9, r2
 8007b6e:	6923      	ldr	r3, [r4, #16]
 8007b70:	6849      	ldr	r1, [r1, #4]
 8007b72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b76:	68a3      	ldr	r3, [r4, #8]
 8007b78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b7c:	f108 0601 	add.w	r6, r8, #1
 8007b80:	42b3      	cmp	r3, r6
 8007b82:	db0b      	blt.n	8007b9c <__lshift+0x38>
 8007b84:	4638      	mov	r0, r7
 8007b86:	f7ff fe2f 	bl	80077e8 <_Balloc>
 8007b8a:	4605      	mov	r5, r0
 8007b8c:	b948      	cbnz	r0, 8007ba2 <__lshift+0x3e>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b94:	4b27      	ldr	r3, [pc, #156]	@ (8007c34 <__lshift+0xd0>)
 8007b96:	4828      	ldr	r0, [pc, #160]	@ (8007c38 <__lshift+0xd4>)
 8007b98:	f000 fa04 	bl	8007fa4 <__assert_func>
 8007b9c:	3101      	adds	r1, #1
 8007b9e:	005b      	lsls	r3, r3, #1
 8007ba0:	e7ee      	b.n	8007b80 <__lshift+0x1c>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	f100 0114 	add.w	r1, r0, #20
 8007ba8:	f100 0210 	add.w	r2, r0, #16
 8007bac:	4618      	mov	r0, r3
 8007bae:	4553      	cmp	r3, sl
 8007bb0:	db33      	blt.n	8007c1a <__lshift+0xb6>
 8007bb2:	6920      	ldr	r0, [r4, #16]
 8007bb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bb8:	f104 0314 	add.w	r3, r4, #20
 8007bbc:	f019 091f 	ands.w	r9, r9, #31
 8007bc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007bc8:	d02b      	beq.n	8007c22 <__lshift+0xbe>
 8007bca:	468a      	mov	sl, r1
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f1c9 0e20 	rsb	lr, r9, #32
 8007bd2:	6818      	ldr	r0, [r3, #0]
 8007bd4:	fa00 f009 	lsl.w	r0, r0, r9
 8007bd8:	4310      	orrs	r0, r2
 8007bda:	f84a 0b04 	str.w	r0, [sl], #4
 8007bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8007be2:	459c      	cmp	ip, r3
 8007be4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007be8:	d8f3      	bhi.n	8007bd2 <__lshift+0x6e>
 8007bea:	ebac 0304 	sub.w	r3, ip, r4
 8007bee:	3b15      	subs	r3, #21
 8007bf0:	f023 0303 	bic.w	r3, r3, #3
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	f104 0015 	add.w	r0, r4, #21
 8007bfa:	4584      	cmp	ip, r0
 8007bfc:	bf38      	it	cc
 8007bfe:	2304      	movcc	r3, #4
 8007c00:	50ca      	str	r2, [r1, r3]
 8007c02:	b10a      	cbz	r2, 8007c08 <__lshift+0xa4>
 8007c04:	f108 0602 	add.w	r6, r8, #2
 8007c08:	3e01      	subs	r6, #1
 8007c0a:	4638      	mov	r0, r7
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	612e      	str	r6, [r5, #16]
 8007c10:	f7ff fe0f 	bl	8007832 <_Bfree>
 8007c14:	4628      	mov	r0, r5
 8007c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c1e:	3301      	adds	r3, #1
 8007c20:	e7c5      	b.n	8007bae <__lshift+0x4a>
 8007c22:	3904      	subs	r1, #4
 8007c24:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c28:	459c      	cmp	ip, r3
 8007c2a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c2e:	d8f9      	bhi.n	8007c24 <__lshift+0xc0>
 8007c30:	e7ea      	b.n	8007c08 <__lshift+0xa4>
 8007c32:	bf00      	nop
 8007c34:	0800959f 	.word	0x0800959f
 8007c38:	08009608 	.word	0x08009608

08007c3c <__mcmp>:
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	690a      	ldr	r2, [r1, #16]
 8007c40:	6900      	ldr	r0, [r0, #16]
 8007c42:	b530      	push	{r4, r5, lr}
 8007c44:	1a80      	subs	r0, r0, r2
 8007c46:	d10e      	bne.n	8007c66 <__mcmp+0x2a>
 8007c48:	3314      	adds	r3, #20
 8007c4a:	3114      	adds	r1, #20
 8007c4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c5c:	4295      	cmp	r5, r2
 8007c5e:	d003      	beq.n	8007c68 <__mcmp+0x2c>
 8007c60:	d205      	bcs.n	8007c6e <__mcmp+0x32>
 8007c62:	f04f 30ff 	mov.w	r0, #4294967295
 8007c66:	bd30      	pop	{r4, r5, pc}
 8007c68:	42a3      	cmp	r3, r4
 8007c6a:	d3f3      	bcc.n	8007c54 <__mcmp+0x18>
 8007c6c:	e7fb      	b.n	8007c66 <__mcmp+0x2a>
 8007c6e:	2001      	movs	r0, #1
 8007c70:	e7f9      	b.n	8007c66 <__mcmp+0x2a>
	...

08007c74 <__mdiff>:
 8007c74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c78:	4689      	mov	r9, r1
 8007c7a:	4606      	mov	r6, r0
 8007c7c:	4611      	mov	r1, r2
 8007c7e:	4648      	mov	r0, r9
 8007c80:	4614      	mov	r4, r2
 8007c82:	f7ff ffdb 	bl	8007c3c <__mcmp>
 8007c86:	1e05      	subs	r5, r0, #0
 8007c88:	d112      	bne.n	8007cb0 <__mdiff+0x3c>
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	f7ff fdab 	bl	80077e8 <_Balloc>
 8007c92:	4602      	mov	r2, r0
 8007c94:	b928      	cbnz	r0, 8007ca2 <__mdiff+0x2e>
 8007c96:	f240 2137 	movw	r1, #567	@ 0x237
 8007c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8007d94 <__mdiff+0x120>)
 8007c9c:	483e      	ldr	r0, [pc, #248]	@ (8007d98 <__mdiff+0x124>)
 8007c9e:	f000 f981 	bl	8007fa4 <__assert_func>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ca8:	4610      	mov	r0, r2
 8007caa:	b003      	add	sp, #12
 8007cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb0:	bfbc      	itt	lt
 8007cb2:	464b      	movlt	r3, r9
 8007cb4:	46a1      	movlt	r9, r4
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007cbc:	bfba      	itte	lt
 8007cbe:	461c      	movlt	r4, r3
 8007cc0:	2501      	movlt	r5, #1
 8007cc2:	2500      	movge	r5, #0
 8007cc4:	f7ff fd90 	bl	80077e8 <_Balloc>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	b918      	cbnz	r0, 8007cd4 <__mdiff+0x60>
 8007ccc:	f240 2145 	movw	r1, #581	@ 0x245
 8007cd0:	4b30      	ldr	r3, [pc, #192]	@ (8007d94 <__mdiff+0x120>)
 8007cd2:	e7e3      	b.n	8007c9c <__mdiff+0x28>
 8007cd4:	f100 0b14 	add.w	fp, r0, #20
 8007cd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cdc:	f109 0310 	add.w	r3, r9, #16
 8007ce0:	60c5      	str	r5, [r0, #12]
 8007ce2:	f04f 0c00 	mov.w	ip, #0
 8007ce6:	f109 0514 	add.w	r5, r9, #20
 8007cea:	46d9      	mov	r9, fp
 8007cec:	6926      	ldr	r6, [r4, #16]
 8007cee:	f104 0e14 	add.w	lr, r4, #20
 8007cf2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007cf6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007cfa:	9301      	str	r3, [sp, #4]
 8007cfc:	9b01      	ldr	r3, [sp, #4]
 8007cfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d06:	b281      	uxth	r1, r0
 8007d08:	9301      	str	r3, [sp, #4]
 8007d0a:	fa1f f38a 	uxth.w	r3, sl
 8007d0e:	1a5b      	subs	r3, r3, r1
 8007d10:	0c00      	lsrs	r0, r0, #16
 8007d12:	4463      	add	r3, ip
 8007d14:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d18:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d22:	4576      	cmp	r6, lr
 8007d24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d28:	f849 3b04 	str.w	r3, [r9], #4
 8007d2c:	d8e6      	bhi.n	8007cfc <__mdiff+0x88>
 8007d2e:	1b33      	subs	r3, r6, r4
 8007d30:	3b15      	subs	r3, #21
 8007d32:	f023 0303 	bic.w	r3, r3, #3
 8007d36:	3415      	adds	r4, #21
 8007d38:	3304      	adds	r3, #4
 8007d3a:	42a6      	cmp	r6, r4
 8007d3c:	bf38      	it	cc
 8007d3e:	2304      	movcc	r3, #4
 8007d40:	441d      	add	r5, r3
 8007d42:	445b      	add	r3, fp
 8007d44:	461e      	mov	r6, r3
 8007d46:	462c      	mov	r4, r5
 8007d48:	4544      	cmp	r4, r8
 8007d4a:	d30e      	bcc.n	8007d6a <__mdiff+0xf6>
 8007d4c:	f108 0103 	add.w	r1, r8, #3
 8007d50:	1b49      	subs	r1, r1, r5
 8007d52:	f021 0103 	bic.w	r1, r1, #3
 8007d56:	3d03      	subs	r5, #3
 8007d58:	45a8      	cmp	r8, r5
 8007d5a:	bf38      	it	cc
 8007d5c:	2100      	movcc	r1, #0
 8007d5e:	440b      	add	r3, r1
 8007d60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d64:	b199      	cbz	r1, 8007d8e <__mdiff+0x11a>
 8007d66:	6117      	str	r7, [r2, #16]
 8007d68:	e79e      	b.n	8007ca8 <__mdiff+0x34>
 8007d6a:	46e6      	mov	lr, ip
 8007d6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d70:	fa1f fc81 	uxth.w	ip, r1
 8007d74:	44f4      	add	ip, lr
 8007d76:	0c08      	lsrs	r0, r1, #16
 8007d78:	4471      	add	r1, lr
 8007d7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d7e:	b289      	uxth	r1, r1
 8007d80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d88:	f846 1b04 	str.w	r1, [r6], #4
 8007d8c:	e7dc      	b.n	8007d48 <__mdiff+0xd4>
 8007d8e:	3f01      	subs	r7, #1
 8007d90:	e7e6      	b.n	8007d60 <__mdiff+0xec>
 8007d92:	bf00      	nop
 8007d94:	0800959f 	.word	0x0800959f
 8007d98:	08009608 	.word	0x08009608

08007d9c <__d2b>:
 8007d9c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007da0:	2101      	movs	r1, #1
 8007da2:	4690      	mov	r8, r2
 8007da4:	4699      	mov	r9, r3
 8007da6:	9e08      	ldr	r6, [sp, #32]
 8007da8:	f7ff fd1e 	bl	80077e8 <_Balloc>
 8007dac:	4604      	mov	r4, r0
 8007dae:	b930      	cbnz	r0, 8007dbe <__d2b+0x22>
 8007db0:	4602      	mov	r2, r0
 8007db2:	f240 310f 	movw	r1, #783	@ 0x30f
 8007db6:	4b23      	ldr	r3, [pc, #140]	@ (8007e44 <__d2b+0xa8>)
 8007db8:	4823      	ldr	r0, [pc, #140]	@ (8007e48 <__d2b+0xac>)
 8007dba:	f000 f8f3 	bl	8007fa4 <__assert_func>
 8007dbe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007dc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dc6:	b10d      	cbz	r5, 8007dcc <__d2b+0x30>
 8007dc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dcc:	9301      	str	r3, [sp, #4]
 8007dce:	f1b8 0300 	subs.w	r3, r8, #0
 8007dd2:	d024      	beq.n	8007e1e <__d2b+0x82>
 8007dd4:	4668      	mov	r0, sp
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	f7ff fd99 	bl	800790e <__lo0bits>
 8007ddc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007de0:	b1d8      	cbz	r0, 8007e1a <__d2b+0x7e>
 8007de2:	f1c0 0320 	rsb	r3, r0, #32
 8007de6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dea:	430b      	orrs	r3, r1
 8007dec:	40c2      	lsrs	r2, r0
 8007dee:	6163      	str	r3, [r4, #20]
 8007df0:	9201      	str	r2, [sp, #4]
 8007df2:	9b01      	ldr	r3, [sp, #4]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	bf0c      	ite	eq
 8007df8:	2201      	moveq	r2, #1
 8007dfa:	2202      	movne	r2, #2
 8007dfc:	61a3      	str	r3, [r4, #24]
 8007dfe:	6122      	str	r2, [r4, #16]
 8007e00:	b1ad      	cbz	r5, 8007e2e <__d2b+0x92>
 8007e02:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007e06:	4405      	add	r5, r0
 8007e08:	6035      	str	r5, [r6, #0]
 8007e0a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e10:	6018      	str	r0, [r3, #0]
 8007e12:	4620      	mov	r0, r4
 8007e14:	b002      	add	sp, #8
 8007e16:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007e1a:	6161      	str	r1, [r4, #20]
 8007e1c:	e7e9      	b.n	8007df2 <__d2b+0x56>
 8007e1e:	a801      	add	r0, sp, #4
 8007e20:	f7ff fd75 	bl	800790e <__lo0bits>
 8007e24:	9b01      	ldr	r3, [sp, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	6163      	str	r3, [r4, #20]
 8007e2a:	3020      	adds	r0, #32
 8007e2c:	e7e7      	b.n	8007dfe <__d2b+0x62>
 8007e2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e36:	6030      	str	r0, [r6, #0]
 8007e38:	6918      	ldr	r0, [r3, #16]
 8007e3a:	f7ff fd49 	bl	80078d0 <__hi0bits>
 8007e3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e42:	e7e4      	b.n	8007e0e <__d2b+0x72>
 8007e44:	0800959f 	.word	0x0800959f
 8007e48:	08009608 	.word	0x08009608

08007e4c <__ssprint_r>:
 8007e4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	6893      	ldr	r3, [r2, #8]
 8007e52:	460c      	mov	r4, r1
 8007e54:	4617      	mov	r7, r2
 8007e56:	f8d2 b000 	ldr.w	fp, [r2]
 8007e5a:	9001      	str	r0, [sp, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d157      	bne.n	8007f10 <__ssprint_r+0xc4>
 8007e60:	2000      	movs	r0, #0
 8007e62:	2300      	movs	r3, #0
 8007e64:	607b      	str	r3, [r7, #4]
 8007e66:	b003      	add	sp, #12
 8007e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6c:	e9db a800 	ldrd	sl, r8, [fp]
 8007e70:	f10b 0b08 	add.w	fp, fp, #8
 8007e74:	68a6      	ldr	r6, [r4, #8]
 8007e76:	6820      	ldr	r0, [r4, #0]
 8007e78:	f1b8 0f00 	cmp.w	r8, #0
 8007e7c:	d0f6      	beq.n	8007e6c <__ssprint_r+0x20>
 8007e7e:	45b0      	cmp	r8, r6
 8007e80:	d32e      	bcc.n	8007ee0 <__ssprint_r+0x94>
 8007e82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e86:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e8a:	d029      	beq.n	8007ee0 <__ssprint_r+0x94>
 8007e8c:	6921      	ldr	r1, [r4, #16]
 8007e8e:	6965      	ldr	r5, [r4, #20]
 8007e90:	eba0 0901 	sub.w	r9, r0, r1
 8007e94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e9c:	f109 0001 	add.w	r0, r9, #1
 8007ea0:	106d      	asrs	r5, r5, #1
 8007ea2:	4440      	add	r0, r8
 8007ea4:	4285      	cmp	r5, r0
 8007ea6:	bf38      	it	cc
 8007ea8:	4605      	movcc	r5, r0
 8007eaa:	0553      	lsls	r3, r2, #21
 8007eac:	d534      	bpl.n	8007f18 <__ssprint_r+0xcc>
 8007eae:	4629      	mov	r1, r5
 8007eb0:	9801      	ldr	r0, [sp, #4]
 8007eb2:	f7fd f89b 	bl	8004fec <_malloc_r>
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d038      	beq.n	8007f2e <__ssprint_r+0xe2>
 8007ebc:	464a      	mov	r2, r9
 8007ebe:	6921      	ldr	r1, [r4, #16]
 8007ec0:	f000 f862 	bl	8007f88 <memcpy>
 8007ec4:	89a2      	ldrh	r2, [r4, #12]
 8007ec6:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8007eca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007ece:	81a2      	strh	r2, [r4, #12]
 8007ed0:	6126      	str	r6, [r4, #16]
 8007ed2:	444e      	add	r6, r9
 8007ed4:	6026      	str	r6, [r4, #0]
 8007ed6:	4646      	mov	r6, r8
 8007ed8:	6165      	str	r5, [r4, #20]
 8007eda:	eba5 0509 	sub.w	r5, r5, r9
 8007ede:	60a5      	str	r5, [r4, #8]
 8007ee0:	4546      	cmp	r6, r8
 8007ee2:	bf28      	it	cs
 8007ee4:	4646      	movcs	r6, r8
 8007ee6:	4651      	mov	r1, sl
 8007ee8:	4632      	mov	r2, r6
 8007eea:	6820      	ldr	r0, [r4, #0]
 8007eec:	f000 f82b 	bl	8007f46 <memmove>
 8007ef0:	68a2      	ldr	r2, [r4, #8]
 8007ef2:	44c2      	add	sl, r8
 8007ef4:	1b92      	subs	r2, r2, r6
 8007ef6:	60a2      	str	r2, [r4, #8]
 8007ef8:	6822      	ldr	r2, [r4, #0]
 8007efa:	4432      	add	r2, r6
 8007efc:	6022      	str	r2, [r4, #0]
 8007efe:	68ba      	ldr	r2, [r7, #8]
 8007f00:	eba2 0308 	sub.w	r3, r2, r8
 8007f04:	60bb      	str	r3, [r7, #8]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d0aa      	beq.n	8007e60 <__ssprint_r+0x14>
 8007f0a:	f04f 0800 	mov.w	r8, #0
 8007f0e:	e7b1      	b.n	8007e74 <__ssprint_r+0x28>
 8007f10:	f04f 0a00 	mov.w	sl, #0
 8007f14:	46d0      	mov	r8, sl
 8007f16:	e7ad      	b.n	8007e74 <__ssprint_r+0x28>
 8007f18:	462a      	mov	r2, r5
 8007f1a:	9801      	ldr	r0, [sp, #4]
 8007f1c:	f000 f8a8 	bl	8008070 <_realloc_r>
 8007f20:	4606      	mov	r6, r0
 8007f22:	2800      	cmp	r0, #0
 8007f24:	d1d4      	bne.n	8007ed0 <__ssprint_r+0x84>
 8007f26:	6921      	ldr	r1, [r4, #16]
 8007f28:	9801      	ldr	r0, [sp, #4]
 8007f2a:	f7fc ff9f 	bl	8004e6c <_free_r>
 8007f2e:	230c      	movs	r3, #12
 8007f30:	9a01      	ldr	r2, [sp, #4]
 8007f32:	f04f 30ff 	mov.w	r0, #4294967295
 8007f36:	6013      	str	r3, [r2, #0]
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f3e:	81a3      	strh	r3, [r4, #12]
 8007f40:	2300      	movs	r3, #0
 8007f42:	60bb      	str	r3, [r7, #8]
 8007f44:	e78d      	b.n	8007e62 <__ssprint_r+0x16>

08007f46 <memmove>:
 8007f46:	4288      	cmp	r0, r1
 8007f48:	b510      	push	{r4, lr}
 8007f4a:	eb01 0402 	add.w	r4, r1, r2
 8007f4e:	d902      	bls.n	8007f56 <memmove+0x10>
 8007f50:	4284      	cmp	r4, r0
 8007f52:	4623      	mov	r3, r4
 8007f54:	d807      	bhi.n	8007f66 <memmove+0x20>
 8007f56:	1e43      	subs	r3, r0, #1
 8007f58:	42a1      	cmp	r1, r4
 8007f5a:	d008      	beq.n	8007f6e <memmove+0x28>
 8007f5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f60:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f64:	e7f8      	b.n	8007f58 <memmove+0x12>
 8007f66:	4601      	mov	r1, r0
 8007f68:	4402      	add	r2, r0
 8007f6a:	428a      	cmp	r2, r1
 8007f6c:	d100      	bne.n	8007f70 <memmove+0x2a>
 8007f6e:	bd10      	pop	{r4, pc}
 8007f70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f74:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f78:	e7f7      	b.n	8007f6a <memmove+0x24>
	...

08007f7c <__locale_mb_cur_max>:
 8007f7c:	4b01      	ldr	r3, [pc, #4]	@ (8007f84 <__locale_mb_cur_max+0x8>)
 8007f7e:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8007f82:	4770      	bx	lr
 8007f84:	2000058c 	.word	0x2000058c

08007f88 <memcpy>:
 8007f88:	440a      	add	r2, r1
 8007f8a:	4291      	cmp	r1, r2
 8007f8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f90:	d100      	bne.n	8007f94 <memcpy+0xc>
 8007f92:	4770      	bx	lr
 8007f94:	b510      	push	{r4, lr}
 8007f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f9a:	4291      	cmp	r1, r2
 8007f9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fa0:	d1f9      	bne.n	8007f96 <memcpy+0xe>
 8007fa2:	bd10      	pop	{r4, pc}

08007fa4 <__assert_func>:
 8007fa4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fa6:	4614      	mov	r4, r2
 8007fa8:	461a      	mov	r2, r3
 8007faa:	4b09      	ldr	r3, [pc, #36]	@ (8007fd0 <__assert_func+0x2c>)
 8007fac:	4605      	mov	r5, r0
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68d8      	ldr	r0, [r3, #12]
 8007fb2:	b954      	cbnz	r4, 8007fca <__assert_func+0x26>
 8007fb4:	4b07      	ldr	r3, [pc, #28]	@ (8007fd4 <__assert_func+0x30>)
 8007fb6:	461c      	mov	r4, r3
 8007fb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fbc:	9100      	str	r1, [sp, #0]
 8007fbe:	462b      	mov	r3, r5
 8007fc0:	4905      	ldr	r1, [pc, #20]	@ (8007fd8 <__assert_func+0x34>)
 8007fc2:	f000 fa0f 	bl	80083e4 <fiprintf>
 8007fc6:	f001 f927 	bl	8009218 <abort>
 8007fca:	4b04      	ldr	r3, [pc, #16]	@ (8007fdc <__assert_func+0x38>)
 8007fcc:	e7f4      	b.n	8007fb8 <__assert_func+0x14>
 8007fce:	bf00      	nop
 8007fd0:	20000050 	.word	0x20000050
 8007fd4:	080097a5 	.word	0x080097a5
 8007fd8:	08009777 	.word	0x08009777
 8007fdc:	0800976a 	.word	0x0800976a

08007fe0 <_calloc_r>:
 8007fe0:	b538      	push	{r3, r4, r5, lr}
 8007fe2:	fba1 1502 	umull	r1, r5, r1, r2
 8007fe6:	b935      	cbnz	r5, 8007ff6 <_calloc_r+0x16>
 8007fe8:	f7fd f800 	bl	8004fec <_malloc_r>
 8007fec:	4604      	mov	r4, r0
 8007fee:	b938      	cbnz	r0, 8008000 <_calloc_r+0x20>
 8007ff0:	2400      	movs	r4, #0
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	bd38      	pop	{r3, r4, r5, pc}
 8007ff6:	f7fc fea5 	bl	8004d44 <__errno>
 8007ffa:	230c      	movs	r3, #12
 8007ffc:	6003      	str	r3, [r0, #0]
 8007ffe:	e7f7      	b.n	8007ff0 <_calloc_r+0x10>
 8008000:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008004:	f022 0203 	bic.w	r2, r2, #3
 8008008:	3a04      	subs	r2, #4
 800800a:	2a24      	cmp	r2, #36	@ 0x24
 800800c:	d819      	bhi.n	8008042 <_calloc_r+0x62>
 800800e:	2a13      	cmp	r2, #19
 8008010:	d915      	bls.n	800803e <_calloc_r+0x5e>
 8008012:	2a1b      	cmp	r2, #27
 8008014:	e9c0 5500 	strd	r5, r5, [r0]
 8008018:	d806      	bhi.n	8008028 <_calloc_r+0x48>
 800801a:	f100 0308 	add.w	r3, r0, #8
 800801e:	2200      	movs	r2, #0
 8008020:	e9c3 2200 	strd	r2, r2, [r3]
 8008024:	609a      	str	r2, [r3, #8]
 8008026:	e7e4      	b.n	8007ff2 <_calloc_r+0x12>
 8008028:	2a24      	cmp	r2, #36	@ 0x24
 800802a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800802e:	bf11      	iteee	ne
 8008030:	f100 0310 	addne.w	r3, r0, #16
 8008034:	6105      	streq	r5, [r0, #16]
 8008036:	f100 0318 	addeq.w	r3, r0, #24
 800803a:	6145      	streq	r5, [r0, #20]
 800803c:	e7ef      	b.n	800801e <_calloc_r+0x3e>
 800803e:	4603      	mov	r3, r0
 8008040:	e7ed      	b.n	800801e <_calloc_r+0x3e>
 8008042:	4629      	mov	r1, r5
 8008044:	f7fc fe2f 	bl	8004ca6 <memset>
 8008048:	e7d3      	b.n	8007ff2 <_calloc_r+0x12>

0800804a <__ascii_mbtowc>:
 800804a:	b082      	sub	sp, #8
 800804c:	b901      	cbnz	r1, 8008050 <__ascii_mbtowc+0x6>
 800804e:	a901      	add	r1, sp, #4
 8008050:	b142      	cbz	r2, 8008064 <__ascii_mbtowc+0x1a>
 8008052:	b14b      	cbz	r3, 8008068 <__ascii_mbtowc+0x1e>
 8008054:	7813      	ldrb	r3, [r2, #0]
 8008056:	600b      	str	r3, [r1, #0]
 8008058:	7812      	ldrb	r2, [r2, #0]
 800805a:	1e10      	subs	r0, r2, #0
 800805c:	bf18      	it	ne
 800805e:	2001      	movne	r0, #1
 8008060:	b002      	add	sp, #8
 8008062:	4770      	bx	lr
 8008064:	4610      	mov	r0, r2
 8008066:	e7fb      	b.n	8008060 <__ascii_mbtowc+0x16>
 8008068:	f06f 0001 	mvn.w	r0, #1
 800806c:	e7f8      	b.n	8008060 <__ascii_mbtowc+0x16>
	...

08008070 <_realloc_r>:
 8008070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008074:	4682      	mov	sl, r0
 8008076:	4693      	mov	fp, r2
 8008078:	460c      	mov	r4, r1
 800807a:	b929      	cbnz	r1, 8008088 <_realloc_r+0x18>
 800807c:	4611      	mov	r1, r2
 800807e:	b003      	add	sp, #12
 8008080:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	f7fc bfb2 	b.w	8004fec <_malloc_r>
 8008088:	f7fd f9ea 	bl	8005460 <__malloc_lock>
 800808c:	f10b 080b 	add.w	r8, fp, #11
 8008090:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008094:	f1b8 0f16 	cmp.w	r8, #22
 8008098:	f1a4 0908 	sub.w	r9, r4, #8
 800809c:	f025 0603 	bic.w	r6, r5, #3
 80080a0:	d908      	bls.n	80080b4 <_realloc_r+0x44>
 80080a2:	f038 0807 	bics.w	r8, r8, #7
 80080a6:	d507      	bpl.n	80080b8 <_realloc_r+0x48>
 80080a8:	230c      	movs	r3, #12
 80080aa:	f8ca 3000 	str.w	r3, [sl]
 80080ae:	f04f 0b00 	mov.w	fp, #0
 80080b2:	e032      	b.n	800811a <_realloc_r+0xaa>
 80080b4:	f04f 0810 	mov.w	r8, #16
 80080b8:	45c3      	cmp	fp, r8
 80080ba:	d8f5      	bhi.n	80080a8 <_realloc_r+0x38>
 80080bc:	4546      	cmp	r6, r8
 80080be:	f280 8179 	bge.w	80083b4 <_realloc_r+0x344>
 80080c2:	4ba0      	ldr	r3, [pc, #640]	@ (8008344 <_realloc_r+0x2d4>)
 80080c4:	eb09 0106 	add.w	r1, r9, r6
 80080c8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80080cc:	6848      	ldr	r0, [r1, #4]
 80080ce:	458c      	cmp	ip, r1
 80080d0:	d005      	beq.n	80080de <_realloc_r+0x6e>
 80080d2:	f020 0201 	bic.w	r2, r0, #1
 80080d6:	440a      	add	r2, r1
 80080d8:	6852      	ldr	r2, [r2, #4]
 80080da:	07d7      	lsls	r7, r2, #31
 80080dc:	d449      	bmi.n	8008172 <_realloc_r+0x102>
 80080de:	f020 0003 	bic.w	r0, r0, #3
 80080e2:	458c      	cmp	ip, r1
 80080e4:	eb06 0700 	add.w	r7, r6, r0
 80080e8:	d11b      	bne.n	8008122 <_realloc_r+0xb2>
 80080ea:	f108 0210 	add.w	r2, r8, #16
 80080ee:	42ba      	cmp	r2, r7
 80080f0:	dc41      	bgt.n	8008176 <_realloc_r+0x106>
 80080f2:	eba7 0708 	sub.w	r7, r7, r8
 80080f6:	eb09 0208 	add.w	r2, r9, r8
 80080fa:	f047 0701 	orr.w	r7, r7, #1
 80080fe:	609a      	str	r2, [r3, #8]
 8008100:	6057      	str	r7, [r2, #4]
 8008102:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008106:	4650      	mov	r0, sl
 8008108:	f003 0301 	and.w	r3, r3, #1
 800810c:	ea43 0308 	orr.w	r3, r3, r8
 8008110:	f844 3c04 	str.w	r3, [r4, #-4]
 8008114:	f7fd f9aa 	bl	800546c <__malloc_unlock>
 8008118:	46a3      	mov	fp, r4
 800811a:	4658      	mov	r0, fp
 800811c:	b003      	add	sp, #12
 800811e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008122:	45b8      	cmp	r8, r7
 8008124:	dc27      	bgt.n	8008176 <_realloc_r+0x106>
 8008126:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800812a:	60d3      	str	r3, [r2, #12]
 800812c:	609a      	str	r2, [r3, #8]
 800812e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008132:	eba7 0008 	sub.w	r0, r7, r8
 8008136:	280f      	cmp	r0, #15
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	eb09 0207 	add.w	r2, r9, r7
 8008140:	f240 813a 	bls.w	80083b8 <_realloc_r+0x348>
 8008144:	eb09 0108 	add.w	r1, r9, r8
 8008148:	ea48 0303 	orr.w	r3, r8, r3
 800814c:	f040 0001 	orr.w	r0, r0, #1
 8008150:	f8c9 3004 	str.w	r3, [r9, #4]
 8008154:	6048      	str	r0, [r1, #4]
 8008156:	6853      	ldr	r3, [r2, #4]
 8008158:	4650      	mov	r0, sl
 800815a:	f043 0301 	orr.w	r3, r3, #1
 800815e:	6053      	str	r3, [r2, #4]
 8008160:	3108      	adds	r1, #8
 8008162:	f7fc fe83 	bl	8004e6c <_free_r>
 8008166:	4650      	mov	r0, sl
 8008168:	f7fd f980 	bl	800546c <__malloc_unlock>
 800816c:	f109 0b08 	add.w	fp, r9, #8
 8008170:	e7d3      	b.n	800811a <_realloc_r+0xaa>
 8008172:	2000      	movs	r0, #0
 8008174:	4601      	mov	r1, r0
 8008176:	07ea      	lsls	r2, r5, #31
 8008178:	f100 80ca 	bmi.w	8008310 <_realloc_r+0x2a0>
 800817c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008180:	eba9 0505 	sub.w	r5, r9, r5
 8008184:	686a      	ldr	r2, [r5, #4]
 8008186:	f022 0203 	bic.w	r2, r2, #3
 800818a:	4432      	add	r2, r6
 800818c:	9201      	str	r2, [sp, #4]
 800818e:	2900      	cmp	r1, #0
 8008190:	f000 8088 	beq.w	80082a4 <_realloc_r+0x234>
 8008194:	458c      	cmp	ip, r1
 8008196:	eb00 0702 	add.w	r7, r0, r2
 800819a:	d14a      	bne.n	8008232 <_realloc_r+0x1c2>
 800819c:	f108 0210 	add.w	r2, r8, #16
 80081a0:	42ba      	cmp	r2, r7
 80081a2:	dc7f      	bgt.n	80082a4 <_realloc_r+0x234>
 80081a4:	46ab      	mov	fp, r5
 80081a6:	68ea      	ldr	r2, [r5, #12]
 80081a8:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 80081ac:	60ca      	str	r2, [r1, #12]
 80081ae:	6091      	str	r1, [r2, #8]
 80081b0:	1f32      	subs	r2, r6, #4
 80081b2:	2a24      	cmp	r2, #36	@ 0x24
 80081b4:	d837      	bhi.n	8008226 <_realloc_r+0x1b6>
 80081b6:	2a13      	cmp	r2, #19
 80081b8:	d933      	bls.n	8008222 <_realloc_r+0x1b2>
 80081ba:	6821      	ldr	r1, [r4, #0]
 80081bc:	2a1b      	cmp	r2, #27
 80081be:	60a9      	str	r1, [r5, #8]
 80081c0:	6861      	ldr	r1, [r4, #4]
 80081c2:	60e9      	str	r1, [r5, #12]
 80081c4:	d81a      	bhi.n	80081fc <_realloc_r+0x18c>
 80081c6:	3408      	adds	r4, #8
 80081c8:	f105 0210 	add.w	r2, r5, #16
 80081cc:	6821      	ldr	r1, [r4, #0]
 80081ce:	6011      	str	r1, [r2, #0]
 80081d0:	6861      	ldr	r1, [r4, #4]
 80081d2:	6051      	str	r1, [r2, #4]
 80081d4:	68a1      	ldr	r1, [r4, #8]
 80081d6:	6091      	str	r1, [r2, #8]
 80081d8:	eba7 0708 	sub.w	r7, r7, r8
 80081dc:	eb05 0208 	add.w	r2, r5, r8
 80081e0:	f047 0701 	orr.w	r7, r7, #1
 80081e4:	609a      	str	r2, [r3, #8]
 80081e6:	6057      	str	r7, [r2, #4]
 80081e8:	686b      	ldr	r3, [r5, #4]
 80081ea:	f003 0301 	and.w	r3, r3, #1
 80081ee:	ea43 0308 	orr.w	r3, r3, r8
 80081f2:	606b      	str	r3, [r5, #4]
 80081f4:	4650      	mov	r0, sl
 80081f6:	f7fd f939 	bl	800546c <__malloc_unlock>
 80081fa:	e78e      	b.n	800811a <_realloc_r+0xaa>
 80081fc:	68a1      	ldr	r1, [r4, #8]
 80081fe:	2a24      	cmp	r2, #36	@ 0x24
 8008200:	6129      	str	r1, [r5, #16]
 8008202:	68e1      	ldr	r1, [r4, #12]
 8008204:	bf18      	it	ne
 8008206:	f105 0218 	addne.w	r2, r5, #24
 800820a:	6169      	str	r1, [r5, #20]
 800820c:	bf09      	itett	eq
 800820e:	6922      	ldreq	r2, [r4, #16]
 8008210:	3410      	addne	r4, #16
 8008212:	61aa      	streq	r2, [r5, #24]
 8008214:	6961      	ldreq	r1, [r4, #20]
 8008216:	bf02      	ittt	eq
 8008218:	f105 0220 	addeq.w	r2, r5, #32
 800821c:	61e9      	streq	r1, [r5, #28]
 800821e:	3418      	addeq	r4, #24
 8008220:	e7d4      	b.n	80081cc <_realloc_r+0x15c>
 8008222:	465a      	mov	r2, fp
 8008224:	e7d2      	b.n	80081cc <_realloc_r+0x15c>
 8008226:	4621      	mov	r1, r4
 8008228:	4658      	mov	r0, fp
 800822a:	f7ff fe8c 	bl	8007f46 <memmove>
 800822e:	4b45      	ldr	r3, [pc, #276]	@ (8008344 <_realloc_r+0x2d4>)
 8008230:	e7d2      	b.n	80081d8 <_realloc_r+0x168>
 8008232:	45b8      	cmp	r8, r7
 8008234:	dc36      	bgt.n	80082a4 <_realloc_r+0x234>
 8008236:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800823a:	4628      	mov	r0, r5
 800823c:	60d3      	str	r3, [r2, #12]
 800823e:	609a      	str	r2, [r3, #8]
 8008240:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008244:	68eb      	ldr	r3, [r5, #12]
 8008246:	60d3      	str	r3, [r2, #12]
 8008248:	609a      	str	r2, [r3, #8]
 800824a:	1f32      	subs	r2, r6, #4
 800824c:	2a24      	cmp	r2, #36	@ 0x24
 800824e:	d825      	bhi.n	800829c <_realloc_r+0x22c>
 8008250:	2a13      	cmp	r2, #19
 8008252:	d908      	bls.n	8008266 <_realloc_r+0x1f6>
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	2a1b      	cmp	r2, #27
 8008258:	60ab      	str	r3, [r5, #8]
 800825a:	6863      	ldr	r3, [r4, #4]
 800825c:	60eb      	str	r3, [r5, #12]
 800825e:	d80a      	bhi.n	8008276 <_realloc_r+0x206>
 8008260:	3408      	adds	r4, #8
 8008262:	f105 0010 	add.w	r0, r5, #16
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	6003      	str	r3, [r0, #0]
 800826a:	6863      	ldr	r3, [r4, #4]
 800826c:	6043      	str	r3, [r0, #4]
 800826e:	68a3      	ldr	r3, [r4, #8]
 8008270:	6083      	str	r3, [r0, #8]
 8008272:	46a9      	mov	r9, r5
 8008274:	e75b      	b.n	800812e <_realloc_r+0xbe>
 8008276:	68a3      	ldr	r3, [r4, #8]
 8008278:	2a24      	cmp	r2, #36	@ 0x24
 800827a:	612b      	str	r3, [r5, #16]
 800827c:	68e3      	ldr	r3, [r4, #12]
 800827e:	bf18      	it	ne
 8008280:	f105 0018 	addne.w	r0, r5, #24
 8008284:	616b      	str	r3, [r5, #20]
 8008286:	bf09      	itett	eq
 8008288:	6923      	ldreq	r3, [r4, #16]
 800828a:	3410      	addne	r4, #16
 800828c:	61ab      	streq	r3, [r5, #24]
 800828e:	6963      	ldreq	r3, [r4, #20]
 8008290:	bf02      	ittt	eq
 8008292:	f105 0020 	addeq.w	r0, r5, #32
 8008296:	61eb      	streq	r3, [r5, #28]
 8008298:	3418      	addeq	r4, #24
 800829a:	e7e4      	b.n	8008266 <_realloc_r+0x1f6>
 800829c:	4621      	mov	r1, r4
 800829e:	f7ff fe52 	bl	8007f46 <memmove>
 80082a2:	e7e6      	b.n	8008272 <_realloc_r+0x202>
 80082a4:	9b01      	ldr	r3, [sp, #4]
 80082a6:	4598      	cmp	r8, r3
 80082a8:	dc32      	bgt.n	8008310 <_realloc_r+0x2a0>
 80082aa:	4628      	mov	r0, r5
 80082ac:	68eb      	ldr	r3, [r5, #12]
 80082ae:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80082b2:	60d3      	str	r3, [r2, #12]
 80082b4:	609a      	str	r2, [r3, #8]
 80082b6:	1f32      	subs	r2, r6, #4
 80082b8:	2a24      	cmp	r2, #36	@ 0x24
 80082ba:	d825      	bhi.n	8008308 <_realloc_r+0x298>
 80082bc:	2a13      	cmp	r2, #19
 80082be:	d908      	bls.n	80082d2 <_realloc_r+0x262>
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	2a1b      	cmp	r2, #27
 80082c4:	60ab      	str	r3, [r5, #8]
 80082c6:	6863      	ldr	r3, [r4, #4]
 80082c8:	60eb      	str	r3, [r5, #12]
 80082ca:	d80a      	bhi.n	80082e2 <_realloc_r+0x272>
 80082cc:	3408      	adds	r4, #8
 80082ce:	f105 0010 	add.w	r0, r5, #16
 80082d2:	6823      	ldr	r3, [r4, #0]
 80082d4:	6003      	str	r3, [r0, #0]
 80082d6:	6863      	ldr	r3, [r4, #4]
 80082d8:	6043      	str	r3, [r0, #4]
 80082da:	68a3      	ldr	r3, [r4, #8]
 80082dc:	6083      	str	r3, [r0, #8]
 80082de:	9f01      	ldr	r7, [sp, #4]
 80082e0:	e7c7      	b.n	8008272 <_realloc_r+0x202>
 80082e2:	68a3      	ldr	r3, [r4, #8]
 80082e4:	2a24      	cmp	r2, #36	@ 0x24
 80082e6:	612b      	str	r3, [r5, #16]
 80082e8:	68e3      	ldr	r3, [r4, #12]
 80082ea:	bf18      	it	ne
 80082ec:	f105 0018 	addne.w	r0, r5, #24
 80082f0:	616b      	str	r3, [r5, #20]
 80082f2:	bf09      	itett	eq
 80082f4:	6923      	ldreq	r3, [r4, #16]
 80082f6:	3410      	addne	r4, #16
 80082f8:	61ab      	streq	r3, [r5, #24]
 80082fa:	6963      	ldreq	r3, [r4, #20]
 80082fc:	bf02      	ittt	eq
 80082fe:	f105 0020 	addeq.w	r0, r5, #32
 8008302:	61eb      	streq	r3, [r5, #28]
 8008304:	3418      	addeq	r4, #24
 8008306:	e7e4      	b.n	80082d2 <_realloc_r+0x262>
 8008308:	4621      	mov	r1, r4
 800830a:	f7ff fe1c 	bl	8007f46 <memmove>
 800830e:	e7e6      	b.n	80082de <_realloc_r+0x26e>
 8008310:	4659      	mov	r1, fp
 8008312:	4650      	mov	r0, sl
 8008314:	f7fc fe6a 	bl	8004fec <_malloc_r>
 8008318:	4683      	mov	fp, r0
 800831a:	b918      	cbnz	r0, 8008324 <_realloc_r+0x2b4>
 800831c:	4650      	mov	r0, sl
 800831e:	f7fd f8a5 	bl	800546c <__malloc_unlock>
 8008322:	e6c4      	b.n	80080ae <_realloc_r+0x3e>
 8008324:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008328:	f1a0 0208 	sub.w	r2, r0, #8
 800832c:	f023 0301 	bic.w	r3, r3, #1
 8008330:	444b      	add	r3, r9
 8008332:	4293      	cmp	r3, r2
 8008334:	d108      	bne.n	8008348 <_realloc_r+0x2d8>
 8008336:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800833a:	f027 0703 	bic.w	r7, r7, #3
 800833e:	4437      	add	r7, r6
 8008340:	e6f5      	b.n	800812e <_realloc_r+0xbe>
 8008342:	bf00      	nop
 8008344:	20000184 	.word	0x20000184
 8008348:	1f32      	subs	r2, r6, #4
 800834a:	2a24      	cmp	r2, #36	@ 0x24
 800834c:	d82e      	bhi.n	80083ac <_realloc_r+0x33c>
 800834e:	2a13      	cmp	r2, #19
 8008350:	d929      	bls.n	80083a6 <_realloc_r+0x336>
 8008352:	6823      	ldr	r3, [r4, #0]
 8008354:	2a1b      	cmp	r2, #27
 8008356:	6003      	str	r3, [r0, #0]
 8008358:	6863      	ldr	r3, [r4, #4]
 800835a:	6043      	str	r3, [r0, #4]
 800835c:	d80e      	bhi.n	800837c <_realloc_r+0x30c>
 800835e:	f104 0208 	add.w	r2, r4, #8
 8008362:	f100 0308 	add.w	r3, r0, #8
 8008366:	6811      	ldr	r1, [r2, #0]
 8008368:	6019      	str	r1, [r3, #0]
 800836a:	6851      	ldr	r1, [r2, #4]
 800836c:	6059      	str	r1, [r3, #4]
 800836e:	6892      	ldr	r2, [r2, #8]
 8008370:	609a      	str	r2, [r3, #8]
 8008372:	4621      	mov	r1, r4
 8008374:	4650      	mov	r0, sl
 8008376:	f7fc fd79 	bl	8004e6c <_free_r>
 800837a:	e73b      	b.n	80081f4 <_realloc_r+0x184>
 800837c:	68a3      	ldr	r3, [r4, #8]
 800837e:	2a24      	cmp	r2, #36	@ 0x24
 8008380:	6083      	str	r3, [r0, #8]
 8008382:	68e3      	ldr	r3, [r4, #12]
 8008384:	bf18      	it	ne
 8008386:	f104 0210 	addne.w	r2, r4, #16
 800838a:	60c3      	str	r3, [r0, #12]
 800838c:	bf09      	itett	eq
 800838e:	6923      	ldreq	r3, [r4, #16]
 8008390:	f100 0310 	addne.w	r3, r0, #16
 8008394:	6103      	streq	r3, [r0, #16]
 8008396:	6961      	ldreq	r1, [r4, #20]
 8008398:	bf02      	ittt	eq
 800839a:	f104 0218 	addeq.w	r2, r4, #24
 800839e:	f100 0318 	addeq.w	r3, r0, #24
 80083a2:	6141      	streq	r1, [r0, #20]
 80083a4:	e7df      	b.n	8008366 <_realloc_r+0x2f6>
 80083a6:	4603      	mov	r3, r0
 80083a8:	4622      	mov	r2, r4
 80083aa:	e7dc      	b.n	8008366 <_realloc_r+0x2f6>
 80083ac:	4621      	mov	r1, r4
 80083ae:	f7ff fdca 	bl	8007f46 <memmove>
 80083b2:	e7de      	b.n	8008372 <_realloc_r+0x302>
 80083b4:	4637      	mov	r7, r6
 80083b6:	e6ba      	b.n	800812e <_realloc_r+0xbe>
 80083b8:	431f      	orrs	r7, r3
 80083ba:	f8c9 7004 	str.w	r7, [r9, #4]
 80083be:	6853      	ldr	r3, [r2, #4]
 80083c0:	f043 0301 	orr.w	r3, r3, #1
 80083c4:	6053      	str	r3, [r2, #4]
 80083c6:	e6ce      	b.n	8008166 <_realloc_r+0xf6>

080083c8 <__ascii_wctomb>:
 80083c8:	4603      	mov	r3, r0
 80083ca:	4608      	mov	r0, r1
 80083cc:	b141      	cbz	r1, 80083e0 <__ascii_wctomb+0x18>
 80083ce:	2aff      	cmp	r2, #255	@ 0xff
 80083d0:	d904      	bls.n	80083dc <__ascii_wctomb+0x14>
 80083d2:	228a      	movs	r2, #138	@ 0x8a
 80083d4:	f04f 30ff 	mov.w	r0, #4294967295
 80083d8:	601a      	str	r2, [r3, #0]
 80083da:	4770      	bx	lr
 80083dc:	2001      	movs	r0, #1
 80083de:	700a      	strb	r2, [r1, #0]
 80083e0:	4770      	bx	lr
	...

080083e4 <fiprintf>:
 80083e4:	b40e      	push	{r1, r2, r3}
 80083e6:	b503      	push	{r0, r1, lr}
 80083e8:	4601      	mov	r1, r0
 80083ea:	ab03      	add	r3, sp, #12
 80083ec:	4805      	ldr	r0, [pc, #20]	@ (8008404 <fiprintf+0x20>)
 80083ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f2:	6800      	ldr	r0, [r0, #0]
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	f000 f839 	bl	800846c <_vfiprintf_r>
 80083fa:	b002      	add	sp, #8
 80083fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008400:	b003      	add	sp, #12
 8008402:	4770      	bx	lr
 8008404:	20000050 	.word	0x20000050

08008408 <__sprint_r>:
 8008408:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	6893      	ldr	r3, [r2, #8]
 800840e:	4680      	mov	r8, r0
 8008410:	460e      	mov	r6, r1
 8008412:	4614      	mov	r4, r2
 8008414:	b343      	cbz	r3, 8008468 <__sprint_r+0x60>
 8008416:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008418:	049d      	lsls	r5, r3, #18
 800841a:	d522      	bpl.n	8008462 <__sprint_r+0x5a>
 800841c:	6815      	ldr	r5, [r2, #0]
 800841e:	68a0      	ldr	r0, [r4, #8]
 8008420:	3508      	adds	r5, #8
 8008422:	b928      	cbnz	r0, 8008430 <__sprint_r+0x28>
 8008424:	2300      	movs	r3, #0
 8008426:	60a3      	str	r3, [r4, #8]
 8008428:	2300      	movs	r3, #0
 800842a:	6063      	str	r3, [r4, #4]
 800842c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008430:	f04f 0900 	mov.w	r9, #0
 8008434:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8008438:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800843c:	45ca      	cmp	sl, r9
 800843e:	dc05      	bgt.n	800844c <__sprint_r+0x44>
 8008440:	68a3      	ldr	r3, [r4, #8]
 8008442:	f027 0703 	bic.w	r7, r7, #3
 8008446:	1bdb      	subs	r3, r3, r7
 8008448:	60a3      	str	r3, [r4, #8]
 800844a:	e7e8      	b.n	800841e <__sprint_r+0x16>
 800844c:	4632      	mov	r2, r6
 800844e:	4640      	mov	r0, r8
 8008450:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008454:	f000 feb7 	bl	80091c6 <_fputwc_r>
 8008458:	1c43      	adds	r3, r0, #1
 800845a:	d0e3      	beq.n	8008424 <__sprint_r+0x1c>
 800845c:	f109 0901 	add.w	r9, r9, #1
 8008460:	e7ec      	b.n	800843c <__sprint_r+0x34>
 8008462:	f000 fccd 	bl	8008e00 <__sfvwrite_r>
 8008466:	e7dd      	b.n	8008424 <__sprint_r+0x1c>
 8008468:	4618      	mov	r0, r3
 800846a:	e7dd      	b.n	8008428 <__sprint_r+0x20>

0800846c <_vfiprintf_r>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	b0bb      	sub	sp, #236	@ 0xec
 8008472:	460f      	mov	r7, r1
 8008474:	4693      	mov	fp, r2
 8008476:	461c      	mov	r4, r3
 8008478:	461d      	mov	r5, r3
 800847a:	9000      	str	r0, [sp, #0]
 800847c:	b118      	cbz	r0, 8008486 <_vfiprintf_r+0x1a>
 800847e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008480:	b90b      	cbnz	r3, 8008486 <_vfiprintf_r+0x1a>
 8008482:	f7fc fb77 	bl	8004b74 <__sinit>
 8008486:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008488:	07db      	lsls	r3, r3, #31
 800848a:	d405      	bmi.n	8008498 <_vfiprintf_r+0x2c>
 800848c:	89bb      	ldrh	r3, [r7, #12]
 800848e:	059e      	lsls	r6, r3, #22
 8008490:	d402      	bmi.n	8008498 <_vfiprintf_r+0x2c>
 8008492:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008494:	f7fc fc82 	bl	8004d9c <__retarget_lock_acquire_recursive>
 8008498:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800849c:	0498      	lsls	r0, r3, #18
 800849e:	d406      	bmi.n	80084ae <_vfiprintf_r+0x42>
 80084a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80084a4:	81bb      	strh	r3, [r7, #12]
 80084a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80084ae:	89bb      	ldrh	r3, [r7, #12]
 80084b0:	0719      	lsls	r1, r3, #28
 80084b2:	d501      	bpl.n	80084b8 <_vfiprintf_r+0x4c>
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	b9ab      	cbnz	r3, 80084e4 <_vfiprintf_r+0x78>
 80084b8:	4639      	mov	r1, r7
 80084ba:	9800      	ldr	r0, [sp, #0]
 80084bc:	f000 fdec 	bl	8009098 <__swsetup_r>
 80084c0:	b180      	cbz	r0, 80084e4 <_vfiprintf_r+0x78>
 80084c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084c4:	07da      	lsls	r2, r3, #31
 80084c6:	d506      	bpl.n	80084d6 <_vfiprintf_r+0x6a>
 80084c8:	f04f 33ff 	mov.w	r3, #4294967295
 80084cc:	9303      	str	r3, [sp, #12]
 80084ce:	9803      	ldr	r0, [sp, #12]
 80084d0:	b03b      	add	sp, #236	@ 0xec
 80084d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d6:	89bb      	ldrh	r3, [r7, #12]
 80084d8:	059b      	lsls	r3, r3, #22
 80084da:	d4f5      	bmi.n	80084c8 <_vfiprintf_r+0x5c>
 80084dc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80084de:	f7fc fc5e 	bl	8004d9e <__retarget_lock_release_recursive>
 80084e2:	e7f1      	b.n	80084c8 <_vfiprintf_r+0x5c>
 80084e4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80084e8:	f003 021a 	and.w	r2, r3, #26
 80084ec:	2a0a      	cmp	r2, #10
 80084ee:	d114      	bne.n	800851a <_vfiprintf_r+0xae>
 80084f0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80084f4:	2a00      	cmp	r2, #0
 80084f6:	db10      	blt.n	800851a <_vfiprintf_r+0xae>
 80084f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80084fa:	07d6      	lsls	r6, r2, #31
 80084fc:	d404      	bmi.n	8008508 <_vfiprintf_r+0x9c>
 80084fe:	059d      	lsls	r5, r3, #22
 8008500:	d402      	bmi.n	8008508 <_vfiprintf_r+0x9c>
 8008502:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008504:	f7fc fc4b 	bl	8004d9e <__retarget_lock_release_recursive>
 8008508:	4623      	mov	r3, r4
 800850a:	465a      	mov	r2, fp
 800850c:	4639      	mov	r1, r7
 800850e:	9800      	ldr	r0, [sp, #0]
 8008510:	b03b      	add	sp, #236	@ 0xec
 8008512:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008516:	f000 bc33 	b.w	8008d80 <__sbprintf>
 800851a:	2300      	movs	r3, #0
 800851c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8008520:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8008524:	ae11      	add	r6, sp, #68	@ 0x44
 8008526:	960e      	str	r6, [sp, #56]	@ 0x38
 8008528:	9307      	str	r3, [sp, #28]
 800852a:	9309      	str	r3, [sp, #36]	@ 0x24
 800852c:	9303      	str	r3, [sp, #12]
 800852e:	465b      	mov	r3, fp
 8008530:	461c      	mov	r4, r3
 8008532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008536:	b10a      	cbz	r2, 800853c <_vfiprintf_r+0xd0>
 8008538:	2a25      	cmp	r2, #37	@ 0x25
 800853a:	d1f9      	bne.n	8008530 <_vfiprintf_r+0xc4>
 800853c:	ebb4 080b 	subs.w	r8, r4, fp
 8008540:	d00d      	beq.n	800855e <_vfiprintf_r+0xf2>
 8008542:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008544:	e9c6 b800 	strd	fp, r8, [r6]
 8008548:	4443      	add	r3, r8
 800854a:	9310      	str	r3, [sp, #64]	@ 0x40
 800854c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800854e:	3301      	adds	r3, #1
 8008550:	2b07      	cmp	r3, #7
 8008552:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008554:	dc75      	bgt.n	8008642 <_vfiprintf_r+0x1d6>
 8008556:	3608      	adds	r6, #8
 8008558:	9b03      	ldr	r3, [sp, #12]
 800855a:	4443      	add	r3, r8
 800855c:	9303      	str	r3, [sp, #12]
 800855e:	7823      	ldrb	r3, [r4, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 83cf 	beq.w	8008d04 <_vfiprintf_r+0x898>
 8008566:	2300      	movs	r3, #0
 8008568:	f04f 32ff 	mov.w	r2, #4294967295
 800856c:	469a      	mov	sl, r3
 800856e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8008572:	3401      	adds	r4, #1
 8008574:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8008578:	46a3      	mov	fp, r4
 800857a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800857e:	f1a3 0220 	sub.w	r2, r3, #32
 8008582:	2a5a      	cmp	r2, #90	@ 0x5a
 8008584:	f200 8313 	bhi.w	8008bae <_vfiprintf_r+0x742>
 8008588:	e8df f012 	tbh	[pc, r2, lsl #1]
 800858c:	0311009a 	.word	0x0311009a
 8008590:	00a20311 	.word	0x00a20311
 8008594:	03110311 	.word	0x03110311
 8008598:	00820311 	.word	0x00820311
 800859c:	03110311 	.word	0x03110311
 80085a0:	00af00a5 	.word	0x00af00a5
 80085a4:	00ac0311 	.word	0x00ac0311
 80085a8:	031100b1 	.word	0x031100b1
 80085ac:	00d000cd 	.word	0x00d000cd
 80085b0:	00d000d0 	.word	0x00d000d0
 80085b4:	00d000d0 	.word	0x00d000d0
 80085b8:	00d000d0 	.word	0x00d000d0
 80085bc:	00d000d0 	.word	0x00d000d0
 80085c0:	03110311 	.word	0x03110311
 80085c4:	03110311 	.word	0x03110311
 80085c8:	03110311 	.word	0x03110311
 80085cc:	03110311 	.word	0x03110311
 80085d0:	00f70311 	.word	0x00f70311
 80085d4:	03110104 	.word	0x03110104
 80085d8:	03110311 	.word	0x03110311
 80085dc:	03110311 	.word	0x03110311
 80085e0:	03110311 	.word	0x03110311
 80085e4:	03110311 	.word	0x03110311
 80085e8:	01510311 	.word	0x01510311
 80085ec:	03110311 	.word	0x03110311
 80085f0:	01980311 	.word	0x01980311
 80085f4:	02770311 	.word	0x02770311
 80085f8:	03110311 	.word	0x03110311
 80085fc:	03110297 	.word	0x03110297
 8008600:	03110311 	.word	0x03110311
 8008604:	03110311 	.word	0x03110311
 8008608:	03110311 	.word	0x03110311
 800860c:	03110311 	.word	0x03110311
 8008610:	00f70311 	.word	0x00f70311
 8008614:	03110106 	.word	0x03110106
 8008618:	03110311 	.word	0x03110311
 800861c:	010600e0 	.word	0x010600e0
 8008620:	031100f1 	.word	0x031100f1
 8008624:	031100eb 	.word	0x031100eb
 8008628:	01530131 	.word	0x01530131
 800862c:	00f10188 	.word	0x00f10188
 8008630:	01980311 	.word	0x01980311
 8008634:	02790098 	.word	0x02790098
 8008638:	03110311 	.word	0x03110311
 800863c:	03110065 	.word	0x03110065
 8008640:	0098      	.short	0x0098
 8008642:	4639      	mov	r1, r7
 8008644:	9800      	ldr	r0, [sp, #0]
 8008646:	aa0e      	add	r2, sp, #56	@ 0x38
 8008648:	f7ff fede 	bl	8008408 <__sprint_r>
 800864c:	2800      	cmp	r0, #0
 800864e:	f040 8338 	bne.w	8008cc2 <_vfiprintf_r+0x856>
 8008652:	ae11      	add	r6, sp, #68	@ 0x44
 8008654:	e780      	b.n	8008558 <_vfiprintf_r+0xec>
 8008656:	4a98      	ldr	r2, [pc, #608]	@ (80088b8 <_vfiprintf_r+0x44c>)
 8008658:	9205      	str	r2, [sp, #20]
 800865a:	f01a 0220 	ands.w	r2, sl, #32
 800865e:	f000 822e 	beq.w	8008abe <_vfiprintf_r+0x652>
 8008662:	3507      	adds	r5, #7
 8008664:	f025 0507 	bic.w	r5, r5, #7
 8008668:	46a8      	mov	r8, r5
 800866a:	686d      	ldr	r5, [r5, #4]
 800866c:	f858 4b08 	ldr.w	r4, [r8], #8
 8008670:	f01a 0f01 	tst.w	sl, #1
 8008674:	d009      	beq.n	800868a <_vfiprintf_r+0x21e>
 8008676:	ea54 0205 	orrs.w	r2, r4, r5
 800867a:	bf1f      	itttt	ne
 800867c:	2230      	movne	r2, #48	@ 0x30
 800867e:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8008682:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 8008686:	f04a 0a02 	orrne.w	sl, sl, #2
 800868a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800868e:	e111      	b.n	80088b4 <_vfiprintf_r+0x448>
 8008690:	9800      	ldr	r0, [sp, #0]
 8008692:	f7fe f9bf 	bl	8006a14 <_localeconv_r>
 8008696:	6843      	ldr	r3, [r0, #4]
 8008698:	4618      	mov	r0, r3
 800869a:	9309      	str	r3, [sp, #36]	@ 0x24
 800869c:	f7f7 fdc4 	bl	8000228 <strlen>
 80086a0:	9007      	str	r0, [sp, #28]
 80086a2:	9800      	ldr	r0, [sp, #0]
 80086a4:	f7fe f9b6 	bl	8006a14 <_localeconv_r>
 80086a8:	6883      	ldr	r3, [r0, #8]
 80086aa:	9306      	str	r3, [sp, #24]
 80086ac:	9b07      	ldr	r3, [sp, #28]
 80086ae:	b12b      	cbz	r3, 80086bc <_vfiprintf_r+0x250>
 80086b0:	9b06      	ldr	r3, [sp, #24]
 80086b2:	b11b      	cbz	r3, 80086bc <_vfiprintf_r+0x250>
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	b10b      	cbz	r3, 80086bc <_vfiprintf_r+0x250>
 80086b8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 80086bc:	465c      	mov	r4, fp
 80086be:	e75b      	b.n	8008578 <_vfiprintf_r+0x10c>
 80086c0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1f9      	bne.n	80086bc <_vfiprintf_r+0x250>
 80086c8:	2320      	movs	r3, #32
 80086ca:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80086ce:	e7f5      	b.n	80086bc <_vfiprintf_r+0x250>
 80086d0:	f04a 0a01 	orr.w	sl, sl, #1
 80086d4:	e7f2      	b.n	80086bc <_vfiprintf_r+0x250>
 80086d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80086da:	2b00      	cmp	r3, #0
 80086dc:	9302      	str	r3, [sp, #8]
 80086de:	daed      	bge.n	80086bc <_vfiprintf_r+0x250>
 80086e0:	425b      	negs	r3, r3
 80086e2:	9302      	str	r3, [sp, #8]
 80086e4:	f04a 0a04 	orr.w	sl, sl, #4
 80086e8:	e7e8      	b.n	80086bc <_vfiprintf_r+0x250>
 80086ea:	232b      	movs	r3, #43	@ 0x2b
 80086ec:	e7ed      	b.n	80086ca <_vfiprintf_r+0x25e>
 80086ee:	465a      	mov	r2, fp
 80086f0:	f812 3b01 	ldrb.w	r3, [r2], #1
 80086f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80086f6:	d112      	bne.n	800871e <_vfiprintf_r+0x2b2>
 80086f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086fc:	4693      	mov	fp, r2
 80086fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008702:	9301      	str	r3, [sp, #4]
 8008704:	e7da      	b.n	80086bc <_vfiprintf_r+0x250>
 8008706:	9b01      	ldr	r3, [sp, #4]
 8008708:	fb00 1303 	mla	r3, r0, r3, r1
 800870c:	9301      	str	r3, [sp, #4]
 800870e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008712:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8008716:	2909      	cmp	r1, #9
 8008718:	d9f5      	bls.n	8008706 <_vfiprintf_r+0x29a>
 800871a:	4693      	mov	fp, r2
 800871c:	e72f      	b.n	800857e <_vfiprintf_r+0x112>
 800871e:	2100      	movs	r1, #0
 8008720:	200a      	movs	r0, #10
 8008722:	9101      	str	r1, [sp, #4]
 8008724:	e7f5      	b.n	8008712 <_vfiprintf_r+0x2a6>
 8008726:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800872a:	e7c7      	b.n	80086bc <_vfiprintf_r+0x250>
 800872c:	2100      	movs	r1, #0
 800872e:	465a      	mov	r2, fp
 8008730:	200a      	movs	r0, #10
 8008732:	9102      	str	r1, [sp, #8]
 8008734:	9902      	ldr	r1, [sp, #8]
 8008736:	3b30      	subs	r3, #48	@ 0x30
 8008738:	fb00 3301 	mla	r3, r0, r1, r3
 800873c:	9302      	str	r3, [sp, #8]
 800873e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008742:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8008746:	2909      	cmp	r1, #9
 8008748:	d9f4      	bls.n	8008734 <_vfiprintf_r+0x2c8>
 800874a:	e7e6      	b.n	800871a <_vfiprintf_r+0x2ae>
 800874c:	f89b 3000 	ldrb.w	r3, [fp]
 8008750:	2b68      	cmp	r3, #104	@ 0x68
 8008752:	bf06      	itte	eq
 8008754:	f10b 0b01 	addeq.w	fp, fp, #1
 8008758:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800875c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8008760:	e7ac      	b.n	80086bc <_vfiprintf_r+0x250>
 8008762:	f89b 3000 	ldrb.w	r3, [fp]
 8008766:	2b6c      	cmp	r3, #108	@ 0x6c
 8008768:	d104      	bne.n	8008774 <_vfiprintf_r+0x308>
 800876a:	f10b 0b01 	add.w	fp, fp, #1
 800876e:	f04a 0a20 	orr.w	sl, sl, #32
 8008772:	e7a3      	b.n	80086bc <_vfiprintf_r+0x250>
 8008774:	f04a 0a10 	orr.w	sl, sl, #16
 8008778:	e7a0      	b.n	80086bc <_vfiprintf_r+0x250>
 800877a:	46a8      	mov	r8, r5
 800877c:	2400      	movs	r4, #0
 800877e:	f858 3b04 	ldr.w	r3, [r8], #4
 8008782:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8008786:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800878a:	2301      	movs	r3, #1
 800878c:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8008790:	9301      	str	r3, [sp, #4]
 8008792:	e0a8      	b.n	80088e6 <_vfiprintf_r+0x47a>
 8008794:	f04a 0a10 	orr.w	sl, sl, #16
 8008798:	f01a 0f20 	tst.w	sl, #32
 800879c:	d010      	beq.n	80087c0 <_vfiprintf_r+0x354>
 800879e:	3507      	adds	r5, #7
 80087a0:	f025 0507 	bic.w	r5, r5, #7
 80087a4:	46a8      	mov	r8, r5
 80087a6:	686d      	ldr	r5, [r5, #4]
 80087a8:	f858 4b08 	ldr.w	r4, [r8], #8
 80087ac:	2d00      	cmp	r5, #0
 80087ae:	da05      	bge.n	80087bc <_vfiprintf_r+0x350>
 80087b0:	232d      	movs	r3, #45	@ 0x2d
 80087b2:	4264      	negs	r4, r4
 80087b4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80087b8:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80087bc:	2301      	movs	r3, #1
 80087be:	e048      	b.n	8008852 <_vfiprintf_r+0x3e6>
 80087c0:	46a8      	mov	r8, r5
 80087c2:	f01a 0f10 	tst.w	sl, #16
 80087c6:	f858 5b04 	ldr.w	r5, [r8], #4
 80087ca:	d002      	beq.n	80087d2 <_vfiprintf_r+0x366>
 80087cc:	462c      	mov	r4, r5
 80087ce:	17ed      	asrs	r5, r5, #31
 80087d0:	e7ec      	b.n	80087ac <_vfiprintf_r+0x340>
 80087d2:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80087d6:	d003      	beq.n	80087e0 <_vfiprintf_r+0x374>
 80087d8:	b22c      	sxth	r4, r5
 80087da:	f345 35c0 	sbfx	r5, r5, #15, #1
 80087de:	e7e5      	b.n	80087ac <_vfiprintf_r+0x340>
 80087e0:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80087e4:	d0f2      	beq.n	80087cc <_vfiprintf_r+0x360>
 80087e6:	b26c      	sxtb	r4, r5
 80087e8:	f345 15c0 	sbfx	r5, r5, #7, #1
 80087ec:	e7de      	b.n	80087ac <_vfiprintf_r+0x340>
 80087ee:	f01a 0f20 	tst.w	sl, #32
 80087f2:	d007      	beq.n	8008804 <_vfiprintf_r+0x398>
 80087f4:	9a03      	ldr	r2, [sp, #12]
 80087f6:	682b      	ldr	r3, [r5, #0]
 80087f8:	9903      	ldr	r1, [sp, #12]
 80087fa:	17d2      	asrs	r2, r2, #31
 80087fc:	e9c3 1200 	strd	r1, r2, [r3]
 8008800:	3504      	adds	r5, #4
 8008802:	e694      	b.n	800852e <_vfiprintf_r+0xc2>
 8008804:	f01a 0f10 	tst.w	sl, #16
 8008808:	d003      	beq.n	8008812 <_vfiprintf_r+0x3a6>
 800880a:	682b      	ldr	r3, [r5, #0]
 800880c:	9a03      	ldr	r2, [sp, #12]
 800880e:	601a      	str	r2, [r3, #0]
 8008810:	e7f6      	b.n	8008800 <_vfiprintf_r+0x394>
 8008812:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8008816:	d003      	beq.n	8008820 <_vfiprintf_r+0x3b4>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	9a03      	ldr	r2, [sp, #12]
 800881c:	801a      	strh	r2, [r3, #0]
 800881e:	e7ef      	b.n	8008800 <_vfiprintf_r+0x394>
 8008820:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8008824:	d0f1      	beq.n	800880a <_vfiprintf_r+0x39e>
 8008826:	682b      	ldr	r3, [r5, #0]
 8008828:	9a03      	ldr	r2, [sp, #12]
 800882a:	701a      	strb	r2, [r3, #0]
 800882c:	e7e8      	b.n	8008800 <_vfiprintf_r+0x394>
 800882e:	f04a 0a10 	orr.w	sl, sl, #16
 8008832:	f01a 0320 	ands.w	r3, sl, #32
 8008836:	d01f      	beq.n	8008878 <_vfiprintf_r+0x40c>
 8008838:	3507      	adds	r5, #7
 800883a:	f025 0507 	bic.w	r5, r5, #7
 800883e:	46a8      	mov	r8, r5
 8008840:	686d      	ldr	r5, [r5, #4]
 8008842:	f858 4b08 	ldr.w	r4, [r8], #8
 8008846:	2300      	movs	r3, #0
 8008848:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800884c:	2200      	movs	r2, #0
 800884e:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8008852:	9a01      	ldr	r2, [sp, #4]
 8008854:	3201      	adds	r2, #1
 8008856:	f000 8262 	beq.w	8008d1e <_vfiprintf_r+0x8b2>
 800885a:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800885e:	9204      	str	r2, [sp, #16]
 8008860:	ea54 0205 	orrs.w	r2, r4, r5
 8008864:	f040 8261 	bne.w	8008d2a <_vfiprintf_r+0x8be>
 8008868:	9a01      	ldr	r2, [sp, #4]
 800886a:	2a00      	cmp	r2, #0
 800886c:	f000 8196 	beq.w	8008b9c <_vfiprintf_r+0x730>
 8008870:	2b01      	cmp	r3, #1
 8008872:	f040 825d 	bne.w	8008d30 <_vfiprintf_r+0x8c4>
 8008876:	e139      	b.n	8008aec <_vfiprintf_r+0x680>
 8008878:	46a8      	mov	r8, r5
 800887a:	f01a 0510 	ands.w	r5, sl, #16
 800887e:	f858 4b04 	ldr.w	r4, [r8], #4
 8008882:	d001      	beq.n	8008888 <_vfiprintf_r+0x41c>
 8008884:	461d      	mov	r5, r3
 8008886:	e7de      	b.n	8008846 <_vfiprintf_r+0x3da>
 8008888:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800888c:	d001      	beq.n	8008892 <_vfiprintf_r+0x426>
 800888e:	b2a4      	uxth	r4, r4
 8008890:	e7d9      	b.n	8008846 <_vfiprintf_r+0x3da>
 8008892:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008896:	d0d6      	beq.n	8008846 <_vfiprintf_r+0x3da>
 8008898:	b2e4      	uxtb	r4, r4
 800889a:	e7f3      	b.n	8008884 <_vfiprintf_r+0x418>
 800889c:	f647 0330 	movw	r3, #30768	@ 0x7830
 80088a0:	46a8      	mov	r8, r5
 80088a2:	2500      	movs	r5, #0
 80088a4:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 80088a8:	4b03      	ldr	r3, [pc, #12]	@ (80088b8 <_vfiprintf_r+0x44c>)
 80088aa:	f858 4b04 	ldr.w	r4, [r8], #4
 80088ae:	f04a 0a02 	orr.w	sl, sl, #2
 80088b2:	9305      	str	r3, [sp, #20]
 80088b4:	2302      	movs	r3, #2
 80088b6:	e7c9      	b.n	800884c <_vfiprintf_r+0x3e0>
 80088b8:	0800954e 	.word	0x0800954e
 80088bc:	46a8      	mov	r8, r5
 80088be:	2500      	movs	r5, #0
 80088c0:	9b01      	ldr	r3, [sp, #4]
 80088c2:	f858 9b04 	ldr.w	r9, [r8], #4
 80088c6:	1c5c      	adds	r4, r3, #1
 80088c8:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 80088cc:	f000 80d0 	beq.w	8008a70 <_vfiprintf_r+0x604>
 80088d0:	461a      	mov	r2, r3
 80088d2:	4629      	mov	r1, r5
 80088d4:	4648      	mov	r0, r9
 80088d6:	f7fe f8d1 	bl	8006a7c <memchr>
 80088da:	4604      	mov	r4, r0
 80088dc:	b118      	cbz	r0, 80088e6 <_vfiprintf_r+0x47a>
 80088de:	eba0 0309 	sub.w	r3, r0, r9
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	462c      	mov	r4, r5
 80088e6:	9b01      	ldr	r3, [sp, #4]
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	bfb8      	it	lt
 80088ec:	4623      	movlt	r3, r4
 80088ee:	9304      	str	r3, [sp, #16]
 80088f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80088f4:	b113      	cbz	r3, 80088fc <_vfiprintf_r+0x490>
 80088f6:	9b04      	ldr	r3, [sp, #16]
 80088f8:	3301      	adds	r3, #1
 80088fa:	9304      	str	r3, [sp, #16]
 80088fc:	f01a 0302 	ands.w	r3, sl, #2
 8008900:	9308      	str	r3, [sp, #32]
 8008902:	bf1e      	ittt	ne
 8008904:	9b04      	ldrne	r3, [sp, #16]
 8008906:	3302      	addne	r3, #2
 8008908:	9304      	strne	r3, [sp, #16]
 800890a:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800890e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008910:	d11f      	bne.n	8008952 <_vfiprintf_r+0x4e6>
 8008912:	9b02      	ldr	r3, [sp, #8]
 8008914:	9a04      	ldr	r2, [sp, #16]
 8008916:	1a9d      	subs	r5, r3, r2
 8008918:	2d00      	cmp	r5, #0
 800891a:	dd1a      	ble.n	8008952 <_vfiprintf_r+0x4e6>
 800891c:	4ba9      	ldr	r3, [pc, #676]	@ (8008bc4 <_vfiprintf_r+0x758>)
 800891e:	2d10      	cmp	r5, #16
 8008920:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008924:	f106 0008 	add.w	r0, r6, #8
 8008928:	f102 0201 	add.w	r2, r2, #1
 800892c:	6033      	str	r3, [r6, #0]
 800892e:	f300 814f 	bgt.w	8008bd0 <_vfiprintf_r+0x764>
 8008932:	6075      	str	r5, [r6, #4]
 8008934:	2a07      	cmp	r2, #7
 8008936:	440d      	add	r5, r1
 8008938:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800893c:	f340 815d 	ble.w	8008bfa <_vfiprintf_r+0x78e>
 8008940:	4639      	mov	r1, r7
 8008942:	9800      	ldr	r0, [sp, #0]
 8008944:	aa0e      	add	r2, sp, #56	@ 0x38
 8008946:	f7ff fd5f 	bl	8008408 <__sprint_r>
 800894a:	2800      	cmp	r0, #0
 800894c:	f040 81b9 	bne.w	8008cc2 <_vfiprintf_r+0x856>
 8008950:	ae11      	add	r6, sp, #68	@ 0x44
 8008952:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8008956:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800895a:	b161      	cbz	r1, 8008976 <_vfiprintf_r+0x50a>
 800895c:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8008960:	6031      	str	r1, [r6, #0]
 8008962:	2101      	movs	r1, #1
 8008964:	3301      	adds	r3, #1
 8008966:	440a      	add	r2, r1
 8008968:	2b07      	cmp	r3, #7
 800896a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800896e:	6071      	str	r1, [r6, #4]
 8008970:	f300 8145 	bgt.w	8008bfe <_vfiprintf_r+0x792>
 8008974:	3608      	adds	r6, #8
 8008976:	9908      	ldr	r1, [sp, #32]
 8008978:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800897c:	b159      	cbz	r1, 8008996 <_vfiprintf_r+0x52a>
 800897e:	a90d      	add	r1, sp, #52	@ 0x34
 8008980:	6031      	str	r1, [r6, #0]
 8008982:	2102      	movs	r1, #2
 8008984:	3301      	adds	r3, #1
 8008986:	440a      	add	r2, r1
 8008988:	2b07      	cmp	r3, #7
 800898a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800898e:	6071      	str	r1, [r6, #4]
 8008990:	f300 813e 	bgt.w	8008c10 <_vfiprintf_r+0x7a4>
 8008994:	3608      	adds	r6, #8
 8008996:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008998:	2b80      	cmp	r3, #128	@ 0x80
 800899a:	d11f      	bne.n	80089dc <_vfiprintf_r+0x570>
 800899c:	9b02      	ldr	r3, [sp, #8]
 800899e:	9a04      	ldr	r2, [sp, #16]
 80089a0:	1a9d      	subs	r5, r3, r2
 80089a2:	2d00      	cmp	r5, #0
 80089a4:	dd1a      	ble.n	80089dc <_vfiprintf_r+0x570>
 80089a6:	4b88      	ldr	r3, [pc, #544]	@ (8008bc8 <_vfiprintf_r+0x75c>)
 80089a8:	2d10      	cmp	r5, #16
 80089aa:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 80089ae:	f106 0008 	add.w	r0, r6, #8
 80089b2:	f102 0201 	add.w	r2, r2, #1
 80089b6:	6033      	str	r3, [r6, #0]
 80089b8:	f300 8133 	bgt.w	8008c22 <_vfiprintf_r+0x7b6>
 80089bc:	6075      	str	r5, [r6, #4]
 80089be:	2a07      	cmp	r2, #7
 80089c0:	440d      	add	r5, r1
 80089c2:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 80089c6:	f340 8141 	ble.w	8008c4c <_vfiprintf_r+0x7e0>
 80089ca:	4639      	mov	r1, r7
 80089cc:	9800      	ldr	r0, [sp, #0]
 80089ce:	aa0e      	add	r2, sp, #56	@ 0x38
 80089d0:	f7ff fd1a 	bl	8008408 <__sprint_r>
 80089d4:	2800      	cmp	r0, #0
 80089d6:	f040 8174 	bne.w	8008cc2 <_vfiprintf_r+0x856>
 80089da:	ae11      	add	r6, sp, #68	@ 0x44
 80089dc:	9b01      	ldr	r3, [sp, #4]
 80089de:	1ae4      	subs	r4, r4, r3
 80089e0:	2c00      	cmp	r4, #0
 80089e2:	dd1a      	ble.n	8008a1a <_vfiprintf_r+0x5ae>
 80089e4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 80089e8:	4877      	ldr	r0, [pc, #476]	@ (8008bc8 <_vfiprintf_r+0x75c>)
 80089ea:	2c10      	cmp	r4, #16
 80089ec:	f103 0301 	add.w	r3, r3, #1
 80089f0:	f106 0108 	add.w	r1, r6, #8
 80089f4:	6030      	str	r0, [r6, #0]
 80089f6:	f300 812b 	bgt.w	8008c50 <_vfiprintf_r+0x7e4>
 80089fa:	6074      	str	r4, [r6, #4]
 80089fc:	2b07      	cmp	r3, #7
 80089fe:	4414      	add	r4, r2
 8008a00:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8008a04:	f340 8135 	ble.w	8008c72 <_vfiprintf_r+0x806>
 8008a08:	4639      	mov	r1, r7
 8008a0a:	9800      	ldr	r0, [sp, #0]
 8008a0c:	aa0e      	add	r2, sp, #56	@ 0x38
 8008a0e:	f7ff fcfb 	bl	8008408 <__sprint_r>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f040 8155 	bne.w	8008cc2 <_vfiprintf_r+0x856>
 8008a18:	ae11      	add	r6, sp, #68	@ 0x44
 8008a1a:	9b01      	ldr	r3, [sp, #4]
 8008a1c:	9a01      	ldr	r2, [sp, #4]
 8008a1e:	6073      	str	r3, [r6, #4]
 8008a20:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a22:	f8c6 9000 	str.w	r9, [r6]
 8008a26:	4413      	add	r3, r2
 8008a28:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	2b07      	cmp	r3, #7
 8008a30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a32:	f300 8120 	bgt.w	8008c76 <_vfiprintf_r+0x80a>
 8008a36:	f106 0308 	add.w	r3, r6, #8
 8008a3a:	f01a 0f04 	tst.w	sl, #4
 8008a3e:	f040 8122 	bne.w	8008c86 <_vfiprintf_r+0x81a>
 8008a42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a46:	9904      	ldr	r1, [sp, #16]
 8008a48:	428a      	cmp	r2, r1
 8008a4a:	bfac      	ite	ge
 8008a4c:	189b      	addge	r3, r3, r2
 8008a4e:	185b      	addlt	r3, r3, r1
 8008a50:	9303      	str	r3, [sp, #12]
 8008a52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a54:	b13b      	cbz	r3, 8008a66 <_vfiprintf_r+0x5fa>
 8008a56:	4639      	mov	r1, r7
 8008a58:	9800      	ldr	r0, [sp, #0]
 8008a5a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008a5c:	f7ff fcd4 	bl	8008408 <__sprint_r>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	f040 812e 	bne.w	8008cc2 <_vfiprintf_r+0x856>
 8008a66:	2300      	movs	r3, #0
 8008a68:	4645      	mov	r5, r8
 8008a6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a6c:	ae11      	add	r6, sp, #68	@ 0x44
 8008a6e:	e55e      	b.n	800852e <_vfiprintf_r+0xc2>
 8008a70:	4648      	mov	r0, r9
 8008a72:	f7f7 fbd9 	bl	8000228 <strlen>
 8008a76:	9001      	str	r0, [sp, #4]
 8008a78:	e734      	b.n	80088e4 <_vfiprintf_r+0x478>
 8008a7a:	f04a 0a10 	orr.w	sl, sl, #16
 8008a7e:	f01a 0320 	ands.w	r3, sl, #32
 8008a82:	d008      	beq.n	8008a96 <_vfiprintf_r+0x62a>
 8008a84:	3507      	adds	r5, #7
 8008a86:	f025 0507 	bic.w	r5, r5, #7
 8008a8a:	46a8      	mov	r8, r5
 8008a8c:	686d      	ldr	r5, [r5, #4]
 8008a8e:	f858 4b08 	ldr.w	r4, [r8], #8
 8008a92:	2301      	movs	r3, #1
 8008a94:	e6da      	b.n	800884c <_vfiprintf_r+0x3e0>
 8008a96:	46a8      	mov	r8, r5
 8008a98:	f01a 0510 	ands.w	r5, sl, #16
 8008a9c:	f858 4b04 	ldr.w	r4, [r8], #4
 8008aa0:	d001      	beq.n	8008aa6 <_vfiprintf_r+0x63a>
 8008aa2:	461d      	mov	r5, r3
 8008aa4:	e7f5      	b.n	8008a92 <_vfiprintf_r+0x626>
 8008aa6:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008aaa:	d001      	beq.n	8008ab0 <_vfiprintf_r+0x644>
 8008aac:	b2a4      	uxth	r4, r4
 8008aae:	e7f0      	b.n	8008a92 <_vfiprintf_r+0x626>
 8008ab0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008ab4:	d0ed      	beq.n	8008a92 <_vfiprintf_r+0x626>
 8008ab6:	b2e4      	uxtb	r4, r4
 8008ab8:	e7f3      	b.n	8008aa2 <_vfiprintf_r+0x636>
 8008aba:	4a44      	ldr	r2, [pc, #272]	@ (8008bcc <_vfiprintf_r+0x760>)
 8008abc:	e5cc      	b.n	8008658 <_vfiprintf_r+0x1ec>
 8008abe:	46a8      	mov	r8, r5
 8008ac0:	f01a 0510 	ands.w	r5, sl, #16
 8008ac4:	f858 4b04 	ldr.w	r4, [r8], #4
 8008ac8:	d001      	beq.n	8008ace <_vfiprintf_r+0x662>
 8008aca:	4615      	mov	r5, r2
 8008acc:	e5d0      	b.n	8008670 <_vfiprintf_r+0x204>
 8008ace:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8008ad2:	d001      	beq.n	8008ad8 <_vfiprintf_r+0x66c>
 8008ad4:	b2a4      	uxth	r4, r4
 8008ad6:	e5cb      	b.n	8008670 <_vfiprintf_r+0x204>
 8008ad8:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008adc:	f43f adc8 	beq.w	8008670 <_vfiprintf_r+0x204>
 8008ae0:	b2e4      	uxtb	r4, r4
 8008ae2:	e7f2      	b.n	8008aca <_vfiprintf_r+0x65e>
 8008ae4:	2c0a      	cmp	r4, #10
 8008ae6:	f175 0300 	sbcs.w	r3, r5, #0
 8008aea:	d206      	bcs.n	8008afa <_vfiprintf_r+0x68e>
 8008aec:	3430      	adds	r4, #48	@ 0x30
 8008aee:	b2e4      	uxtb	r4, r4
 8008af0:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8008af4:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8008af8:	e136      	b.n	8008d68 <_vfiprintf_r+0x8fc>
 8008afa:	f04f 0a00 	mov.w	sl, #0
 8008afe:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008b00:	9308      	str	r3, [sp, #32]
 8008b02:	9b04      	ldr	r3, [sp, #16]
 8008b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b08:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b0a:	220a      	movs	r2, #10
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	4620      	mov	r0, r4
 8008b10:	4629      	mov	r1, r5
 8008b12:	f7f8 fb19 	bl	8001148 <__aeabi_uldivmod>
 8008b16:	460b      	mov	r3, r1
 8008b18:	9908      	ldr	r1, [sp, #32]
 8008b1a:	3230      	adds	r2, #48	@ 0x30
 8008b1c:	f801 2c01 	strb.w	r2, [r1, #-1]
 8008b20:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b22:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008b24:	f101 39ff 	add.w	r9, r1, #4294967295
 8008b28:	f10a 0a01 	add.w	sl, sl, #1
 8008b2c:	b1e2      	cbz	r2, 8008b68 <_vfiprintf_r+0x6fc>
 8008b2e:	9a06      	ldr	r2, [sp, #24]
 8008b30:	7812      	ldrb	r2, [r2, #0]
 8008b32:	4552      	cmp	r2, sl
 8008b34:	d118      	bne.n	8008b68 <_vfiprintf_r+0x6fc>
 8008b36:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8008b3a:	d015      	beq.n	8008b68 <_vfiprintf_r+0x6fc>
 8008b3c:	2c0a      	cmp	r4, #10
 8008b3e:	f175 0200 	sbcs.w	r2, r5, #0
 8008b42:	d311      	bcc.n	8008b68 <_vfiprintf_r+0x6fc>
 8008b44:	9308      	str	r3, [sp, #32]
 8008b46:	9b07      	ldr	r3, [sp, #28]
 8008b48:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b4a:	eba9 0903 	sub.w	r9, r9, r3
 8008b4e:	461a      	mov	r2, r3
 8008b50:	4648      	mov	r0, r9
 8008b52:	f7fd ff4c 	bl	80069ee <strncpy>
 8008b56:	9b06      	ldr	r3, [sp, #24]
 8008b58:	785a      	ldrb	r2, [r3, #1]
 8008b5a:	9b08      	ldr	r3, [sp, #32]
 8008b5c:	b172      	cbz	r2, 8008b7c <_vfiprintf_r+0x710>
 8008b5e:	f04f 0a00 	mov.w	sl, #0
 8008b62:	9a06      	ldr	r2, [sp, #24]
 8008b64:	3201      	adds	r2, #1
 8008b66:	9206      	str	r2, [sp, #24]
 8008b68:	2c0a      	cmp	r4, #10
 8008b6a:	f175 0500 	sbcs.w	r5, r5, #0
 8008b6e:	f0c0 80fb 	bcc.w	8008d68 <_vfiprintf_r+0x8fc>
 8008b72:	461d      	mov	r5, r3
 8008b74:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008b76:	f8cd 9020 	str.w	r9, [sp, #32]
 8008b7a:	e7c6      	b.n	8008b0a <_vfiprintf_r+0x69e>
 8008b7c:	4692      	mov	sl, r2
 8008b7e:	e7f3      	b.n	8008b68 <_vfiprintf_r+0x6fc>
 8008b80:	9a05      	ldr	r2, [sp, #20]
 8008b82:	f004 030f 	and.w	r3, r4, #15
 8008b86:	5cd3      	ldrb	r3, [r2, r3]
 8008b88:	0924      	lsrs	r4, r4, #4
 8008b8a:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8008b8e:	092d      	lsrs	r5, r5, #4
 8008b90:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008b94:	ea54 0305 	orrs.w	r3, r4, r5
 8008b98:	d1f2      	bne.n	8008b80 <_vfiprintf_r+0x714>
 8008b9a:	e0e5      	b.n	8008d68 <_vfiprintf_r+0x8fc>
 8008b9c:	b923      	cbnz	r3, 8008ba8 <_vfiprintf_r+0x73c>
 8008b9e:	f01a 0f01 	tst.w	sl, #1
 8008ba2:	d001      	beq.n	8008ba8 <_vfiprintf_r+0x73c>
 8008ba4:	2430      	movs	r4, #48	@ 0x30
 8008ba6:	e7a3      	b.n	8008af0 <_vfiprintf_r+0x684>
 8008ba8:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008bac:	e0dc      	b.n	8008d68 <_vfiprintf_r+0x8fc>
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f000 80a8 	beq.w	8008d04 <_vfiprintf_r+0x898>
 8008bb4:	2400      	movs	r4, #0
 8008bb6:	46a8      	mov	r8, r5
 8008bb8:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8008bbc:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8008bc0:	e5e3      	b.n	800878a <_vfiprintf_r+0x31e>
 8008bc2:	bf00      	nop
 8008bc4:	080098b7 	.word	0x080098b7
 8008bc8:	080098a7 	.word	0x080098a7
 8008bcc:	0800955f 	.word	0x0800955f
 8008bd0:	f04f 0c10 	mov.w	ip, #16
 8008bd4:	2a07      	cmp	r2, #7
 8008bd6:	4461      	add	r1, ip
 8008bd8:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008bdc:	f8c6 c004 	str.w	ip, [r6, #4]
 8008be0:	dd08      	ble.n	8008bf4 <_vfiprintf_r+0x788>
 8008be2:	4639      	mov	r1, r7
 8008be4:	9800      	ldr	r0, [sp, #0]
 8008be6:	aa0e      	add	r2, sp, #56	@ 0x38
 8008be8:	f7ff fc0e 	bl	8008408 <__sprint_r>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d168      	bne.n	8008cc2 <_vfiprintf_r+0x856>
 8008bf0:	4b61      	ldr	r3, [pc, #388]	@ (8008d78 <_vfiprintf_r+0x90c>)
 8008bf2:	a811      	add	r0, sp, #68	@ 0x44
 8008bf4:	4606      	mov	r6, r0
 8008bf6:	3d10      	subs	r5, #16
 8008bf8:	e691      	b.n	800891e <_vfiprintf_r+0x4b2>
 8008bfa:	4606      	mov	r6, r0
 8008bfc:	e6a9      	b.n	8008952 <_vfiprintf_r+0x4e6>
 8008bfe:	4639      	mov	r1, r7
 8008c00:	9800      	ldr	r0, [sp, #0]
 8008c02:	aa0e      	add	r2, sp, #56	@ 0x38
 8008c04:	f7ff fc00 	bl	8008408 <__sprint_r>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	d15a      	bne.n	8008cc2 <_vfiprintf_r+0x856>
 8008c0c:	ae11      	add	r6, sp, #68	@ 0x44
 8008c0e:	e6b2      	b.n	8008976 <_vfiprintf_r+0x50a>
 8008c10:	4639      	mov	r1, r7
 8008c12:	9800      	ldr	r0, [sp, #0]
 8008c14:	aa0e      	add	r2, sp, #56	@ 0x38
 8008c16:	f7ff fbf7 	bl	8008408 <__sprint_r>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d151      	bne.n	8008cc2 <_vfiprintf_r+0x856>
 8008c1e:	ae11      	add	r6, sp, #68	@ 0x44
 8008c20:	e6b9      	b.n	8008996 <_vfiprintf_r+0x52a>
 8008c22:	f04f 0c10 	mov.w	ip, #16
 8008c26:	2a07      	cmp	r2, #7
 8008c28:	4461      	add	r1, ip
 8008c2a:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008c2e:	f8c6 c004 	str.w	ip, [r6, #4]
 8008c32:	dd08      	ble.n	8008c46 <_vfiprintf_r+0x7da>
 8008c34:	4639      	mov	r1, r7
 8008c36:	9800      	ldr	r0, [sp, #0]
 8008c38:	aa0e      	add	r2, sp, #56	@ 0x38
 8008c3a:	f7ff fbe5 	bl	8008408 <__sprint_r>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	d13f      	bne.n	8008cc2 <_vfiprintf_r+0x856>
 8008c42:	4b4e      	ldr	r3, [pc, #312]	@ (8008d7c <_vfiprintf_r+0x910>)
 8008c44:	a811      	add	r0, sp, #68	@ 0x44
 8008c46:	4606      	mov	r6, r0
 8008c48:	3d10      	subs	r5, #16
 8008c4a:	e6ad      	b.n	80089a8 <_vfiprintf_r+0x53c>
 8008c4c:	4606      	mov	r6, r0
 8008c4e:	e6c5      	b.n	80089dc <_vfiprintf_r+0x570>
 8008c50:	2010      	movs	r0, #16
 8008c52:	2b07      	cmp	r3, #7
 8008c54:	4402      	add	r2, r0
 8008c56:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008c5a:	6070      	str	r0, [r6, #4]
 8008c5c:	dd06      	ble.n	8008c6c <_vfiprintf_r+0x800>
 8008c5e:	4639      	mov	r1, r7
 8008c60:	9800      	ldr	r0, [sp, #0]
 8008c62:	aa0e      	add	r2, sp, #56	@ 0x38
 8008c64:	f7ff fbd0 	bl	8008408 <__sprint_r>
 8008c68:	bb58      	cbnz	r0, 8008cc2 <_vfiprintf_r+0x856>
 8008c6a:	a911      	add	r1, sp, #68	@ 0x44
 8008c6c:	460e      	mov	r6, r1
 8008c6e:	3c10      	subs	r4, #16
 8008c70:	e6b8      	b.n	80089e4 <_vfiprintf_r+0x578>
 8008c72:	460e      	mov	r6, r1
 8008c74:	e6d1      	b.n	8008a1a <_vfiprintf_r+0x5ae>
 8008c76:	4639      	mov	r1, r7
 8008c78:	9800      	ldr	r0, [sp, #0]
 8008c7a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008c7c:	f7ff fbc4 	bl	8008408 <__sprint_r>
 8008c80:	b9f8      	cbnz	r0, 8008cc2 <_vfiprintf_r+0x856>
 8008c82:	ab11      	add	r3, sp, #68	@ 0x44
 8008c84:	e6d9      	b.n	8008a3a <_vfiprintf_r+0x5ce>
 8008c86:	9a02      	ldr	r2, [sp, #8]
 8008c88:	9904      	ldr	r1, [sp, #16]
 8008c8a:	1a54      	subs	r4, r2, r1
 8008c8c:	2c00      	cmp	r4, #0
 8008c8e:	f77f aed8 	ble.w	8008a42 <_vfiprintf_r+0x5d6>
 8008c92:	2610      	movs	r6, #16
 8008c94:	4d38      	ldr	r5, [pc, #224]	@ (8008d78 <_vfiprintf_r+0x90c>)
 8008c96:	2c10      	cmp	r4, #16
 8008c98:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008c9c:	601d      	str	r5, [r3, #0]
 8008c9e:	f102 0201 	add.w	r2, r2, #1
 8008ca2:	dc1d      	bgt.n	8008ce0 <_vfiprintf_r+0x874>
 8008ca4:	605c      	str	r4, [r3, #4]
 8008ca6:	2a07      	cmp	r2, #7
 8008ca8:	440c      	add	r4, r1
 8008caa:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8008cae:	f77f aec8 	ble.w	8008a42 <_vfiprintf_r+0x5d6>
 8008cb2:	4639      	mov	r1, r7
 8008cb4:	9800      	ldr	r0, [sp, #0]
 8008cb6:	aa0e      	add	r2, sp, #56	@ 0x38
 8008cb8:	f7ff fba6 	bl	8008408 <__sprint_r>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	f43f aec0 	beq.w	8008a42 <_vfiprintf_r+0x5d6>
 8008cc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cc4:	07d9      	lsls	r1, r3, #31
 8008cc6:	d405      	bmi.n	8008cd4 <_vfiprintf_r+0x868>
 8008cc8:	89bb      	ldrh	r3, [r7, #12]
 8008cca:	059a      	lsls	r2, r3, #22
 8008ccc:	d402      	bmi.n	8008cd4 <_vfiprintf_r+0x868>
 8008cce:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008cd0:	f7fc f865 	bl	8004d9e <__retarget_lock_release_recursive>
 8008cd4:	89bb      	ldrh	r3, [r7, #12]
 8008cd6:	065b      	lsls	r3, r3, #25
 8008cd8:	f57f abf9 	bpl.w	80084ce <_vfiprintf_r+0x62>
 8008cdc:	f7ff bbf4 	b.w	80084c8 <_vfiprintf_r+0x5c>
 8008ce0:	3110      	adds	r1, #16
 8008ce2:	2a07      	cmp	r2, #7
 8008ce4:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008ce8:	605e      	str	r6, [r3, #4]
 8008cea:	dc02      	bgt.n	8008cf2 <_vfiprintf_r+0x886>
 8008cec:	3308      	adds	r3, #8
 8008cee:	3c10      	subs	r4, #16
 8008cf0:	e7d1      	b.n	8008c96 <_vfiprintf_r+0x82a>
 8008cf2:	4639      	mov	r1, r7
 8008cf4:	9800      	ldr	r0, [sp, #0]
 8008cf6:	aa0e      	add	r2, sp, #56	@ 0x38
 8008cf8:	f7ff fb86 	bl	8008408 <__sprint_r>
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	d1e0      	bne.n	8008cc2 <_vfiprintf_r+0x856>
 8008d00:	ab11      	add	r3, sp, #68	@ 0x44
 8008d02:	e7f4      	b.n	8008cee <_vfiprintf_r+0x882>
 8008d04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d06:	b913      	cbnz	r3, 8008d0e <_vfiprintf_r+0x8a2>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d0c:	e7d9      	b.n	8008cc2 <_vfiprintf_r+0x856>
 8008d0e:	4639      	mov	r1, r7
 8008d10:	9800      	ldr	r0, [sp, #0]
 8008d12:	aa0e      	add	r2, sp, #56	@ 0x38
 8008d14:	f7ff fb78 	bl	8008408 <__sprint_r>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	d0f5      	beq.n	8008d08 <_vfiprintf_r+0x89c>
 8008d1c:	e7d1      	b.n	8008cc2 <_vfiprintf_r+0x856>
 8008d1e:	ea54 0205 	orrs.w	r2, r4, r5
 8008d22:	f8cd a010 	str.w	sl, [sp, #16]
 8008d26:	f43f ada3 	beq.w	8008870 <_vfiprintf_r+0x404>
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	f43f aeda 	beq.w	8008ae4 <_vfiprintf_r+0x678>
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008d36:	f43f af23 	beq.w	8008b80 <_vfiprintf_r+0x714>
 8008d3a:	f004 0307 	and.w	r3, r4, #7
 8008d3e:	08e4      	lsrs	r4, r4, #3
 8008d40:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8008d44:	08ed      	lsrs	r5, r5, #3
 8008d46:	3330      	adds	r3, #48	@ 0x30
 8008d48:	ea54 0105 	orrs.w	r1, r4, r5
 8008d4c:	464a      	mov	r2, r9
 8008d4e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008d52:	d1f2      	bne.n	8008d3a <_vfiprintf_r+0x8ce>
 8008d54:	9904      	ldr	r1, [sp, #16]
 8008d56:	07c8      	lsls	r0, r1, #31
 8008d58:	d506      	bpl.n	8008d68 <_vfiprintf_r+0x8fc>
 8008d5a:	2b30      	cmp	r3, #48	@ 0x30
 8008d5c:	d004      	beq.n	8008d68 <_vfiprintf_r+0x8fc>
 8008d5e:	2330      	movs	r3, #48	@ 0x30
 8008d60:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008d64:	f1a2 0902 	sub.w	r9, r2, #2
 8008d68:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008d6a:	eba3 0309 	sub.w	r3, r3, r9
 8008d6e:	9c01      	ldr	r4, [sp, #4]
 8008d70:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008d74:	9301      	str	r3, [sp, #4]
 8008d76:	e5b6      	b.n	80088e6 <_vfiprintf_r+0x47a>
 8008d78:	080098b7 	.word	0x080098b7
 8008d7c:	080098a7 	.word	0x080098a7

08008d80 <__sbprintf>:
 8008d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d82:	461f      	mov	r7, r3
 8008d84:	898b      	ldrh	r3, [r1, #12]
 8008d86:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8008d8a:	f023 0302 	bic.w	r3, r3, #2
 8008d8e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008d92:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008d94:	4615      	mov	r5, r2
 8008d96:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d98:	89cb      	ldrh	r3, [r1, #14]
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008da0:	69cb      	ldr	r3, [r1, #28]
 8008da2:	a816      	add	r0, sp, #88	@ 0x58
 8008da4:	9307      	str	r3, [sp, #28]
 8008da6:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008da8:	460c      	mov	r4, r1
 8008daa:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dac:	ab1a      	add	r3, sp, #104	@ 0x68
 8008dae:	9300      	str	r3, [sp, #0]
 8008db0:	9304      	str	r3, [sp, #16]
 8008db2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008db6:	9302      	str	r3, [sp, #8]
 8008db8:	9305      	str	r3, [sp, #20]
 8008dba:	2300      	movs	r3, #0
 8008dbc:	9306      	str	r3, [sp, #24]
 8008dbe:	f7fb ffeb 	bl	8004d98 <__retarget_lock_init_recursive>
 8008dc2:	462a      	mov	r2, r5
 8008dc4:	463b      	mov	r3, r7
 8008dc6:	4669      	mov	r1, sp
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f7ff fb4f 	bl	800846c <_vfiprintf_r>
 8008dce:	1e05      	subs	r5, r0, #0
 8008dd0:	db07      	blt.n	8008de2 <__sbprintf+0x62>
 8008dd2:	4669      	mov	r1, sp
 8008dd4:	4630      	mov	r0, r6
 8008dd6:	f7fd fde5 	bl	80069a4 <_fflush_r>
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	bf18      	it	ne
 8008dde:	f04f 35ff 	movne.w	r5, #4294967295
 8008de2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008de6:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008de8:	065b      	lsls	r3, r3, #25
 8008dea:	bf42      	ittt	mi
 8008dec:	89a3      	ldrhmi	r3, [r4, #12]
 8008dee:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8008df2:	81a3      	strhmi	r3, [r4, #12]
 8008df4:	f7fb ffd1 	bl	8004d9a <__retarget_lock_close_recursive>
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8008dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e00 <__sfvwrite_r>:
 8008e00:	6893      	ldr	r3, [r2, #8]
 8008e02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e06:	4606      	mov	r6, r0
 8008e08:	460c      	mov	r4, r1
 8008e0a:	4691      	mov	r9, r2
 8008e0c:	b91b      	cbnz	r3, 8008e16 <__sfvwrite_r+0x16>
 8008e0e:	2000      	movs	r0, #0
 8008e10:	b003      	add	sp, #12
 8008e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e16:	898b      	ldrh	r3, [r1, #12]
 8008e18:	0718      	lsls	r0, r3, #28
 8008e1a:	d550      	bpl.n	8008ebe <__sfvwrite_r+0xbe>
 8008e1c:	690b      	ldr	r3, [r1, #16]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d04d      	beq.n	8008ebe <__sfvwrite_r+0xbe>
 8008e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e26:	f8d9 8000 	ldr.w	r8, [r9]
 8008e2a:	f013 0702 	ands.w	r7, r3, #2
 8008e2e:	d16b      	bne.n	8008f08 <__sfvwrite_r+0x108>
 8008e30:	f013 0301 	ands.w	r3, r3, #1
 8008e34:	f000 809c 	beq.w	8008f70 <__sfvwrite_r+0x170>
 8008e38:	4638      	mov	r0, r7
 8008e3a:	46ba      	mov	sl, r7
 8008e3c:	46bb      	mov	fp, r7
 8008e3e:	f1bb 0f00 	cmp.w	fp, #0
 8008e42:	f000 8103 	beq.w	800904c <__sfvwrite_r+0x24c>
 8008e46:	b950      	cbnz	r0, 8008e5e <__sfvwrite_r+0x5e>
 8008e48:	465a      	mov	r2, fp
 8008e4a:	210a      	movs	r1, #10
 8008e4c:	4650      	mov	r0, sl
 8008e4e:	f7fd fe15 	bl	8006a7c <memchr>
 8008e52:	2800      	cmp	r0, #0
 8008e54:	f000 8100 	beq.w	8009058 <__sfvwrite_r+0x258>
 8008e58:	3001      	adds	r0, #1
 8008e5a:	eba0 070a 	sub.w	r7, r0, sl
 8008e5e:	6820      	ldr	r0, [r4, #0]
 8008e60:	6921      	ldr	r1, [r4, #16]
 8008e62:	455f      	cmp	r7, fp
 8008e64:	463a      	mov	r2, r7
 8008e66:	bf28      	it	cs
 8008e68:	465a      	movcs	r2, fp
 8008e6a:	4288      	cmp	r0, r1
 8008e6c:	68a5      	ldr	r5, [r4, #8]
 8008e6e:	6963      	ldr	r3, [r4, #20]
 8008e70:	f240 80f5 	bls.w	800905e <__sfvwrite_r+0x25e>
 8008e74:	441d      	add	r5, r3
 8008e76:	42aa      	cmp	r2, r5
 8008e78:	f340 80f1 	ble.w	800905e <__sfvwrite_r+0x25e>
 8008e7c:	4651      	mov	r1, sl
 8008e7e:	462a      	mov	r2, r5
 8008e80:	f7ff f861 	bl	8007f46 <memmove>
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	4621      	mov	r1, r4
 8008e88:	442b      	add	r3, r5
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	6023      	str	r3, [r4, #0]
 8008e8e:	f7fd fd89 	bl	80069a4 <_fflush_r>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	d167      	bne.n	8008f66 <__sfvwrite_r+0x166>
 8008e96:	1b7f      	subs	r7, r7, r5
 8008e98:	f040 80f9 	bne.w	800908e <__sfvwrite_r+0x28e>
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f7fd fd80 	bl	80069a4 <_fflush_r>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	d15e      	bne.n	8008f66 <__sfvwrite_r+0x166>
 8008ea8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008eac:	44aa      	add	sl, r5
 8008eae:	1b5b      	subs	r3, r3, r5
 8008eb0:	ebab 0b05 	sub.w	fp, fp, r5
 8008eb4:	f8c9 3008 	str.w	r3, [r9, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1c0      	bne.n	8008e3e <__sfvwrite_r+0x3e>
 8008ebc:	e7a7      	b.n	8008e0e <__sfvwrite_r+0xe>
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f000 f8e9 	bl	8009098 <__swsetup_r>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d0ab      	beq.n	8008e22 <__sfvwrite_r+0x22>
 8008eca:	f04f 30ff 	mov.w	r0, #4294967295
 8008ece:	e79f      	b.n	8008e10 <__sfvwrite_r+0x10>
 8008ed0:	e9d8 a500 	ldrd	sl, r5, [r8]
 8008ed4:	f108 0808 	add.w	r8, r8, #8
 8008ed8:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8008edc:	69e1      	ldr	r1, [r4, #28]
 8008ede:	2d00      	cmp	r5, #0
 8008ee0:	d0f6      	beq.n	8008ed0 <__sfvwrite_r+0xd0>
 8008ee2:	42bd      	cmp	r5, r7
 8008ee4:	462b      	mov	r3, r5
 8008ee6:	4652      	mov	r2, sl
 8008ee8:	bf28      	it	cs
 8008eea:	463b      	movcs	r3, r7
 8008eec:	4630      	mov	r0, r6
 8008eee:	47d8      	blx	fp
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	dd38      	ble.n	8008f66 <__sfvwrite_r+0x166>
 8008ef4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008ef8:	4482      	add	sl, r0
 8008efa:	1a1b      	subs	r3, r3, r0
 8008efc:	1a2d      	subs	r5, r5, r0
 8008efe:	f8c9 3008 	str.w	r3, [r9, #8]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1e8      	bne.n	8008ed8 <__sfvwrite_r+0xd8>
 8008f06:	e782      	b.n	8008e0e <__sfvwrite_r+0xe>
 8008f08:	f04f 0a00 	mov.w	sl, #0
 8008f0c:	4f61      	ldr	r7, [pc, #388]	@ (8009094 <__sfvwrite_r+0x294>)
 8008f0e:	4655      	mov	r5, sl
 8008f10:	e7e2      	b.n	8008ed8 <__sfvwrite_r+0xd8>
 8008f12:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8008f16:	f108 0808 	add.w	r8, r8, #8
 8008f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f1e:	6820      	ldr	r0, [r4, #0]
 8008f20:	68a2      	ldr	r2, [r4, #8]
 8008f22:	f1ba 0f00 	cmp.w	sl, #0
 8008f26:	d0f4      	beq.n	8008f12 <__sfvwrite_r+0x112>
 8008f28:	0599      	lsls	r1, r3, #22
 8008f2a:	d563      	bpl.n	8008ff4 <__sfvwrite_r+0x1f4>
 8008f2c:	4552      	cmp	r2, sl
 8008f2e:	d836      	bhi.n	8008f9e <__sfvwrite_r+0x19e>
 8008f30:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8008f34:	d033      	beq.n	8008f9e <__sfvwrite_r+0x19e>
 8008f36:	6921      	ldr	r1, [r4, #16]
 8008f38:	6965      	ldr	r5, [r4, #20]
 8008f3a:	eba0 0b01 	sub.w	fp, r0, r1
 8008f3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f46:	f10b 0201 	add.w	r2, fp, #1
 8008f4a:	106d      	asrs	r5, r5, #1
 8008f4c:	4452      	add	r2, sl
 8008f4e:	4295      	cmp	r5, r2
 8008f50:	bf38      	it	cc
 8008f52:	4615      	movcc	r5, r2
 8008f54:	055b      	lsls	r3, r3, #21
 8008f56:	d53d      	bpl.n	8008fd4 <__sfvwrite_r+0x1d4>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7fc f846 	bl	8004fec <_malloc_r>
 8008f60:	b948      	cbnz	r0, 8008f76 <__sfvwrite_r+0x176>
 8008f62:	230c      	movs	r3, #12
 8008f64:	6033      	str	r3, [r6, #0]
 8008f66:	89a3      	ldrh	r3, [r4, #12]
 8008f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f6c:	81a3      	strh	r3, [r4, #12]
 8008f6e:	e7ac      	b.n	8008eca <__sfvwrite_r+0xca>
 8008f70:	461f      	mov	r7, r3
 8008f72:	469a      	mov	sl, r3
 8008f74:	e7d1      	b.n	8008f1a <__sfvwrite_r+0x11a>
 8008f76:	465a      	mov	r2, fp
 8008f78:	6921      	ldr	r1, [r4, #16]
 8008f7a:	9001      	str	r0, [sp, #4]
 8008f7c:	f7ff f804 	bl	8007f88 <memcpy>
 8008f80:	89a2      	ldrh	r2, [r4, #12]
 8008f82:	9b01      	ldr	r3, [sp, #4]
 8008f84:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8008f88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008f8c:	81a2      	strh	r2, [r4, #12]
 8008f8e:	4652      	mov	r2, sl
 8008f90:	6123      	str	r3, [r4, #16]
 8008f92:	6165      	str	r5, [r4, #20]
 8008f94:	445b      	add	r3, fp
 8008f96:	eba5 050b 	sub.w	r5, r5, fp
 8008f9a:	6023      	str	r3, [r4, #0]
 8008f9c:	60a5      	str	r5, [r4, #8]
 8008f9e:	4552      	cmp	r2, sl
 8008fa0:	bf28      	it	cs
 8008fa2:	4652      	movcs	r2, sl
 8008fa4:	4655      	mov	r5, sl
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	6820      	ldr	r0, [r4, #0]
 8008faa:	9201      	str	r2, [sp, #4]
 8008fac:	f7fe ffcb 	bl	8007f46 <memmove>
 8008fb0:	68a3      	ldr	r3, [r4, #8]
 8008fb2:	9a01      	ldr	r2, [sp, #4]
 8008fb4:	1a9b      	subs	r3, r3, r2
 8008fb6:	60a3      	str	r3, [r4, #8]
 8008fb8:	6823      	ldr	r3, [r4, #0]
 8008fba:	4413      	add	r3, r2
 8008fbc:	6023      	str	r3, [r4, #0]
 8008fbe:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008fc2:	442f      	add	r7, r5
 8008fc4:	1b5b      	subs	r3, r3, r5
 8008fc6:	ebaa 0a05 	sub.w	sl, sl, r5
 8008fca:	f8c9 3008 	str.w	r3, [r9, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1a3      	bne.n	8008f1a <__sfvwrite_r+0x11a>
 8008fd2:	e71c      	b.n	8008e0e <__sfvwrite_r+0xe>
 8008fd4:	462a      	mov	r2, r5
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	f7ff f84a 	bl	8008070 <_realloc_r>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d1d5      	bne.n	8008f8e <__sfvwrite_r+0x18e>
 8008fe2:	4630      	mov	r0, r6
 8008fe4:	6921      	ldr	r1, [r4, #16]
 8008fe6:	f7fb ff41 	bl	8004e6c <_free_r>
 8008fea:	89a3      	ldrh	r3, [r4, #12]
 8008fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ff0:	81a3      	strh	r3, [r4, #12]
 8008ff2:	e7b6      	b.n	8008f62 <__sfvwrite_r+0x162>
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	4283      	cmp	r3, r0
 8008ff8:	d302      	bcc.n	8009000 <__sfvwrite_r+0x200>
 8008ffa:	6961      	ldr	r1, [r4, #20]
 8008ffc:	4551      	cmp	r1, sl
 8008ffe:	d915      	bls.n	800902c <__sfvwrite_r+0x22c>
 8009000:	4552      	cmp	r2, sl
 8009002:	bf28      	it	cs
 8009004:	4652      	movcs	r2, sl
 8009006:	4615      	mov	r5, r2
 8009008:	4639      	mov	r1, r7
 800900a:	f7fe ff9c 	bl	8007f46 <memmove>
 800900e:	68a3      	ldr	r3, [r4, #8]
 8009010:	6822      	ldr	r2, [r4, #0]
 8009012:	1b5b      	subs	r3, r3, r5
 8009014:	442a      	add	r2, r5
 8009016:	60a3      	str	r3, [r4, #8]
 8009018:	6022      	str	r2, [r4, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1cf      	bne.n	8008fbe <__sfvwrite_r+0x1be>
 800901e:	4621      	mov	r1, r4
 8009020:	4630      	mov	r0, r6
 8009022:	f7fd fcbf 	bl	80069a4 <_fflush_r>
 8009026:	2800      	cmp	r0, #0
 8009028:	d0c9      	beq.n	8008fbe <__sfvwrite_r+0x1be>
 800902a:	e79c      	b.n	8008f66 <__sfvwrite_r+0x166>
 800902c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009030:	4553      	cmp	r3, sl
 8009032:	bf28      	it	cs
 8009034:	4653      	movcs	r3, sl
 8009036:	fb93 f3f1 	sdiv	r3, r3, r1
 800903a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800903c:	434b      	muls	r3, r1
 800903e:	463a      	mov	r2, r7
 8009040:	4630      	mov	r0, r6
 8009042:	69e1      	ldr	r1, [r4, #28]
 8009044:	47a8      	blx	r5
 8009046:	1e05      	subs	r5, r0, #0
 8009048:	dcb9      	bgt.n	8008fbe <__sfvwrite_r+0x1be>
 800904a:	e78c      	b.n	8008f66 <__sfvwrite_r+0x166>
 800904c:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8009050:	2000      	movs	r0, #0
 8009052:	f108 0808 	add.w	r8, r8, #8
 8009056:	e6f2      	b.n	8008e3e <__sfvwrite_r+0x3e>
 8009058:	f10b 0701 	add.w	r7, fp, #1
 800905c:	e6ff      	b.n	8008e5e <__sfvwrite_r+0x5e>
 800905e:	4293      	cmp	r3, r2
 8009060:	dc08      	bgt.n	8009074 <__sfvwrite_r+0x274>
 8009062:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009064:	4652      	mov	r2, sl
 8009066:	4630      	mov	r0, r6
 8009068:	69e1      	ldr	r1, [r4, #28]
 800906a:	47a8      	blx	r5
 800906c:	1e05      	subs	r5, r0, #0
 800906e:	f73f af12 	bgt.w	8008e96 <__sfvwrite_r+0x96>
 8009072:	e778      	b.n	8008f66 <__sfvwrite_r+0x166>
 8009074:	4651      	mov	r1, sl
 8009076:	9201      	str	r2, [sp, #4]
 8009078:	f7fe ff65 	bl	8007f46 <memmove>
 800907c:	9a01      	ldr	r2, [sp, #4]
 800907e:	68a3      	ldr	r3, [r4, #8]
 8009080:	4615      	mov	r5, r2
 8009082:	1a9b      	subs	r3, r3, r2
 8009084:	60a3      	str	r3, [r4, #8]
 8009086:	6823      	ldr	r3, [r4, #0]
 8009088:	4413      	add	r3, r2
 800908a:	6023      	str	r3, [r4, #0]
 800908c:	e703      	b.n	8008e96 <__sfvwrite_r+0x96>
 800908e:	2001      	movs	r0, #1
 8009090:	e70a      	b.n	8008ea8 <__sfvwrite_r+0xa8>
 8009092:	bf00      	nop
 8009094:	7ffffc00 	.word	0x7ffffc00

08009098 <__swsetup_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	4b29      	ldr	r3, [pc, #164]	@ (8009140 <__swsetup_r+0xa8>)
 800909c:	4605      	mov	r5, r0
 800909e:	6818      	ldr	r0, [r3, #0]
 80090a0:	460c      	mov	r4, r1
 80090a2:	b118      	cbz	r0, 80090ac <__swsetup_r+0x14>
 80090a4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80090a6:	b90b      	cbnz	r3, 80090ac <__swsetup_r+0x14>
 80090a8:	f7fb fd64 	bl	8004b74 <__sinit>
 80090ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090b0:	0719      	lsls	r1, r3, #28
 80090b2:	d422      	bmi.n	80090fa <__swsetup_r+0x62>
 80090b4:	06da      	lsls	r2, r3, #27
 80090b6:	d407      	bmi.n	80090c8 <__swsetup_r+0x30>
 80090b8:	2209      	movs	r2, #9
 80090ba:	602a      	str	r2, [r5, #0]
 80090bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090c0:	f04f 30ff 	mov.w	r0, #4294967295
 80090c4:	81a3      	strh	r3, [r4, #12]
 80090c6:	e033      	b.n	8009130 <__swsetup_r+0x98>
 80090c8:	0758      	lsls	r0, r3, #29
 80090ca:	d512      	bpl.n	80090f2 <__swsetup_r+0x5a>
 80090cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80090ce:	b141      	cbz	r1, 80090e2 <__swsetup_r+0x4a>
 80090d0:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80090d4:	4299      	cmp	r1, r3
 80090d6:	d002      	beq.n	80090de <__swsetup_r+0x46>
 80090d8:	4628      	mov	r0, r5
 80090da:	f7fb fec7 	bl	8004e6c <_free_r>
 80090de:	2300      	movs	r3, #0
 80090e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80090e2:	89a3      	ldrh	r3, [r4, #12]
 80090e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80090e8:	81a3      	strh	r3, [r4, #12]
 80090ea:	2300      	movs	r3, #0
 80090ec:	6063      	str	r3, [r4, #4]
 80090ee:	6923      	ldr	r3, [r4, #16]
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f043 0308 	orr.w	r3, r3, #8
 80090f8:	81a3      	strh	r3, [r4, #12]
 80090fa:	6923      	ldr	r3, [r4, #16]
 80090fc:	b94b      	cbnz	r3, 8009112 <__swsetup_r+0x7a>
 80090fe:	89a3      	ldrh	r3, [r4, #12]
 8009100:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009108:	d003      	beq.n	8009112 <__swsetup_r+0x7a>
 800910a:	4621      	mov	r1, r4
 800910c:	4628      	mov	r0, r5
 800910e:	f000 f8c9 	bl	80092a4 <__smakebuf_r>
 8009112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009116:	f013 0201 	ands.w	r2, r3, #1
 800911a:	d00a      	beq.n	8009132 <__swsetup_r+0x9a>
 800911c:	2200      	movs	r2, #0
 800911e:	60a2      	str	r2, [r4, #8]
 8009120:	6962      	ldr	r2, [r4, #20]
 8009122:	4252      	negs	r2, r2
 8009124:	61a2      	str	r2, [r4, #24]
 8009126:	6922      	ldr	r2, [r4, #16]
 8009128:	b942      	cbnz	r2, 800913c <__swsetup_r+0xa4>
 800912a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800912e:	d1c5      	bne.n	80090bc <__swsetup_r+0x24>
 8009130:	bd38      	pop	{r3, r4, r5, pc}
 8009132:	0799      	lsls	r1, r3, #30
 8009134:	bf58      	it	pl
 8009136:	6962      	ldrpl	r2, [r4, #20]
 8009138:	60a2      	str	r2, [r4, #8]
 800913a:	e7f4      	b.n	8009126 <__swsetup_r+0x8e>
 800913c:	2000      	movs	r0, #0
 800913e:	e7f7      	b.n	8009130 <__swsetup_r+0x98>
 8009140:	20000050 	.word	0x20000050

08009144 <__fputwc>:
 8009144:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009148:	4680      	mov	r8, r0
 800914a:	460f      	mov	r7, r1
 800914c:	4614      	mov	r4, r2
 800914e:	f7fe ff15 	bl	8007f7c <__locale_mb_cur_max>
 8009152:	2801      	cmp	r0, #1
 8009154:	4605      	mov	r5, r0
 8009156:	d11b      	bne.n	8009190 <__fputwc+0x4c>
 8009158:	1e7b      	subs	r3, r7, #1
 800915a:	2bfe      	cmp	r3, #254	@ 0xfe
 800915c:	d818      	bhi.n	8009190 <__fputwc+0x4c>
 800915e:	f88d 7004 	strb.w	r7, [sp, #4]
 8009162:	2600      	movs	r6, #0
 8009164:	f10d 0904 	add.w	r9, sp, #4
 8009168:	42ae      	cmp	r6, r5
 800916a:	d021      	beq.n	80091b0 <__fputwc+0x6c>
 800916c:	68a3      	ldr	r3, [r4, #8]
 800916e:	f816 1009 	ldrb.w	r1, [r6, r9]
 8009172:	3b01      	subs	r3, #1
 8009174:	2b00      	cmp	r3, #0
 8009176:	60a3      	str	r3, [r4, #8]
 8009178:	da04      	bge.n	8009184 <__fputwc+0x40>
 800917a:	69a2      	ldr	r2, [r4, #24]
 800917c:	4293      	cmp	r3, r2
 800917e:	db1b      	blt.n	80091b8 <__fputwc+0x74>
 8009180:	290a      	cmp	r1, #10
 8009182:	d019      	beq.n	80091b8 <__fputwc+0x74>
 8009184:	6823      	ldr	r3, [r4, #0]
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	6022      	str	r2, [r4, #0]
 800918a:	7019      	strb	r1, [r3, #0]
 800918c:	3601      	adds	r6, #1
 800918e:	e7eb      	b.n	8009168 <__fputwc+0x24>
 8009190:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8009194:	463a      	mov	r2, r7
 8009196:	4640      	mov	r0, r8
 8009198:	a901      	add	r1, sp, #4
 800919a:	f000 f845 	bl	8009228 <_wcrtomb_r>
 800919e:	1c43      	adds	r3, r0, #1
 80091a0:	4605      	mov	r5, r0
 80091a2:	d1de      	bne.n	8009162 <__fputwc+0x1e>
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091aa:	81a3      	strh	r3, [r4, #12]
 80091ac:	f04f 37ff 	mov.w	r7, #4294967295
 80091b0:	4638      	mov	r0, r7
 80091b2:	b003      	add	sp, #12
 80091b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091b8:	4622      	mov	r2, r4
 80091ba:	4640      	mov	r0, r8
 80091bc:	f000 f8ae 	bl	800931c <__swbuf_r>
 80091c0:	3001      	adds	r0, #1
 80091c2:	d1e3      	bne.n	800918c <__fputwc+0x48>
 80091c4:	e7f2      	b.n	80091ac <__fputwc+0x68>

080091c6 <_fputwc_r>:
 80091c6:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 80091c8:	b570      	push	{r4, r5, r6, lr}
 80091ca:	07db      	lsls	r3, r3, #31
 80091cc:	4605      	mov	r5, r0
 80091ce:	460e      	mov	r6, r1
 80091d0:	4614      	mov	r4, r2
 80091d2:	d405      	bmi.n	80091e0 <_fputwc_r+0x1a>
 80091d4:	8993      	ldrh	r3, [r2, #12]
 80091d6:	0598      	lsls	r0, r3, #22
 80091d8:	d402      	bmi.n	80091e0 <_fputwc_r+0x1a>
 80091da:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 80091dc:	f7fb fdde 	bl	8004d9c <__retarget_lock_acquire_recursive>
 80091e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091e4:	0499      	lsls	r1, r3, #18
 80091e6:	d406      	bmi.n	80091f6 <_fputwc_r+0x30>
 80091e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80091f4:	6663      	str	r3, [r4, #100]	@ 0x64
 80091f6:	4622      	mov	r2, r4
 80091f8:	4628      	mov	r0, r5
 80091fa:	4631      	mov	r1, r6
 80091fc:	f7ff ffa2 	bl	8009144 <__fputwc>
 8009200:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009202:	4605      	mov	r5, r0
 8009204:	07da      	lsls	r2, r3, #31
 8009206:	d405      	bmi.n	8009214 <_fputwc_r+0x4e>
 8009208:	89a3      	ldrh	r3, [r4, #12]
 800920a:	059b      	lsls	r3, r3, #22
 800920c:	d402      	bmi.n	8009214 <_fputwc_r+0x4e>
 800920e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009210:	f7fb fdc5 	bl	8004d9e <__retarget_lock_release_recursive>
 8009214:	4628      	mov	r0, r5
 8009216:	bd70      	pop	{r4, r5, r6, pc}

08009218 <abort>:
 8009218:	2006      	movs	r0, #6
 800921a:	b508      	push	{r3, lr}
 800921c:	f000 f8f0 	bl	8009400 <raise>
 8009220:	2001      	movs	r0, #1
 8009222:	f7f9 fad6 	bl	80027d2 <_exit>
	...

08009228 <_wcrtomb_r>:
 8009228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800922a:	4c09      	ldr	r4, [pc, #36]	@ (8009250 <_wcrtomb_r+0x28>)
 800922c:	4605      	mov	r5, r0
 800922e:	461e      	mov	r6, r3
 8009230:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 8009234:	b085      	sub	sp, #20
 8009236:	b909      	cbnz	r1, 800923c <_wcrtomb_r+0x14>
 8009238:	460a      	mov	r2, r1
 800923a:	a901      	add	r1, sp, #4
 800923c:	47b8      	blx	r7
 800923e:	1c43      	adds	r3, r0, #1
 8009240:	bf01      	itttt	eq
 8009242:	2300      	moveq	r3, #0
 8009244:	6033      	streq	r3, [r6, #0]
 8009246:	238a      	moveq	r3, #138	@ 0x8a
 8009248:	602b      	streq	r3, [r5, #0]
 800924a:	b005      	add	sp, #20
 800924c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800924e:	bf00      	nop
 8009250:	2000058c 	.word	0x2000058c

08009254 <__swhatbuf_r>:
 8009254:	b570      	push	{r4, r5, r6, lr}
 8009256:	460c      	mov	r4, r1
 8009258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800925c:	4615      	mov	r5, r2
 800925e:	2900      	cmp	r1, #0
 8009260:	461e      	mov	r6, r3
 8009262:	b096      	sub	sp, #88	@ 0x58
 8009264:	da07      	bge.n	8009276 <__swhatbuf_r+0x22>
 8009266:	89a1      	ldrh	r1, [r4, #12]
 8009268:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800926c:	d117      	bne.n	800929e <__swhatbuf_r+0x4a>
 800926e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009272:	4608      	mov	r0, r1
 8009274:	e00f      	b.n	8009296 <__swhatbuf_r+0x42>
 8009276:	466a      	mov	r2, sp
 8009278:	f000 f8ca 	bl	8009410 <_fstat_r>
 800927c:	2800      	cmp	r0, #0
 800927e:	dbf2      	blt.n	8009266 <__swhatbuf_r+0x12>
 8009280:	9901      	ldr	r1, [sp, #4]
 8009282:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009286:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800928a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800928e:	4259      	negs	r1, r3
 8009290:	4159      	adcs	r1, r3
 8009292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009296:	6031      	str	r1, [r6, #0]
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	b016      	add	sp, #88	@ 0x58
 800929c:	bd70      	pop	{r4, r5, r6, pc}
 800929e:	2100      	movs	r1, #0
 80092a0:	2340      	movs	r3, #64	@ 0x40
 80092a2:	e7e6      	b.n	8009272 <__swhatbuf_r+0x1e>

080092a4 <__smakebuf_r>:
 80092a4:	898b      	ldrh	r3, [r1, #12]
 80092a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092a8:	079d      	lsls	r5, r3, #30
 80092aa:	4606      	mov	r6, r0
 80092ac:	460c      	mov	r4, r1
 80092ae:	d507      	bpl.n	80092c0 <__smakebuf_r+0x1c>
 80092b0:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	6123      	str	r3, [r4, #16]
 80092b8:	2301      	movs	r3, #1
 80092ba:	6163      	str	r3, [r4, #20]
 80092bc:	b003      	add	sp, #12
 80092be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092c0:	466a      	mov	r2, sp
 80092c2:	ab01      	add	r3, sp, #4
 80092c4:	f7ff ffc6 	bl	8009254 <__swhatbuf_r>
 80092c8:	9f00      	ldr	r7, [sp, #0]
 80092ca:	4605      	mov	r5, r0
 80092cc:	4639      	mov	r1, r7
 80092ce:	4630      	mov	r0, r6
 80092d0:	f7fb fe8c 	bl	8004fec <_malloc_r>
 80092d4:	b948      	cbnz	r0, 80092ea <__smakebuf_r+0x46>
 80092d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092da:	059a      	lsls	r2, r3, #22
 80092dc:	d4ee      	bmi.n	80092bc <__smakebuf_r+0x18>
 80092de:	f023 0303 	bic.w	r3, r3, #3
 80092e2:	f043 0302 	orr.w	r3, r3, #2
 80092e6:	81a3      	strh	r3, [r4, #12]
 80092e8:	e7e2      	b.n	80092b0 <__smakebuf_r+0xc>
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092f4:	81a3      	strh	r3, [r4, #12]
 80092f6:	9b01      	ldr	r3, [sp, #4]
 80092f8:	6020      	str	r0, [r4, #0]
 80092fa:	b15b      	cbz	r3, 8009314 <__smakebuf_r+0x70>
 80092fc:	4630      	mov	r0, r6
 80092fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009302:	f000 f897 	bl	8009434 <_isatty_r>
 8009306:	b128      	cbz	r0, 8009314 <__smakebuf_r+0x70>
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f023 0303 	bic.w	r3, r3, #3
 800930e:	f043 0301 	orr.w	r3, r3, #1
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	89a3      	ldrh	r3, [r4, #12]
 8009316:	431d      	orrs	r5, r3
 8009318:	81a5      	strh	r5, [r4, #12]
 800931a:	e7cf      	b.n	80092bc <__smakebuf_r+0x18>

0800931c <__swbuf_r>:
 800931c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931e:	460e      	mov	r6, r1
 8009320:	4614      	mov	r4, r2
 8009322:	4605      	mov	r5, r0
 8009324:	b118      	cbz	r0, 800932e <__swbuf_r+0x12>
 8009326:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009328:	b90b      	cbnz	r3, 800932e <__swbuf_r+0x12>
 800932a:	f7fb fc23 	bl	8004b74 <__sinit>
 800932e:	69a3      	ldr	r3, [r4, #24]
 8009330:	60a3      	str	r3, [r4, #8]
 8009332:	89a3      	ldrh	r3, [r4, #12]
 8009334:	0719      	lsls	r1, r3, #28
 8009336:	d501      	bpl.n	800933c <__swbuf_r+0x20>
 8009338:	6923      	ldr	r3, [r4, #16]
 800933a:	b943      	cbnz	r3, 800934e <__swbuf_r+0x32>
 800933c:	4621      	mov	r1, r4
 800933e:	4628      	mov	r0, r5
 8009340:	f7ff feaa 	bl	8009098 <__swsetup_r>
 8009344:	b118      	cbz	r0, 800934e <__swbuf_r+0x32>
 8009346:	f04f 37ff 	mov.w	r7, #4294967295
 800934a:	4638      	mov	r0, r7
 800934c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800934e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009352:	b2f6      	uxtb	r6, r6
 8009354:	049a      	lsls	r2, r3, #18
 8009356:	4637      	mov	r7, r6
 8009358:	d406      	bmi.n	8009368 <__swbuf_r+0x4c>
 800935a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800935e:	81a3      	strh	r3, [r4, #12]
 8009360:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009362:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009366:	6663      	str	r3, [r4, #100]	@ 0x64
 8009368:	6823      	ldr	r3, [r4, #0]
 800936a:	6922      	ldr	r2, [r4, #16]
 800936c:	1a98      	subs	r0, r3, r2
 800936e:	6963      	ldr	r3, [r4, #20]
 8009370:	4283      	cmp	r3, r0
 8009372:	dc05      	bgt.n	8009380 <__swbuf_r+0x64>
 8009374:	4621      	mov	r1, r4
 8009376:	4628      	mov	r0, r5
 8009378:	f7fd fb14 	bl	80069a4 <_fflush_r>
 800937c:	2800      	cmp	r0, #0
 800937e:	d1e2      	bne.n	8009346 <__swbuf_r+0x2a>
 8009380:	68a3      	ldr	r3, [r4, #8]
 8009382:	3b01      	subs	r3, #1
 8009384:	60a3      	str	r3, [r4, #8]
 8009386:	6823      	ldr	r3, [r4, #0]
 8009388:	1c5a      	adds	r2, r3, #1
 800938a:	6022      	str	r2, [r4, #0]
 800938c:	701e      	strb	r6, [r3, #0]
 800938e:	6962      	ldr	r2, [r4, #20]
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	429a      	cmp	r2, r3
 8009394:	d004      	beq.n	80093a0 <__swbuf_r+0x84>
 8009396:	89a3      	ldrh	r3, [r4, #12]
 8009398:	07db      	lsls	r3, r3, #31
 800939a:	d5d6      	bpl.n	800934a <__swbuf_r+0x2e>
 800939c:	2e0a      	cmp	r6, #10
 800939e:	d1d4      	bne.n	800934a <__swbuf_r+0x2e>
 80093a0:	4621      	mov	r1, r4
 80093a2:	4628      	mov	r0, r5
 80093a4:	f7fd fafe 	bl	80069a4 <_fflush_r>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	d0ce      	beq.n	800934a <__swbuf_r+0x2e>
 80093ac:	e7cb      	b.n	8009346 <__swbuf_r+0x2a>

080093ae <_raise_r>:
 80093ae:	291f      	cmp	r1, #31
 80093b0:	b538      	push	{r3, r4, r5, lr}
 80093b2:	4605      	mov	r5, r0
 80093b4:	460c      	mov	r4, r1
 80093b6:	d904      	bls.n	80093c2 <_raise_r+0x14>
 80093b8:	2316      	movs	r3, #22
 80093ba:	6003      	str	r3, [r0, #0]
 80093bc:	f04f 30ff 	mov.w	r0, #4294967295
 80093c0:	bd38      	pop	{r3, r4, r5, pc}
 80093c2:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 80093c6:	b112      	cbz	r2, 80093ce <_raise_r+0x20>
 80093c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093cc:	b94b      	cbnz	r3, 80093e2 <_raise_r+0x34>
 80093ce:	4628      	mov	r0, r5
 80093d0:	f000 f852 	bl	8009478 <_getpid_r>
 80093d4:	4622      	mov	r2, r4
 80093d6:	4601      	mov	r1, r0
 80093d8:	4628      	mov	r0, r5
 80093da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093de:	f000 b839 	b.w	8009454 <_kill_r>
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d00a      	beq.n	80093fc <_raise_r+0x4e>
 80093e6:	1c59      	adds	r1, r3, #1
 80093e8:	d103      	bne.n	80093f2 <_raise_r+0x44>
 80093ea:	2316      	movs	r3, #22
 80093ec:	6003      	str	r3, [r0, #0]
 80093ee:	2001      	movs	r0, #1
 80093f0:	e7e6      	b.n	80093c0 <_raise_r+0x12>
 80093f2:	2100      	movs	r1, #0
 80093f4:	4620      	mov	r0, r4
 80093f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80093fa:	4798      	blx	r3
 80093fc:	2000      	movs	r0, #0
 80093fe:	e7df      	b.n	80093c0 <_raise_r+0x12>

08009400 <raise>:
 8009400:	4b02      	ldr	r3, [pc, #8]	@ (800940c <raise+0xc>)
 8009402:	4601      	mov	r1, r0
 8009404:	6818      	ldr	r0, [r3, #0]
 8009406:	f7ff bfd2 	b.w	80093ae <_raise_r>
 800940a:	bf00      	nop
 800940c:	20000050 	.word	0x20000050

08009410 <_fstat_r>:
 8009410:	b538      	push	{r3, r4, r5, lr}
 8009412:	2300      	movs	r3, #0
 8009414:	4d06      	ldr	r5, [pc, #24]	@ (8009430 <_fstat_r+0x20>)
 8009416:	4604      	mov	r4, r0
 8009418:	4608      	mov	r0, r1
 800941a:	4611      	mov	r1, r2
 800941c:	602b      	str	r3, [r5, #0]
 800941e:	f7f9 fa27 	bl	8002870 <_fstat>
 8009422:	1c43      	adds	r3, r0, #1
 8009424:	d102      	bne.n	800942c <_fstat_r+0x1c>
 8009426:	682b      	ldr	r3, [r5, #0]
 8009428:	b103      	cbz	r3, 800942c <_fstat_r+0x1c>
 800942a:	6023      	str	r3, [r4, #0]
 800942c:	bd38      	pop	{r3, r4, r5, pc}
 800942e:	bf00      	nop
 8009430:	200009b0 	.word	0x200009b0

08009434 <_isatty_r>:
 8009434:	b538      	push	{r3, r4, r5, lr}
 8009436:	2300      	movs	r3, #0
 8009438:	4d05      	ldr	r5, [pc, #20]	@ (8009450 <_isatty_r+0x1c>)
 800943a:	4604      	mov	r4, r0
 800943c:	4608      	mov	r0, r1
 800943e:	602b      	str	r3, [r5, #0]
 8009440:	f7f9 fa25 	bl	800288e <_isatty>
 8009444:	1c43      	adds	r3, r0, #1
 8009446:	d102      	bne.n	800944e <_isatty_r+0x1a>
 8009448:	682b      	ldr	r3, [r5, #0]
 800944a:	b103      	cbz	r3, 800944e <_isatty_r+0x1a>
 800944c:	6023      	str	r3, [r4, #0]
 800944e:	bd38      	pop	{r3, r4, r5, pc}
 8009450:	200009b0 	.word	0x200009b0

08009454 <_kill_r>:
 8009454:	b538      	push	{r3, r4, r5, lr}
 8009456:	2300      	movs	r3, #0
 8009458:	4d06      	ldr	r5, [pc, #24]	@ (8009474 <_kill_r+0x20>)
 800945a:	4604      	mov	r4, r0
 800945c:	4608      	mov	r0, r1
 800945e:	4611      	mov	r1, r2
 8009460:	602b      	str	r3, [r5, #0]
 8009462:	f7f9 f9a6 	bl	80027b2 <_kill>
 8009466:	1c43      	adds	r3, r0, #1
 8009468:	d102      	bne.n	8009470 <_kill_r+0x1c>
 800946a:	682b      	ldr	r3, [r5, #0]
 800946c:	b103      	cbz	r3, 8009470 <_kill_r+0x1c>
 800946e:	6023      	str	r3, [r4, #0]
 8009470:	bd38      	pop	{r3, r4, r5, pc}
 8009472:	bf00      	nop
 8009474:	200009b0 	.word	0x200009b0

08009478 <_getpid_r>:
 8009478:	f7f9 b994 	b.w	80027a4 <_getpid>

0800947c <_init>:
 800947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947e:	bf00      	nop
 8009480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009482:	bc08      	pop	{r3}
 8009484:	469e      	mov	lr, r3
 8009486:	4770      	bx	lr

08009488 <_fini>:
 8009488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948a:	bf00      	nop
 800948c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800948e:	bc08      	pop	{r3}
 8009490:	469e      	mov	lr, r3
 8009492:	4770      	bx	lr
