<profile>

<section name = "Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'" level="0">
<item name = "Date">Thu Dec 29 16:06:28 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.094 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">227, 227, 2.270 us, 2.270 us, 227, 227, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_497_8">225, 225, 8, 7, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 133646, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 204, -</column>
<column name="Register">-, -, 49262, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 5, 30, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln497_fu_336_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln499_fu_313_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln500_1_fu_370_p2">+, 0, 0, 19, 12, 2</column>
<column name="add_ln500_fu_360_p2">+, 0, 0, 19, 12, 2</column>
<column name="add_ln501_fu_550_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln502_1_fu_591_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln502_fu_560_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln503_1_fu_740_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln503_fu_601_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln504_fu_750_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln505_1_fu_893_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln505_fu_883_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln506_fu_1056_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln510_fu_638_p2">+, 0, 0, 20, 13, 6</column>
<column name="add_ln512_fu_812_p2">+, 0, 0, 20, 13, 6</column>
<column name="add_ln513_fu_937_p2">+, 0, 0, 20, 13, 7</column>
<column name="add_ln514_fu_1076_p2">+, 0, 0, 20, 13, 7</column>
<column name="add_ln516_fu_324_p2">+, 0, 0, 39, 32, 4</column>
<column name="sub_ln508_fu_380_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln509_fu_570_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln510_fu_628_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln511_fu_760_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln512_fu_903_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln513_fu_927_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln514_fu_1066_p2">-, 0, 0, 21, 13, 14</column>
<column name="sub_ln515_fu_1156_p2">-, 0, 0, 21, 13, 14</column>
<column name="and_ln508_fu_417_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln509_fu_461_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln510_fu_659_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln511_fu_791_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln512_fu_834_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln513_fu_958_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln514_fu_1097_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln515_fu_1139_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="icmp_ln497_fu_294_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="or_ln500_fu_510_p2">or, 0, 0, 9, 9, 9</column>
<column name="or_ln502_fu_712_p2">or, 0, 0, 9, 9, 9</column>
<column name="or_ln505_fu_1018_p2">or, 0, 0, 9, 9, 9</column>
<column name="or_ln508_fu_433_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln509_1_fu_623_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln509_fu_439_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln510_fu_675_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln511_1_fu_806_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln511_fu_770_p2">or, 0, 0, 13, 13, 7</column>
<column name="or_ln512_fu_922_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln513_fu_974_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln514_fu_1112_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln515_1_fu_1175_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln515_fu_1118_p2">or, 0, 0, 13, 13, 8</column>
<column name="shl_ln508_1_fu_427_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln508_fu_405_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln509_1_fu_618_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln509_fu_449_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln510_1_fu_669_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln510_fu_647_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln511_1_fu_800_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln511_fu_779_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln512_1_fu_917_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln512_fu_822_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln513_1_fu_968_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln513_fu_946_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln514_1_fu_1106_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln514_fu_1085_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln515_1_fu_1170_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln515_fu_1127_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln508_fu_411_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln509_fu_455_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln510_fu_653_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln511_fu_785_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln512_fu_828_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln513_fu_952_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln514_fu_1091_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln515_fu_1133_p2">xor, 0, 0, 4096, 8192, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="i_28_fu_142">9, 2, 6, 12</column>
<column name="ptr_o">9, 2, 32, 64</column>
<column name="reg_276">9, 2, 8, 16</column>
<column name="sk_address0">43, 8, 12, 96</column>
<column name="sk_address1">37, 7, 12, 84</column>
<column name="this_5_7_fu_146">9, 2, 8192, 16384</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln509_reg_1265">8192, 0, 8192, 0</column>
<column name="and_ln512_reg_1336">8192, 0, 8192, 0</column>
<column name="and_ln515_reg_1371">8192, 0, 8192, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_28_fu_142">6, 0, 6, 0</column>
<column name="i_reg_1204">6, 0, 6, 0</column>
<column name="icmp_ln497_reg_1210">1, 0, 1, 0</column>
<column name="lshr_ln3_reg_1270">6, 0, 6, 0</column>
<column name="lshr_ln5_reg_1310">4, 0, 4, 0</column>
<column name="lshr_ln8_reg_1356">5, 0, 5, 0</column>
<column name="or_ln509_reg_1255">5, 0, 13, 8</column>
<column name="or_ln510_reg_1305">8192, 0, 8192, 0</column>
<column name="or_ln511_reg_1325">5, 0, 13, 8</column>
<column name="or_ln513_reg_1351">8192, 0, 8192, 0</column>
<column name="reg_276">8, 0, 8, 0</column>
<column name="shl_ln6_reg_1249">5, 0, 13, 8</column>
<column name="sk_load_9_reg_1290">8, 0, 8, 0</column>
<column name="sub_ln509_reg_1285">14, 0, 14, 0</column>
<column name="this_5_7_fu_146">8192, 0, 8192, 0</column>
<column name="trunc_ln499_reg_1214">12, 0, 12, 0</column>
<column name="zext_ln509_reg_1260">5, 0, 8192, 8187</column>
<column name="zext_ln512_reg_1331">5, 0, 8192, 8187</column>
<column name="zext_ln515_reg_1366">5, 0, 8192, 8187</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_497_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_497_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_497_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_497_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_497_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_497_8, return value</column>
<column name="this_5_6">in, 8192, ap_none, this_5_6, scalar</column>
<column name="sk_address0">out, 12, ap_memory, sk, array</column>
<column name="sk_ce0">out, 1, ap_memory, sk, array</column>
<column name="sk_q0">in, 8, ap_memory, sk, array</column>
<column name="sk_address1">out, 12, ap_memory, sk, array</column>
<column name="sk_ce1">out, 1, ap_memory, sk, array</column>
<column name="sk_q1">in, 8, ap_memory, sk, array</column>
<column name="this_5_7_out">out, 8192, ap_vld, this_5_7_out, pointer</column>
<column name="this_5_7_out_ap_vld">out, 1, ap_vld, this_5_7_out, pointer</column>
<column name="ptr_i">in, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o">out, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o_ap_vld">out, 1, ap_ovld, ptr, pointer</column>
</table>
</item>
</section>
</profile>
