* Name of circuit:  circuits/s208.bench
* Primary inputs :
  X Clear C_8 C_7 C_6 C_5 C_4 C_3 C_2 C_1 C_0 Y_4 Y_3 
  Y_2 Y_1 Y_8 Y_7 Y_6 Y_5 
  
* Primary outputs:
  II6 II3 II4 II158 II155 II156 Z II5 II157 W 

* Test patterns and fault free responses:

   1: 1001111111000000110 1000001000
   2: 1001100111000000111 1000000000
   3: 1011110111010000001 1100000000
   4: 1001110000000111010 0010000000
   5: 1010001010010110000 0110000000
   6: 1011110010001001100 1010000000
   7: 1010011101011110011 0000011000
   8: 1000011110001001100 1010001000
   9: 1010011000010100101 1100000100
  10: 1010010100000001000 1000001000
  11: 1010101011111110111 0000101000
  12: 0001111111011110101 0000010010
  13: 1001011000001111110 0100000000
  14: 1111001000010000101 0000001000
  15: 1111001100000000000 0000000000
  16: 1101111011001101010 0000001000
  17: 1110101101000001100 0000000000
  18: 1101001011111110101 0000001000
  19: 0000110011011111100 0001110000
  20: 1011100101000010001 0000001100
  21: 1111101111000000100 0000001000
  22: 1000001010000001000 1000000000
  23: 1001110011000000000 1000000000
  24: 0000101110111111101 0000110010
  25: 1001010110011011101 0110000100
  26: 1111010000001101000 0000000000
  27: 0000011010011100110 0000000000
  28: 0001111001011111010 0001100010
  29: 1010101000111111111 0000001001
  30: 1011010011000001011 1000001000
  31: 1001011111000001110 1000000000
  32: 0001000001001111110 0000000000
