{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478111092154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478111092158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 19:24:51 2016 " "Processing started: Wed Nov 02 19:24:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478111092158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478111092158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga_intro -c fpga_intro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga_intro -c fpga_intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478111092159 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1478111094774 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1478111094795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1478111095541 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1478111095541 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1478111096268 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1478111096269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478111096456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 02 19:24:56 2016 " "Processing ended: Wed Nov 02 19:24:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478111096456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478111096456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478111096456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1478111096456 ""}
