`timescale 1ns / 1ps
module PC(D, Clk, Reset, Q);
    parameter n=32;
  input [n-1:0] D;
  input Clk;
  input Reset;
  output reg [n-1:0] Q;
  
  always @(posedge Clk or posedge Reset)
	if(Reset)
	  Q <= 0;
  else
	Q <= D;
  
  
endmodule