#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 23 11:21:48 2025
# Process ID: 13720
# Current directory: E:/Learn/FPGA/qi/04_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4176 E:\Learn\FPGA\qi\04_uart\uart.xpr
# Log file: E:/Learn/FPGA/qi/04_uart/vivado.log
# Journal file: E:/Learn/FPGA/qi/04_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learn/FPGA/qi/04_uart/uart.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
generate_target all [get_files  E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci]
catch { config_ip_cache -export [get_ips -all system_pll] }
export_ip_user_files -of_objects [get_files E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci]
export_simulation -of_objects [get_files E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci] -directory E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/sim_scripts -ip_user_files_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files -ipstatic_source_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/modelsim} {questa=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/questa} {riviera=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/riviera} {activehdl=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/sim_scripts -ip_user_files_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files -ipstatic_source_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/modelsim} {questa=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/questa} {riviera=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/riviera} {activehdl=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_drive [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
