Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 11 19:51:09 2024
| Host         : pisterlabNIH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decode_timing_summary_routed.rpt -pb decode_timing_summary_routed.pb -rpx decode_timing_summary_routed.rpx -warn_on_violation
| Design       : decode
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks     2           
TIMING-7   Critical Warning  No common node between related clocks              2           
TIMING-8   Critical Warning  No common period between related clocks            2           
TIMING-17  Critical Warning  Non-clocked sequential cell                        1           
LUTAR-1    Warning           LUT drives async reset alert                       2           
TIMING-16  Warning           Large setup violation                              19          
TIMING-18  Warning           Missing input or output delay                      1           
XDCH-1     Warning           Hold option missing in multicycle path constraint  2           
XDCH-2     Warning           Same min and max delay values on IO port           18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (7)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.954      -89.586                     21                 6513        0.050        0.000                      0                 6513        2.633        0.000                       0                  5484  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 25.000}     50.000          20.000          
  clk_2fs_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clk_fs_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          
okHostClk             {0.000 10.415}     20.830          48.008          
  mmcm0_clk0          {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb         {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  2.633        0.000                       0                     1  
  clk_2fs_clk_wiz_0        19.996        0.000                      0                 4822        0.050        0.000                      0                 4822       12.000        0.000                       0                  4820  
  clk_fs_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  
okHostClk                                                                                                                                                               5.415        0.000                       0                     1  
  mmcm0_clk0                8.183        0.000                      0                 1422        0.060        0.000                      0                 1422        9.165        0.000                       0                   654  
  mmcm0_clkfb                                                                                                                                                          18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0         clk_2fs_clk_wiz_0       -4.954       -4.954                      1                    1        0.088        0.000                      0                    1  
mmcm0_clk0         okHostClk                8.051        0.000                      0                   17        9.215        0.000                      0                   17  
clk_2fs_clk_wiz_0  mmcm0_clk0              -4.625      -75.603                     18                   18        0.071        0.000                      0                   18  
okHostClk          mmcm0_clk0               6.833        0.000                      0                   96        0.421        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         clk_2fs_clk_wiz_0       -4.541       -9.029                      2                    2        0.129        0.000                      0                    2  
**async_default**  mmcm0_clk0         mmcm0_clk0              16.631        0.000                      0                  133        0.416        0.000                      0                  133  
**async_default**  okHostClk          mmcm0_clk0               4.491        0.000                      0                  131        1.521        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_2fs_clk_wiz_0                       
(none)              clk_fs_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  clk_2fs_clk_wiz_0   
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.996ns  (required time - arrival time)
  Source:                 U_write/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.822ns (18.058%)  route 3.730ns (81.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.341ns = ( 22.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.629    -2.728    U_write/CLK
    SLICE_X1Y18          FDRE                                         r  U_write/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -2.272 r  U_write/cnt_reg[1]/Q
                         net (fo=6, routed)           1.295    -0.977    U_write/cnt_reg[1]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124    -0.853 f  U_write/ep60_i_2/O
                         net (fo=6, routed)           0.329    -0.524    U_write/ep60_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124    -0.400 f  U_write/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.566     0.166    U_fsm/FSM_sequential_state_reg[0]_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.118     0.284 r  U_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           1.540     1.824    U_fsm/state_next[1]
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.523    22.659    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.414    22.245    
                         clock uncertainty           -0.195    22.050    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)       -0.230    21.820    U_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                 19.996    

Slack (MET) :             20.186ns  (required time - arrival time)
  Source:                 U_write/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.952ns (20.645%)  route 3.659ns (79.355%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.629    -2.728    U_write/CLK
    SLICE_X1Y18          FDRE                                         r  U_write/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -2.272 f  U_write/cnt_reg[1]/Q
                         net (fo=6, routed)           1.295    -0.977    U_write/cnt_reg[1]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124    -0.853 r  U_write/ep60_i_2/O
                         net (fo=6, routed)           0.329    -0.524    U_write/ep60_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124    -0.400 r  U_write/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.802     0.403    U_read/cnt_reg[8]_0_alias
    SLICE_X4Y17          LUT5 (Prop_lut5_I1_O)        0.124     0.527 r  U_read/FSM_sequential_state[0]_i_3_comp/O
                         net (fo=1, routed)           1.233     1.759    U_fsm/FSM_sequential_state[0]_i_3_n_0_alias
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124     1.883 r  U_fsm/FSM_sequential_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.883    U_fsm/state_next[0]
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.031    22.070    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                 20.186    

Slack (MET) :             20.682ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[3]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    21.515    U_write/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.682    

Slack (MET) :             20.682ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[4]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    21.515    U_write/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.682    

Slack (MET) :             20.682ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[5]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    21.515    U_write/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.682    

Slack (MET) :             20.682ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[6]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    21.515    U_write/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.682    

Slack (MET) :             20.777ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X3Y18          FDRE                                         r  U_write/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X3Y18          FDRE                                         r  U_write/cnt_reg[7]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    21.610    U_write/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.610    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.777    

Slack (MET) :             20.777ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X3Y18          FDRE                                         r  U_write/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X3Y18          FDRE                                         r  U_write/cnt_reg[8]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    21.610    U_write/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.610    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.777    

Slack (MET) :             20.777ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.091%)  route 2.907ns (81.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.689     0.833    U_write/SR[0]
    SLICE_X3Y18          FDRE                                         r  U_write/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X3Y18          FDRE                                         r  U_write/cnt_reg[9]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    21.610    U_write/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.610    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 20.777    

Slack (MET) :             20.793ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.642ns (18.175%)  route 2.890ns (81.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.218     0.020    U_fsm/Q[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.144 r  U_fsm/cnt[9]_i_1/O
                         net (fo=10, routed)          0.672     0.816    U_write/SR[0]
    SLICE_X1Y18          FDRE                                         r  U_write/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512    22.648    U_write/CLK
    SLICE_X1Y18          FDRE                                         r  U_write/cnt_reg[0]/C
                         clock pessimism             -0.414    22.234    
                         clock uncertainty           -0.195    22.039    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    21.610    U_write/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.610    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 20.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2529]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[2535]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.916%)  route 0.210ns (62.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.565    -0.558    U_write/CLK
    SLICE_X35Y1          FDRE                                         r  U_write/mem_reg[2529]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  U_write/mem_reg[2529]/Q
                         net (fo=2, routed)           0.210    -0.220    U_write/mem[2529]
    SLICE_X36Y1          FDRE                                         r  U_write/mem_reg[2535]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.835    -0.303    U_write/CLK
    SLICE_X36Y1          FDRE                                         r  U_write/mem_reg[2535]/C
                         clock pessimism              0.010    -0.293    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.023    -0.270    U_write/mem_reg[2535]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_write/mem_reg[994]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[1000]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.858%)  route 0.242ns (63.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.561    -0.562    U_write/CLK
    SLICE_X39Y34         FDRE                                         r  U_write/mem_reg[994]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U_write/mem_reg[994]/Q
                         net (fo=2, routed)           0.242    -0.179    U_write/mem[994]
    SLICE_X32Y34         FDRE                                         r  U_write/mem_reg[1000]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.828    -0.310    U_write/CLK
    SLICE_X32Y34         FDRE                                         r  U_write/mem_reg[1000]/C
                         clock pessimism              0.010    -0.300    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.070    -0.230    U_write/mem_reg[1000]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U_write/mem_reg[472]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[478]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.402%)  route 0.232ns (58.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.563    -0.560    U_write/CLK
    SLICE_X38Y39         FDRE                                         r  U_write/mem_reg[472]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  U_write/mem_reg[472]/Q
                         net (fo=2, routed)           0.232    -0.164    U_write/mem[472]
    SLICE_X33Y40         FDRE                                         r  U_write/mem_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.833    -0.305    U_write/CLK
    SLICE_X33Y40         FDRE                                         r  U_write/mem_reg[478]/C
                         clock pessimism              0.010    -0.295    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.078    -0.217    U_write/mem_reg[478]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U_write/mem_reg[376]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[382]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.400%)  route 0.246ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.563    -0.560    U_write/CLK
    SLICE_X36Y39         FDRE                                         r  U_write/mem_reg[376]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_write/mem_reg[376]/Q
                         net (fo=2, routed)           0.246    -0.172    U_write/mem[376]
    SLICE_X35Y40         FDRE                                         r  U_write/mem_reg[382]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.832    -0.306    U_write/CLK
    SLICE_X35Y40         FDRE                                         r  U_write/mem_reg[382]/C
                         clock pessimism              0.010    -0.296    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.070    -0.226    U_write/mem_reg[382]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_write/mem_reg[3901]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[3907]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.106%)  route 0.220ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.562    -0.561    U_write/CLK
    SLICE_X36Y12         FDRE                                         r  U_write/mem_reg[3901]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_write/mem_reg[3901]/Q
                         net (fo=2, routed)           0.220    -0.200    U_write/mem[3901]
    SLICE_X35Y13         FDRE                                         r  U_write/mem_reg[3907]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.828    -0.310    U_write/CLK
    SLICE_X35Y13         FDRE                                         r  U_write/mem_reg[3907]/C
                         clock pessimism              0.010    -0.300    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.046    -0.254    U_write/mem_reg[3907]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2586]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[2592]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.556    -0.567    U_write/CLK
    SLICE_X35Y30         FDRE                                         r  U_write/mem_reg[2586]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U_write/mem_reg[2586]/Q
                         net (fo=2, routed)           0.223    -0.203    U_write/mem[2586]
    SLICE_X37Y29         FDRE                                         r  U_write/mem_reg[2592]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.823    -0.315    U_write/CLK
    SLICE_X37Y29         FDRE                                         r  U_write/mem_reg[2592]/C
                         clock pessimism              0.010    -0.305    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.047    -0.258    U_write/mem_reg[2592]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_write/mem_reg[3622]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[3628]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.720%)  route 0.223ns (61.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.555    -0.568    U_write/CLK
    SLICE_X36Y21         FDRE                                         r  U_write/mem_reg[3622]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  U_write/mem_reg[3622]/Q
                         net (fo=2, routed)           0.223    -0.204    U_write/mem[3622]
    SLICE_X35Y20         FDRE                                         r  U_write/mem_reg[3628]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.822    -0.316    U_write/CLK
    SLICE_X35Y20         FDRE                                         r  U_write/mem_reg[3628]/C
                         clock pessimism              0.010    -0.306    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.047    -0.259    U_write/mem_reg[3628]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2401]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[2407]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.749%)  route 0.211ns (56.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.565    -0.558    U_write/CLK
    SLICE_X34Y1          FDRE                                         r  U_write/mem_reg[2401]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  U_write/mem_reg[2401]/Q
                         net (fo=2, routed)           0.211    -0.183    U_write/mem[2401]
    SLICE_X38Y1          FDRE                                         r  U_write/mem_reg[2407]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.835    -0.303    U_write/CLK
    SLICE_X38Y1          FDRE                                         r  U_write/mem_reg[2407]/C
                         clock pessimism              0.010    -0.293    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.052    -0.241    U_write/mem_reg[2407]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_write/mem_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[422]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.546%)  route 0.192ns (56.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.563    -0.560    U_write/CLK
    SLICE_X34Y41         FDRE                                         r  U_write/mem_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  U_write/mem_reg[416]/Q
                         net (fo=2, routed)           0.192    -0.220    U_write/mem[416]
    SLICE_X37Y42         FDRE                                         r  U_write/mem_reg[422]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.833    -0.305    U_write/CLK
    SLICE_X37Y42         FDRE                                         r  U_write/mem_reg[422]/C
                         clock pessimism              0.010    -0.295    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.017    -0.278    U_write/mem_reg[422]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2473]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[2479]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.343%)  route 0.189ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.565    -0.558    U_write/CLK
    SLICE_X36Y5          FDRE                                         r  U_write/mem_reg[2473]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  U_write/mem_reg[2473]/Q
                         net (fo=2, routed)           0.189    -0.240    U_write/mem[2473]
    SLICE_X35Y4          FDRE                                         r  U_write/mem_reg[2479]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.833    -0.305    U_write/CLK
    SLICE_X35Y4          FDRE                                         r  U_write/mem_reg[2479]/C
                         clock pessimism              0.010    -0.295    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)        -0.006    -0.301    U_write/mem_reg[2479]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2fs_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X14Y37    counter_buff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X60Y17    counter_buff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X15Y38    counter_buff_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X60Y19    counter_buff_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X14Y38    counter_buff_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X60Y21    counter_buff_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X4Y17     U_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X2Y48     U_fsm/FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y37    counter_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y37    counter_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y17    counter_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y17    counter_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X15Y38    counter_buff_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X15Y38    counter_buff_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y19    counter_buff_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y19    counter_buff_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y38    counter_buff_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y38    counter_buff_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y37    counter_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y37    counter_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y17    counter_buff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y17    counter_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X15Y38    counter_buff_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X15Y38    counter_buff_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y19    counter_buff_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X60Y19    counter_buff_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y38    counter_buff_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X14Y38    counter_buff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fs_clk_wiz_0
  To Clock:  clk_fs_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fs_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  CLK/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        12.480ns  (logic 1.564ns (12.532%)  route 10.916ns (87.468%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 19.179 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.697     8.176    U_write/Q[3]
    SLICE_X52Y3          MUXF8 (Prop_muxf8_S_O)       0.283     8.459 r  U_write/data_out_reg[15]_i_30/O
                         net (fo=1, routed)           1.213     9.672    U_write/data_out_reg[15]_i_30_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.319     9.991 r  U_write/data_out[15]_i_10/O
                         net (fo=1, routed)           0.000     9.991    U_write/data_out[15]_i_10_n_0
    SLICE_X30Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    10.200 r  U_write/data_out_reg[15]_i_4/O
                         net (fo=1, routed)           1.006    11.206    U_read/data_out_reg[15]_2
    SLICE_X28Y8          LUT5 (Prop_lut5_I4_O)        0.297    11.503 r  U_read/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000    11.503    U_read/data_out[15]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.446    19.179    U_read/ti_clk
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[15]/C
                         clock pessimism              0.574    19.753    
                         clock uncertainty           -0.099    19.655    
    SLICE_X28Y8          FDRE (Setup_fdre_C_D)        0.031    19.686    U_read/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         19.686    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        12.349ns  (logic 1.594ns (12.908%)  route 10.755ns (87.092%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.850     8.330    U_write/Q[3]
    SLICE_X52Y1          MUXF8 (Prop_muxf8_S_O)       0.283     8.613 r  U_write/data_out_reg[9]_i_30/O
                         net (fo=1, routed)           1.058     9.670    U_write/data_out_reg[9]_i_30_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.319     9.989 r  U_write/data_out[9]_i_10/O
                         net (fo=1, routed)           0.000     9.989    U_write/data_out[9]_i_10_n_0
    SLICE_X37Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    10.227 r  U_write/data_out_reg[9]_i_4/O
                         net (fo=1, routed)           0.847    11.074    U_read/data_out_reg[9]_1
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.298    11.372 r  U_read/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    11.372    U_read/data_out[9]_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  U_read/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.444    19.177    U_read/ti_clk
    SLICE_X30Y7          FDRE                                         r  U_read/data_out_reg[9]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.081    19.734    U_read/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        12.164ns  (logic 1.564ns (12.857%)  route 10.600ns (87.143%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 19.160 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.864     8.343    U_write/Q[3]
    SLICE_X50Y27         MUXF8 (Prop_muxf8_S_O)       0.283     8.626 r  U_write/data_out_reg[14]_i_23/O
                         net (fo=1, routed)           0.950     9.576    U_write/data_out_reg[14]_i_23_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.319     9.895 r  U_write/data_out[14]_i_8/O
                         net (fo=1, routed)           0.000     9.895    U_write/data_out[14]_i_8_n_0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209    10.104 r  U_write/data_out_reg[14]_i_3/O
                         net (fo=1, routed)           0.786    10.891    U_read/data_out_reg[14]_0
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.297    11.188 r  U_read/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000    11.188    U_read/data_out[14]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.427    19.160    U_read/ti_clk
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[14]/C
                         clock pessimism              0.574    19.734    
                         clock uncertainty           -0.099    19.636    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077    19.713    U_read/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        12.118ns  (logic 1.556ns (12.840%)  route 10.562ns (87.160%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 19.164 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.630     8.109    U_write/Q[3]
    SLICE_X40Y26         MUXF8 (Prop_muxf8_S_O)       0.273     8.382 r  U_write/data_out_reg[12]_i_21/O
                         net (fo=1, routed)           1.085     9.468    U_write/data_out_reg[12]_i_21_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.316     9.784 r  U_write/data_out[12]_i_8/O
                         net (fo=1, routed)           0.000     9.784    U_write/data_out[12]_i_8_n_0
    SLICE_X32Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     9.996 r  U_write/data_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.847    10.843    U_read/data_out_reg[12]_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.299    11.142 r  U_read/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000    11.142    U_read/data_out[12]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  U_read/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.431    19.164    U_read/ti_clk
    SLICE_X30Y22         FDRE                                         r  U_read/data_out_reg[12]/C
                         clock pessimism              0.574    19.738    
                         clock uncertainty           -0.099    19.640    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.077    19.717    U_read/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.981ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        11.679ns  (logic 1.594ns (13.648%)  route 10.085ns (86.352%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 19.179 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.703     8.183    U_write/Q[3]
    SLICE_X50Y2          MUXF8 (Prop_muxf8_S_O)       0.283     8.466 r  U_write/data_out_reg[11]_i_30/O
                         net (fo=1, routed)           1.103     9.569    U_write/data_out_reg[11]_i_30_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.319     9.888 r  U_write/data_out[11]_i_10/O
                         net (fo=1, routed)           0.000     9.888    U_write/data_out[11]_i_10_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    10.126 r  U_write/data_out_reg[11]_i_4/O
                         net (fo=1, routed)           0.279    10.405    U_read/data_out_reg[11]_1
    SLICE_X28Y8          LUT5 (Prop_lut5_I4_O)        0.298    10.703 r  U_read/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000    10.703    U_read/data_out[11]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.446    19.179    U_read/ti_clk
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[11]/C
                         clock pessimism              0.574    19.753    
                         clock uncertainty           -0.099    19.655    
    SLICE_X28Y8          FDRE (Setup_fdre_C_D)        0.029    19.684    U_read/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  8.981    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        11.495ns  (logic 1.569ns (13.649%)  route 9.926ns (86.351%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.464     7.943    U_write/Q[3]
    SLICE_X54Y13         MUXF8 (Prop_muxf8_S_O)       0.283     8.226 r  U_write/data_out_reg[13]_i_31/O
                         net (fo=1, routed)           1.008     9.234    U_write/data_out_reg[13]_i_31_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.319     9.553 r  U_write/data_out[13]_i_10/O
                         net (fo=1, routed)           0.000     9.553    U_write/data_out[13]_i_10_n_0
    SLICE_X35Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     9.765 r  U_write/data_out_reg[13]_i_4/O
                         net (fo=1, routed)           0.455    10.220    U_read/data_out_reg[13]_1
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.299    10.519 r  U_read/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    10.519    U_read/data_out[13]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  U_read/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.444    19.177    U_read/ti_clk
    SLICE_X32Y8          FDRE                                         r  U_read/data_out_reg[13]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)        0.029    19.682    U_read/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  9.163    

Slack (MET) :             9.176ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        11.519ns  (logic 1.561ns (13.552%)  route 9.958ns (86.448%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 19.166 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.293     7.772    U_write/Q[3]
    SLICE_X40Y23         MUXF8 (Prop_muxf8_S_O)       0.273     8.045 r  U_write/data_out_reg[10]_i_26/O
                         net (fo=1, routed)           1.179     9.224    U_write/data_out_reg[10]_i_26_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.540 r  U_write/data_out[10]_i_9/O
                         net (fo=1, routed)           0.000     9.540    U_write/data_out[10]_i_9_n_0
    SLICE_X15Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     9.757 r  U_write/data_out_reg[10]_i_3/O
                         net (fo=1, routed)           0.486    10.243    U_read/data_out_reg[10]_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.299    10.542 r  U_read/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000    10.542    U_read/data_out[10]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  U_read/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.433    19.166    U_read/ti_clk
    SLICE_X14Y25         FDRE                                         r  U_read/data_out_reg[10]/C
                         clock pessimism              0.574    19.740    
                         clock uncertainty           -0.099    19.642    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.077    19.719    U_read/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  9.176    

Slack (MET) :             9.477ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        11.164ns  (logic 1.712ns (15.336%)  route 9.452ns (84.664%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 19.163 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.303ns = ( -1.043 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.560    -1.043    U_read/ti_clk
    SLICE_X51Y18         FDPE                                         r  U_read/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.587 r  U_read/cnt_reg[0]/Q
                         net (fo=115, routed)         7.503     6.916    U_write/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.040 r  U_write/data_out[2]_i_123/O
                         net (fo=1, routed)           0.000     7.040    U_write/data_out[2]_i_123_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.254 r  U_write/data_out_reg[2]_i_67/O
                         net (fo=1, routed)           0.000     7.254    U_write/data_out_reg[2]_i_67_n_0
    SLICE_X12Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     7.342 r  U_write/data_out_reg[2]_i_31/O
                         net (fo=1, routed)           0.844     8.186    U_write/data_out_reg[2]_i_31_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.319     8.505 r  U_write/data_out[2]_i_10/O
                         net (fo=1, routed)           0.000     8.505    U_write/data_out[2]_i_10_n_0
    SLICE_X29Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     8.717 r  U_write/data_out_reg[2]_i_4/O
                         net (fo=1, routed)           1.104     9.822    U_read/data_out_reg[2]_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I4_O)        0.299    10.121 r  U_read/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.121    U_read/data_out[2]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  U_read/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.430    19.163    U_read/ti_clk
    SLICE_X32Y23         FDRE                                         r  U_read/data_out_reg[2]/C
                         clock pessimism              0.502    19.665    
                         clock uncertainty           -0.099    19.567    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.031    19.598    U_read/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  9.477    

Slack (MET) :             10.286ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.033ns  (logic 0.609ns (6.070%)  route 9.424ns (93.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         8.760     8.239    U_read/Q[3]
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.153     8.392 r  U_read/cnt[3]_rep_i_1/O
                         net (fo=1, routed)           0.664     9.057    U_read/cnt[3]_rep_i_1_n_0
    SLICE_X52Y20         FDCE                                         r  U_read/cnt_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X52Y20         FDCE                                         r  U_read/cnt_reg[3]_rep/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)       -0.235    19.343    U_read/cnt_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         19.343    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 10.286    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[1]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.342ns  (logic 1.973ns (19.077%)  route 8.369ns (80.923%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.301ns = ( -1.041 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.562    -1.041    U_read/ti_clk
    SLICE_X50Y17         FDCE                                         r  U_read/cnt_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.563 r  U_read/cnt_reg[1]_rep__9/Q
                         net (fo=114, routed)         6.533     5.970    U_write/data_out_reg[1]_i_65_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I2_O)        0.301     6.271 r  U_write/data_out[1]_i_76/O
                         net (fo=1, routed)           0.000     6.271    U_write/data_out[1]_i_76_n_0
    SLICE_X15Y6          MUXF7 (Prop_muxf7_I0_O)      0.238     6.509 r  U_write/data_out_reg[1]_i_44/O
                         net (fo=1, routed)           0.000     6.509    U_write/data_out_reg[1]_i_44_n_0
    SLICE_X15Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     6.613 r  U_write/data_out_reg[1]_i_20/O
                         net (fo=1, routed)           0.768     7.382    U_write/data_out_reg[1]_i_20_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.316     7.698 r  U_write/data_out[1]_i_8/O
                         net (fo=1, routed)           0.000     7.698    U_write/data_out[1]_i_8_n_0
    SLICE_X28Y6          MUXF7 (Prop_muxf7_I0_O)      0.238     7.936 r  U_write/data_out_reg[1]_i_3/O
                         net (fo=1, routed)           1.068     9.004    U_read/data_out_reg[1]_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I2_O)        0.298     9.302 r  U_read/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.302    U_read/data_out[1]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  U_read/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.445    19.178    U_read/ti_clk
    SLICE_X28Y10         FDRE                                         r  U_read/data_out_reg[1]/C
                         clock pessimism              0.502    19.680    
                         clock uncertainty           -0.099    19.582    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)        0.029    19.611    U_read/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.611    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 10.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079    -0.109    okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X6Y35          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X6Y35          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.226    -0.316    
    SLICE_X6Y35          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.169    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.524%)  route 0.161ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( -0.530 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( -0.360 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.558    -0.360    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X8Y30          FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.196 r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.161    -0.035    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_pntr[2]
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.871    -0.530    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.229    -0.300    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.117    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.994%)  route 0.179ns (56.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.179    -0.008    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD4
    SLICE_X6Y36          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y36          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.228    -0.314    
    SLICE_X6Y36          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.114    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y14     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y1    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.954ns,  Total Violation       -4.954ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.954ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (clk_2fs_clk_wiz_0 rise@1750.000ns - mmcm0_clk0 rise@1749.980ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.673%)  route 2.544ns (78.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 1747.648 - 1750.000 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( 1748.743 - 1749.980 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1749.980  1749.980 r  
    Y18                                               0.000  1749.980 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1749.980    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1751.086 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1752.319    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1745.354 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1747.021    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1747.117 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626  1748.743    U_read/ti_clk
    SLICE_X5Y17          FDCE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456  1749.199 r  U_read/cnt_reg[3]/Q
                         net (fo=140, routed)         1.312  1750.511    U_read/Q[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124  1750.635 r  U_read/FSM_sequential_state[0]_i_3_comp/O
                         net (fo=1, routed)           1.233  1751.867    U_fsm/FSM_sequential_state[0]_i_3_n_0_alias
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124  1751.991 r  U_fsm/FSM_sequential_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000  1751.991    U_fsm/state_next[0]
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1750.000  1750.000 r  
    L3                                                0.000  1750.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1750.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1751.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1752.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1744.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1746.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1746.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512  1747.648    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1747.648    
                         clock uncertainty           -0.642  1747.006    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.031  1747.037    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1747.038    
                         arrival time                       -1751.991    
  -------------------------------------------------------------------
                         slack                                 -4.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_read/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@1625.000ns - mmcm0_clk0 rise@1625.000ns)
  Data Path Delay:        1.133ns  (logic 0.226ns (19.941%)  route 0.907ns (80.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns = ( 1624.720 - 1625.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 1624.409 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230  1625.230 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440  1625.670    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362  1623.307 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489  1623.796    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1623.822 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.587  1624.409    U_read/ti_clk
    SLICE_X7Y17          FDCE                                         r  U_read/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.128  1624.537 r  U_read/cnt_reg[8]/Q
                         net (fo=18, routed)          0.907  1625.444    U_fsm/cnt_reg[8]_alias
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.098  1625.542 r  U_fsm/FSM_sequential_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000  1625.542    U_fsm/state_next[0]
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441  1625.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481  1625.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634  1623.288 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546  1623.834    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1623.863 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.858  1624.720    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1624.720    
                         clock uncertainty            0.642  1625.362    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.092  1625.454    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                      -1625.454    
                         arrival time                        1625.542    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        8.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.588ns  (logic 2.727ns (59.432%)  route 1.861ns (40.568%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.241ns = ( -0.981 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.622    -0.981    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y29          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.861     1.337    okHI/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         2.271     3.608 r  okHI/obuf0/O
                         net (fo=0)                   0.000     3.608    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -8.900    11.659    
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.680    -0.923    okHI/ti_clk
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.680    -0.923    okHI/ti_clk
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.679    -0.924    okHI/ti_clk
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.679    -0.924    okHI/ti_clk
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.678    -0.925    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.678    -0.925    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.677    -0.926    okHI/ti_clk
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.677    -0.926    okHI/ti_clk
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.677    -0.926    okHI/ti_clk
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.215ns  (arrival time - required time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.616ns  (logic 0.615ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.588    -0.330    okHI/ti_clk
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.423     0.286 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.286    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.617ns  (logic 0.616ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.588    -0.330    okHI/ti_clk
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.424     0.287 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.220ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.621ns  (logic 0.620ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.428     0.290 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.290    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.840%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/ti_clk
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589    -0.329    okHI/ti_clk
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.239ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.642ns  (logic 0.641ns (99.844%)  route 0.001ns (0.156%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/ti_clk
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.141 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.140    okHI/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.449     0.309 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  9.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  mmcm0_clk0

Setup :           18  Failing Endpoints,  Worst Slack       -4.625ns,  Total Violation      -75.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 U_write/mem_reg[655]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.907ns  (logic 1.764ns (35.949%)  route 3.143ns (64.051%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 1498.109 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.784ns = ( 1497.216 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.573  1497.216    U_write/CLK
    SLICE_X52Y6          FDRE                                         r  U_write/mem_reg[655]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518  1497.734 r  U_write/mem_reg[655]/Q
                         net (fo=2, routed)           0.799  1498.533    U_write/mem[655]
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124  1498.657 r  U_write/data_out[15]_i_114/O
                         net (fo=1, routed)           0.000  1498.657    U_write/data_out[15]_i_114_n_0
    SLICE_X50Y6          MUXF7 (Prop_muxf7_I0_O)      0.209  1498.866 r  U_write/data_out_reg[15]_i_63/O
                         net (fo=1, routed)           0.000  1498.866    U_write/data_out_reg[15]_i_63_n_0
    SLICE_X50Y6          MUXF8 (Prop_muxf8_I1_O)      0.088  1498.954 r  U_write/data_out_reg[15]_i_29/O
                         net (fo=1, routed)           1.338  1500.292    U_write/data_out_reg[15]_i_29_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.319  1500.611 r  U_write/data_out[15]_i_10/O
                         net (fo=1, routed)           0.000  1500.611    U_write/data_out[15]_i_10_n_0
    SLICE_X30Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  1500.820 r  U_write/data_out_reg[15]_i_4/O
                         net (fo=1, routed)           1.006  1501.826    U_read/data_out_reg[15]_2
    SLICE_X28Y8          LUT5 (Prop_lut5_I4_O)        0.297  1502.123 r  U_read/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000  1502.123    U_read/data_out[15]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.446  1498.109    U_read/ti_clk
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[15]/C
                         clock pessimism              0.000  1498.109    
                         clock uncertainty           -0.642  1497.467    
    SLICE_X28Y8          FDRE (Setup_fdre_C_D)        0.031  1497.498    U_read/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                       1497.499    
                         arrival time                       -1502.123    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.621ns  (required time - arrival time)
  Source:                 U_write/mem_reg[1322]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.949ns  (logic 1.845ns (37.280%)  route 3.104ns (62.720%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 1498.096 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.797ns = ( 1497.203 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.560  1497.203    U_write/CLK
    SLICE_X42Y33         FDRE                                         r  U_write/mem_reg[1322]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518  1497.721 r  U_write/mem_reg[1322]/Q
                         net (fo=2, routed)           0.883  1498.604    U_write/mem[1322]
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124  1498.729 r  U_write/data_out[10]_i_132/O
                         net (fo=1, routed)           0.000  1498.729    U_write/data_out[10]_i_132_n_0
    SLICE_X44Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  1498.967 r  U_write/data_out_reg[10]_i_72/O
                         net (fo=1, routed)           0.000  1498.967    U_write/data_out_reg[10]_i_72_n_0
    SLICE_X44Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  1499.071 r  U_write/data_out_reg[10]_i_34/O
                         net (fo=1, routed)           1.226  1500.296    U_write/data_out_reg[10]_i_34_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I3_O)        0.316  1500.612 r  U_write/data_out[10]_i_11/O
                         net (fo=1, routed)           0.000  1500.612    U_write/data_out[10]_i_11_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.247  1500.859 r  U_write/data_out_reg[10]_i_4/O
                         net (fo=1, routed)           0.995  1501.854    U_read/data_out_reg[10]_1
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.298  1502.152 r  U_read/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000  1502.152    U_read/data_out[10]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  U_read/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.433  1498.096    U_read/ti_clk
    SLICE_X14Y25         FDRE                                         r  U_read/data_out_reg[10]/C
                         clock pessimism              0.000  1498.096    
                         clock uncertainty           -0.642  1497.454    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.077  1497.531    U_read/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                       1497.531    
                         arrival time                       -1502.152    
  -------------------------------------------------------------------
                         slack                                 -4.621    

Slack (VIOLATED) :        -4.569ns  (required time - arrival time)
  Source:                 U_write/mem_reg[1010]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.849ns  (logic 1.754ns (36.175%)  route 3.095ns (63.825%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 1498.093 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.797ns = ( 1497.203 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.560  1497.203    U_write/CLK
    SLICE_X47Y32         FDRE                                         r  U_write/mem_reg[1010]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456  1497.659 r  U_write/mem_reg[1010]/Q
                         net (fo=2, routed)           0.873  1498.532    U_write/mem[1010]
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.124  1498.656 r  U_write/data_out[2]_i_136/O
                         net (fo=1, routed)           0.000  1498.656    U_write/data_out[2]_i_136_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I0_O)      0.238  1498.894 r  U_write/data_out_reg[2]_i_74/O
                         net (fo=1, routed)           0.000  1498.894    U_write/data_out_reg[2]_i_74_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104  1498.998 r  U_write/data_out_reg[2]_i_35/O
                         net (fo=1, routed)           1.117  1500.115    U_write/data_out_reg[2]_i_35_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.316  1500.431 r  U_write/data_out[2]_i_11/O
                         net (fo=1, routed)           0.000  1500.431    U_write/data_out[2]_i_11_n_0
    SLICE_X29Y31         MUXF7 (Prop_muxf7_I1_O)      0.217  1500.648 r  U_write/data_out_reg[2]_i_4/O
                         net (fo=1, routed)           1.104  1501.753    U_read/data_out_reg[2]_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I4_O)        0.299  1502.052 r  U_read/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000  1502.052    U_read/data_out[2]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  U_read/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.430  1498.093    U_read/ti_clk
    SLICE_X32Y23         FDRE                                         r  U_read/data_out_reg[2]/C
                         clock pessimism              0.000  1498.093    
                         clock uncertainty           -0.642  1497.451    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.031  1497.482    U_read/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                       1497.482    
                         arrival time                       -1502.052    
  -------------------------------------------------------------------
                         slack                                 -4.569    

Slack (VIOLATED) :        -4.459ns  (required time - arrival time)
  Source:                 U_write/mem_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.789ns  (logic 1.836ns (38.338%)  route 2.953ns (61.662%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 1498.107 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.784ns = ( 1497.216 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.573  1497.216    U_write/CLK
    SLICE_X50Y4          FDRE                                         r  U_write/mem_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518  1497.734 r  U_write/mem_reg[521]/Q
                         net (fo=2, routed)           0.820  1498.554    U_write/mem[521]
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.124  1498.678 r  U_write/data_out[9]_i_112/O
                         net (fo=1, routed)           0.000  1498.678    U_write/data_out[9]_i_112_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.241  1498.919 r  U_write/data_out_reg[9]_i_62/O
                         net (fo=1, routed)           0.000  1498.919    U_write/data_out_reg[9]_i_62_n_0
    SLICE_X50Y5          MUXF8 (Prop_muxf8_I0_O)      0.098  1499.017 r  U_write/data_out_reg[9]_i_29/O
                         net (fo=1, routed)           1.286  1500.303    U_write/data_out_reg[9]_i_29_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.319  1500.622 r  U_write/data_out[9]_i_10/O
                         net (fo=1, routed)           0.000  1500.622    U_write/data_out[9]_i_10_n_0
    SLICE_X37Y8          MUXF7 (Prop_muxf7_I0_O)      0.238  1500.860 r  U_write/data_out_reg[9]_i_4/O
                         net (fo=1, routed)           0.847  1501.707    U_read/data_out_reg[9]_1
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.298  1502.005 r  U_read/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000  1502.005    U_read/data_out[9]_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  U_read/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.444  1498.107    U_read/ti_clk
    SLICE_X30Y7          FDRE                                         r  U_read/data_out_reg[9]/C
                         clock pessimism              0.000  1498.107    
                         clock uncertainty           -0.642  1497.465    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.081  1497.547    U_read/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                       1497.547    
                         arrival time                       -1502.005    
  -------------------------------------------------------------------
                         slack                                 -4.459    

Slack (VIOLATED) :        -4.452ns  (required time - arrival time)
  Source:                 U_write/mem_reg[1459]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.742ns  (logic 1.888ns (39.818%)  route 2.854ns (60.182%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 1498.110 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.790ns = ( 1497.210 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.567  1497.210    U_write/CLK
    SLICE_X48Y14         FDRE                                         r  U_write/mem_reg[1459]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.419  1497.629 r  U_write/mem_reg[1459]/Q
                         net (fo=2, routed)           0.744  1498.373    U_write/mem[1459]
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.299  1498.672 r  U_write/data_out[3]_i_135/O
                         net (fo=1, routed)           0.000  1498.672    U_write/data_out[3]_i_135_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I1_O)      0.217  1498.889 r  U_write/data_out_reg[3]_i_73/O
                         net (fo=1, routed)           0.000  1498.889    U_write/data_out_reg[3]_i_73_n_0
    SLICE_X48Y16         MUXF8 (Prop_muxf8_I1_O)      0.094  1498.983 r  U_write/data_out_reg[3]_i_34/O
                         net (fo=1, routed)           1.531  1500.514    U_write/data_out_reg[3]_i_34_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.316  1500.830 r  U_write/data_out[3]_i_11/O
                         net (fo=1, routed)           0.000  1500.830    U_write/data_out[3]_i_11_n_0
    SLICE_X28Y7          MUXF7 (Prop_muxf7_I1_O)      0.245  1501.075 r  U_write/data_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.578  1501.654    U_read/data_out_reg[3]_1
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.298  1501.952 r  U_read/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000  1501.952    U_read/data_out[3]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  U_read/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.447  1498.110    U_read/ti_clk
    SLICE_X28Y6          FDRE                                         r  U_read/data_out_reg[3]/C
                         clock pessimism              0.000  1498.110    
                         clock uncertainty           -0.642  1497.468    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.031  1497.499    U_read/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1497.500    
                         arrival time                       -1501.952    
  -------------------------------------------------------------------
                         slack                                 -4.452    

Slack (VIOLATED) :        -4.449ns  (required time - arrival time)
  Source:                 U_write/mem_reg[4033]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.738ns  (logic 1.880ns (39.680%)  route 2.858ns (60.320%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 1498.108 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.794ns = ( 1497.206 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.563  1497.206    U_write/CLK
    SLICE_X36Y12         FDRE                                         r  U_write/mem_reg[4033]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.419  1497.625 r  U_write/mem_reg[4033]/Q
                         net (fo=2, routed)           0.830  1498.455    U_write/mem[4033]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.297  1498.752 r  U_write/data_out[1]_i_95/O
                         net (fo=1, routed)           0.000  1498.752    U_write/data_out[1]_i_95_n_0
    SLICE_X38Y12         MUXF7 (Prop_muxf7_I1_O)      0.214  1498.966 r  U_write/data_out_reg[1]_i_53/O
                         net (fo=1, routed)           0.000  1498.966    U_write/data_out_reg[1]_i_53_n_0
    SLICE_X38Y12         MUXF8 (Prop_muxf8_I1_O)      0.088  1499.054 r  U_write/data_out_reg[1]_i_24/O
                         net (fo=1, routed)           0.960  1500.014    U_write/data_out_reg[1]_i_24_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.319  1500.333 r  U_write/data_out[1]_i_9/O
                         net (fo=1, routed)           0.000  1500.333    U_write/data_out[1]_i_9_n_0
    SLICE_X28Y6          MUXF7 (Prop_muxf7_I1_O)      0.245  1500.578 r  U_write/data_out_reg[1]_i_3/O
                         net (fo=1, routed)           1.068  1501.646    U_read/data_out_reg[1]_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I2_O)        0.298  1501.944 r  U_read/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000  1501.944    U_read/data_out[1]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  U_read/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.445  1498.108    U_read/ti_clk
    SLICE_X28Y10         FDRE                                         r  U_read/data_out_reg[1]/C
                         clock pessimism              0.000  1498.108    
                         clock uncertainty           -0.642  1497.466    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)        0.029  1497.495    U_read/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                       1497.495    
                         arrival time                       -1501.944    
  -------------------------------------------------------------------
                         slack                                 -4.449    

Slack (VIOLATED) :        -4.448ns  (required time - arrival time)
  Source:                 U_write/mem_reg[2342]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.781ns  (logic 1.836ns (38.401%)  route 2.945ns (61.599%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 1498.090 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.804ns = ( 1497.196 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.553  1497.196    U_write/CLK
    SLICE_X52Y24         FDRE                                         r  U_write/mem_reg[2342]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518  1497.714 r  U_write/mem_reg[2342]/Q
                         net (fo=2, routed)           0.846  1498.559    U_write/mem[2342]
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124  1498.683 r  U_write/data_out[6]_i_84/O
                         net (fo=1, routed)           0.000  1498.683    U_write/data_out[6]_i_84_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I0_O)      0.241  1498.924 r  U_write/data_out_reg[6]_i_48/O
                         net (fo=1, routed)           0.000  1498.924    U_write/data_out_reg[6]_i_48_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I0_O)      0.098  1499.022 r  U_write/data_out_reg[6]_i_22/O
                         net (fo=1, routed)           0.981  1500.003    U_write/data_out_reg[6]_i_22_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.319  1500.322 r  U_write/data_out[6]_i_8/O
                         net (fo=1, routed)           0.000  1500.322    U_write/data_out[6]_i_8_n_0
    SLICE_X37Y23         MUXF7 (Prop_muxf7_I0_O)      0.238  1500.560 r  U_write/data_out_reg[6]_i_3/O
                         net (fo=1, routed)           1.119  1501.679    U_read/data_out_reg[6]_0
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.298  1501.977 r  U_read/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000  1501.977    U_read/data_out[6]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.427  1498.090    U_read/ti_clk
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[6]/C
                         clock pessimism              0.000  1498.090    
                         clock uncertainty           -0.642  1497.448    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081  1497.529    U_read/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                       1497.529    
                         arrival time                       -1501.977    
  -------------------------------------------------------------------
                         slack                                 -4.448    

Slack (VIOLATED) :        -4.376ns  (required time - arrival time)
  Source:                 U_write/mem_reg[2684]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.712ns  (logic 1.775ns (37.667%)  route 2.937ns (62.333%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 1498.094 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.807ns = ( 1497.193 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.550  1497.193    U_write/CLK
    SLICE_X42Y26         FDRE                                         r  U_write/mem_reg[2684]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518  1497.711 r  U_write/mem_reg[2684]/Q
                         net (fo=2, routed)           1.005  1498.716    U_write/mem[2684]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124  1498.840 r  U_write/data_out[12]_i_82/O
                         net (fo=1, routed)           0.000  1498.840    U_write/data_out[12]_i_82_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212  1499.052 r  U_write/data_out_reg[12]_i_47/O
                         net (fo=1, routed)           0.000  1499.052    U_write/data_out_reg[12]_i_47_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094  1499.146 r  U_write/data_out_reg[12]_i_21/O
                         net (fo=1, routed)           1.085  1500.231    U_write/data_out_reg[12]_i_21_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.316  1500.547 r  U_write/data_out[12]_i_8/O
                         net (fo=1, routed)           0.000  1500.547    U_write/data_out[12]_i_8_n_0
    SLICE_X32Y22         MUXF7 (Prop_muxf7_I0_O)      0.212  1500.759 r  U_write/data_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.847  1501.606    U_read/data_out_reg[12]_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.299  1501.905 r  U_read/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000  1501.905    U_read/data_out[12]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  U_read/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.431  1498.094    U_read/ti_clk
    SLICE_X30Y22         FDRE                                         r  U_read/data_out_reg[12]/C
                         clock pessimism              0.000  1498.094    
                         clock uncertainty           -0.642  1497.452    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.077  1497.529    U_read/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                       1497.529    
                         arrival time                       -1501.905    
  -------------------------------------------------------------------
                         slack                                 -4.376    

Slack (VIOLATED) :        -4.347ns  (required time - arrival time)
  Source:                 U_write/mem_reg[2144]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.635ns  (logic 1.751ns (37.781%)  route 2.884ns (62.219%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 1498.093 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.805ns = ( 1497.195 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.552  1497.195    U_write/CLK
    SLICE_X44Y27         FDRE                                         r  U_write/mem_reg[2144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.456  1497.651 r  U_write/mem_reg[2144]/Q
                         net (fo=2, routed)           0.997  1498.648    U_write/mem[2144]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124  1498.772 r  U_write/data_out[0]_i_89/O
                         net (fo=1, routed)           0.000  1498.772    U_write/data_out[0]_i_89_n_0
    SLICE_X44Y27         MUXF7 (Prop_muxf7_I1_O)      0.245  1499.017 r  U_write/data_out_reg[0]_i_50/O
                         net (fo=1, routed)           0.000  1499.017    U_write/data_out_reg[0]_i_50_n_0
    SLICE_X44Y27         MUXF8 (Prop_muxf8_I0_O)      0.104  1499.121 r  U_write/data_out_reg[0]_i_23/O
                         net (fo=1, routed)           1.079  1500.199    U_write/data_out_reg[0]_i_23_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.316  1500.516 r  U_write/data_out[0]_i_8/O
                         net (fo=1, routed)           0.000  1500.516    U_write/data_out[0]_i_8_n_0
    SLICE_X34Y23         MUXF7 (Prop_muxf7_I0_O)      0.209  1500.724 r  U_write/data_out_reg[0]_i_3/O
                         net (fo=1, routed)           0.808  1501.533    U_read/data_out_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.297  1501.830 r  U_read/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000  1501.830    U_read/data_out[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  U_read/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.430  1498.093    U_read/ti_clk
    SLICE_X33Y23         FDRE                                         r  U_read/data_out_reg[0]/C
                         clock pessimism              0.000  1498.093    
                         clock uncertainty           -0.642  1497.451    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031  1497.482    U_read/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                       1497.482    
                         arrival time                       -1501.830    
  -------------------------------------------------------------------
                         slack                                 -4.347    

Slack (VIOLATED) :        -4.324ns  (required time - arrival time)
  Source:                 U_write/mem_reg[3294]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.651ns  (logic 1.914ns (41.155%)  route 2.737ns (58.845%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 1498.090 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.801ns = ( 1497.199 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.556  1497.199    U_write/CLK
    SLICE_X42Y19         FDRE                                         r  U_write/mem_reg[3294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.478  1497.677 r  U_write/mem_reg[3294]/Q
                         net (fo=2, routed)           0.879  1498.556    U_write/mem[3294]
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.298  1498.854 r  U_write/data_out[14]_i_107/O
                         net (fo=1, routed)           0.000  1498.854    U_write/data_out[14]_i_107_n_0
    SLICE_X43Y20         MUXF7 (Prop_muxf7_I1_O)      0.217  1499.071 r  U_write/data_out_reg[14]_i_59/O
                         net (fo=1, routed)           0.000  1499.071    U_write/data_out_reg[14]_i_59_n_0
    SLICE_X43Y20         MUXF8 (Prop_muxf8_I1_O)      0.094  1499.165 r  U_write/data_out_reg[14]_i_27/O
                         net (fo=1, routed)           1.072  1500.237    U_write/data_out_reg[14]_i_27_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.316  1500.553 r  U_write/data_out[14]_i_9/O
                         net (fo=1, routed)           0.000  1500.553    U_write/data_out[14]_i_9_n_0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I1_O)      0.214  1500.767 r  U_write/data_out_reg[14]_i_3/O
                         net (fo=1, routed)           0.786  1501.553    U_read/data_out_reg[14]_0
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.297  1501.850 r  U_read/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000  1501.850    U_read/data_out[14]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.427  1498.090    U_read/ti_clk
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[14]/C
                         clock pessimism              0.000  1498.090    
                         clock uncertainty           -0.642  1497.448    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077  1497.525    U_read/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                       1497.525    
                         arrival time                       -1501.850    
  -------------------------------------------------------------------
                         slack                                 -4.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4666]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.155ns  (logic 0.767ns (35.596%)  route 1.388ns (64.404%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 1623.686 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 1622.574 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.438  1622.574    U_write/CLK
    SLICE_X13Y26         FDRE                                         r  U_write/mem_reg[4666]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367  1622.941 r  U_write/mem_reg[4666]/Q
                         net (fo=2, routed)           0.347  1623.289    U_write/mem[4666]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.100  1623.389 r  U_write/data_out[10]_i_18/O
                         net (fo=1, routed)           0.420  1623.808    U_read/data_out[10]_i_2_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.100  1623.908 r  U_read/data_out[10]_i_7/O
                         net (fo=1, routed)           0.369  1624.277    U_read/data_out[10]_i_7_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.100  1624.377 r  U_read/data_out[10]_i_2/O
                         net (fo=1, routed)           0.251  1624.629    U_read/data_out[10]_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.100  1624.729 r  U_read/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000  1624.729    U_read/data_out[10]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  U_read/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.549  1623.686    U_read/ti_clk
    SLICE_X14Y25         FDRE                                         r  U_read/data_out_reg[10]/C
                         clock pessimism              0.000  1623.686    
                         clock uncertainty            0.642  1624.328    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.330  1624.658    U_read/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                      -1624.658    
                         arrival time                        1624.729    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4757]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.231ns  (logic 0.818ns (36.672%)  route 1.413ns (63.328%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1623.699 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.413ns = ( 1622.587 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.451  1622.587    U_write/CLK
    SLICE_X12Y10         FDRE                                         r  U_write/mem_reg[4757]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.418  1623.005 r  U_write/mem_reg[4757]/Q
                         net (fo=2, routed)           0.227  1623.232    U_write/mem[4757]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.100  1623.332 r  U_write/data_out[5]_i_17/O
                         net (fo=1, routed)           0.337  1623.669    U_read/data_out[5]_i_2_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.100  1623.769 r  U_read/data_out[5]_i_7/O
                         net (fo=1, routed)           0.495  1624.264    U_read/data_out[5]_i_7_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.100  1624.364 r  U_read/data_out[5]_i_2/O
                         net (fo=1, routed)           0.353  1624.718    U_read/data_out[5]_i_2_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.100  1624.818 r  U_read/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000  1624.818    U_read/data_out[5]_i_1_n_0
    SLICE_X30Y11         FDRE                                         r  U_read/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.562  1623.699    U_read/ti_clk
    SLICE_X30Y11         FDRE                                         r  U_read/data_out_reg[5]/C
                         clock pessimism              0.000  1623.699    
                         clock uncertainty            0.642  1624.341    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.330  1624.671    U_read/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                      -1624.671    
                         arrival time                        1624.818    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4625]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.175ns  (logic 0.767ns (35.266%)  route 1.408ns (64.734%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 1623.701 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 1622.586 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.450  1622.586    U_write/CLK
    SLICE_X13Y11         FDRE                                         r  U_write/mem_reg[4625]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.367  1622.953 r  U_write/mem_reg[4625]/Q
                         net (fo=2, routed)           0.416  1623.370    U_write/mem[4625]
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.100  1623.469 r  U_write/data_out[1]_i_19/O
                         net (fo=1, routed)           0.247  1623.716    U_read/data_out[1]_i_2_2
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.100  1623.816 r  U_read/data_out[1]_i_7/O
                         net (fo=1, routed)           0.136  1623.952    U_read/data_out[1]_i_7_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.100  1624.052 r  U_read/data_out[1]_i_2/O
                         net (fo=1, routed)           0.609  1624.661    U_read/data_out[1]_i_2_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I0_O)        0.100  1624.761 r  U_read/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000  1624.761    U_read/data_out[1]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  U_read/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.564  1623.701    U_read/ti_clk
    SLICE_X28Y10         FDRE                                         r  U_read/data_out_reg[1]/C
                         clock pessimism              0.000  1623.701    
                         clock uncertainty            0.642  1624.343    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.269  1624.612    U_read/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                      -1624.612    
                         arrival time                        1624.761    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_write/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ep60/eptrig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.273ns  (logic 0.718ns (31.593%)  route 1.555ns (68.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 1623.757 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 1622.648 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512  1622.648    U_write/CLK
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.418  1623.066 r  U_write/cnt_reg[3]/Q
                         net (fo=4, routed)           0.764  1623.830    U_write/cnt_reg[3]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.100  1623.930 f  U_write/ep60_i_2/O
                         net (fo=6, routed)           0.286  1624.217    U_write/ep60_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.100  1624.317 r  U_write/ep60_i_1/O
                         net (fo=2, routed)           0.504  1624.821    ep60/ep_trigger[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.100  1624.921 r  ep60/eptrig[0]_i_1/O
                         net (fo=1, routed)           0.000  1624.921    ep60/eptrig[0]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  ep60/eptrig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.620  1623.757    ep60/ep_clk
    SLICE_X2Y23          FDCE                                         r  ep60/eptrig_reg[0]/C
                         clock pessimism              0.000  1623.757    
                         clock uncertainty            0.642  1624.399    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.331  1624.730    ep60/eptrig_reg[0]
  -------------------------------------------------------------------
                         required time                      -1624.730    
                         arrival time                        1624.921    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4146]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.231ns  (logic 1.103ns (49.436%)  route 1.128ns (50.564%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 1623.684 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 1622.578 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.442  1622.578    U_write/CLK
    SLICE_X29Y17         FDRE                                         r  U_write/mem_reg[4146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.367  1622.945 r  U_write/mem_reg[4146]/Q
                         net (fo=2, routed)           0.262  1623.207    U_write/mem[4146]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.100  1623.307 r  U_write/data_out[2]_i_37/O
                         net (fo=1, routed)           0.000  1623.307    U_write/data_out[2]_i_37_n_0
    SLICE_X28Y18         MUXF7 (Prop_muxf7_I1_O)      0.198  1623.505 r  U_write/data_out_reg[2]_i_12/O
                         net (fo=1, routed)           0.000  1623.505    U_write/data_out_reg[2]_i_12_n_0
    SLICE_X28Y18         MUXF8 (Prop_muxf8_I0_O)      0.083  1623.588 r  U_write/data_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.614  1624.202    U_read/data_out_reg[2]_2
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.255  1624.457 r  U_read/data_out[2]_i_2/O
                         net (fo=1, routed)           0.252  1624.709    U_read/data_out[2]_i_2_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.100  1624.809 r  U_read/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000  1624.809    U_read/data_out[2]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  U_read/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.547  1623.684    U_read/ti_clk
    SLICE_X32Y23         FDRE                                         r  U_read/data_out_reg[2]/C
                         clock pessimism              0.000  1623.684    
                         clock uncertainty            0.642  1624.326    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.270  1624.596    U_read/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                      -1624.596    
                         arrival time                        1624.810    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4619]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.258ns  (logic 0.818ns (36.232%)  route 1.440ns (63.768%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 1623.702 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 1622.588 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.452  1622.588    U_write/CLK
    SLICE_X10Y9          FDRE                                         r  U_write/mem_reg[4619]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.418  1623.006 r  U_write/mem_reg[4619]/Q
                         net (fo=2, routed)           0.141  1623.147    U_write/mem[4619]
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.100  1623.247 r  U_write/data_out[11]_i_19/O
                         net (fo=1, routed)           0.386  1623.633    U_read/data_out[11]_i_2_2
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.100  1623.733 r  U_read/data_out[11]_i_7/O
                         net (fo=1, routed)           0.247  1623.980    U_read/data_out[11]_i_7_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I4_O)        0.100  1624.080 r  U_read/data_out[11]_i_2/O
                         net (fo=1, routed)           0.665  1624.746    U_read/data_out[11]_i_2_n_0
    SLICE_X28Y8          LUT5 (Prop_lut5_I0_O)        0.100  1624.846 r  U_read/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000  1624.846    U_read/data_out[11]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.565  1623.702    U_read/ti_clk
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[11]/C
                         clock pessimism              0.000  1623.702    
                         clock uncertainty            0.642  1624.344    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.269  1624.613    U_read/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                      -1624.613    
                         arrival time                        1624.846    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4687]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.281ns  (logic 0.818ns (35.866%)  route 1.463ns (64.134%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 1623.702 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 1622.588 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.452  1622.588    U_write/CLK
    SLICE_X14Y8          FDRE                                         r  U_write/mem_reg[4687]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.418  1623.006 r  U_write/mem_reg[4687]/Q
                         net (fo=2, routed)           0.346  1623.353    U_write/mem[4687]
    SLICE_X14Y8          LUT6 (Prop_lut6_I3_O)        0.100  1623.453 r  U_write/data_out[15]_i_18/O
                         net (fo=1, routed)           0.499  1623.951    U_read/data_out[15]_i_2_1
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.100  1624.051 r  U_read/data_out[15]_i_7/O
                         net (fo=1, routed)           0.365  1624.416    U_read/data_out[15]_i_7_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.100  1624.516 r  U_read/data_out[15]_i_2/O
                         net (fo=1, routed)           0.253  1624.769    U_read/data_out[15]_i_2_n_0
    SLICE_X28Y8          LUT5 (Prop_lut5_I0_O)        0.100  1624.869 r  U_read/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000  1624.869    U_read/data_out[15]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.565  1623.702    U_read/ti_clk
    SLICE_X28Y8          FDRE                                         r  U_read/data_out_reg[15]/C
                         clock pessimism              0.000  1623.702    
                         clock uncertainty            0.642  1624.344    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.270  1624.614    U_read/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                      -1624.614    
                         arrival time                        1624.869    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_write/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ep60/ep_trigger0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.242ns  (logic 0.618ns (27.565%)  route 1.624ns (72.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 1623.757 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 1622.648 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512  1622.648    U_write/CLK
    SLICE_X2Y18          FDRE                                         r  U_write/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.418  1623.066 r  U_write/cnt_reg[3]/Q
                         net (fo=4, routed)           0.764  1623.830    U_write/cnt_reg[3]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.100  1623.930 f  U_write/ep60_i_2/O
                         net (fo=6, routed)           0.286  1624.217    U_write/ep60_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.100  1624.317 r  U_write/ep60_i_1/O
                         net (fo=2, routed)           0.574  1624.890    ep60/ep_trigger[0]
    SLICE_X2Y23          FDCE                                         r  ep60/ep_trigger0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.620  1623.757    ep60/ep_clk
    SLICE_X2Y23          FDCE                                         r  ep60/ep_trigger0_reg[0]/C
                         clock pessimism              0.000  1623.757    
                         clock uncertainty            0.642  1624.399    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.234  1624.633    ep60/ep_trigger0_reg[0]
  -------------------------------------------------------------------
                         required time                      -1624.633    
                         arrival time                        1624.890    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4704]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.337ns  (logic 0.767ns (32.818%)  route 1.570ns (67.182%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 1623.684 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 1622.574 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.438  1622.574    U_write/CLK
    SLICE_X13Y23         FDRE                                         r  U_write/mem_reg[4704]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.367  1622.941 r  U_write/mem_reg[4704]/Q
                         net (fo=2, routed)           0.420  1623.361    U_write/mem[4704]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.100  1623.461 r  U_write/data_out[0]_i_18/O
                         net (fo=1, routed)           0.245  1623.707    U_read/data_out[0]_i_2_1
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.100  1623.807 r  U_read/data_out[0]_i_7/O
                         net (fo=1, routed)           0.500  1624.306    U_read/data_out[0]_i_7_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.100  1624.406 r  U_read/data_out[0]_i_2/O
                         net (fo=1, routed)           0.405  1624.811    U_read/data_out[0]_i_2_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.100  1624.911 r  U_read/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000  1624.911    U_read/data_out[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  U_read/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.547  1623.684    U_read/ti_clk
    SLICE_X33Y23         FDRE                                         r  U_read/data_out_reg[0]/C
                         clock pessimism              0.000  1623.684    
                         clock uncertainty            0.642  1624.326    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.270  1624.596    U_read/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                      -1624.596    
                         arrival time                        1624.911    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4232]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.430ns  (logic 1.069ns (43.993%)  route 1.361ns (56.007%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 1623.681 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 1622.576 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.440  1622.576    U_write/CLK
    SLICE_X29Y18         FDRE                                         r  U_write/mem_reg[4232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.367  1622.943 r  U_write/mem_reg[4232]/Q
                         net (fo=2, routed)           0.257  1623.201    U_write/mem[4232]
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.100  1623.301 r  U_write/data_out[8]_i_38/O
                         net (fo=1, routed)           0.000  1623.301    U_write/data_out[8]_i_38_n_0
    SLICE_X29Y19         MUXF7 (Prop_muxf7_I0_O)      0.171  1623.472 r  U_write/data_out_reg[8]_i_13/O
                         net (fo=1, routed)           0.000  1623.472    U_write/data_out_reg[8]_i_13_n_0
    SLICE_X29Y19         MUXF8 (Prop_muxf8_I1_O)      0.076  1623.548 r  U_write/data_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.699  1624.247    U_read/data_out_reg[8]_2
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.255  1624.502 r  U_read/data_out[8]_i_2/O
                         net (fo=1, routed)           0.404  1624.906    U_read/data_out[8]_i_2_n_0
    SLICE_X34Y25         LUT5 (Prop_lut5_I0_O)        0.100  1625.006 r  U_read/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000  1625.006    U_read/data_out[8]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.544  1623.681    U_read/ti_clk
    SLICE_X34Y25         FDRE                                         r  U_read/data_out_reg[8]/C
                         clock pessimism              0.000  1623.681    
                         clock uncertainty            0.642  1624.323    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.331  1624.654    U_read/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                      -1624.654    
                         arrival time                        1625.006    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 1.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.141    12.141 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.141    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.523    19.256    okHI/ti_clk
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 1.137ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.137    12.137 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.137    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.523    19.256    okHI/ti_clk
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.134    12.134 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.134    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.529    19.262    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 1.124ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( -1.570 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.124    12.124 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.124    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.527    19.260    okHI/ti_clk
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    19.260    
                         clock uncertainty           -0.271    18.989    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    18.978    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 1.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.125    12.125 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.125    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.529    19.262    okHI/ti_clk
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.121ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.121    12.121 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.121    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.530    19.263    okHI/ti_clk
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.119    12.119 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.530    19.263    okHI/ti_clk
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.248ns (26.798%)  route 3.409ns (73.202%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( -1.593 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 r  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 r  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.433    11.357    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.504    19.237    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]/C
                         clock pessimism              0.000    19.237    
                         clock uncertainty           -0.271    18.967    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.727    18.240    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]
  -------------------------------------------------------------------
                         required time                         18.240    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 1.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.100    12.100 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.100    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.533    19.266    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 1.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.098    12.098 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.098    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.533    19.266    okHI/ti_clk
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.222ns  (logic 0.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.222    21.052 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.052    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.052    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.224    21.054 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.054    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.054    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.243ns  (logic 0.243ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.243    21.073 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.073    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.073    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.245    21.075 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.075    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.075    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.248ns  (logic 0.248ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.248    21.078 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.078    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.855    20.284    okHI/ti_clk
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.623    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.623    
                         arrival time                          21.078    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.260ns  (logic 0.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.260    21.090 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.090    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.853    20.282    okHI/ti_clk
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    20.282    
                         clock uncertainty            0.271    20.553    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.621    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.621    
                         arrival time                          21.090    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.541ns,  Total Violation       -9.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.541ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.020ns  (clk_2fs_clk_wiz_0 rise@1750.000ns - mmcm0_clk0 rise@1749.980ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.245%)  route 2.043ns (81.755%))
  Logic Levels:           0  
  Clock Path Skew:        -1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.341ns = ( 1747.659 - 1750.000 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( 1748.741 - 1749.980 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1749.980  1749.980 r  
    Y18                                               0.000  1749.980 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1749.980    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1751.086 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1752.319    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1745.354 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1747.021    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1747.117 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.624  1748.741    ep10/ok1[24]
    SLICE_X7Y52          FDRE                                         r  ep10/ep_dataout_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456  1749.197 f  ep10/ep_dataout_reg[0]_replica_1/Q
                         net (fo=1, routed)           2.043  1751.240    U_fsm/ep_dataout[0]_repN_1_alias
    SLICE_X2Y48          FDCE                                         f  U_fsm/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1750.000  1750.000 r  
    L3                                                0.000  1750.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1750.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1751.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1752.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1744.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1746.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1746.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.523  1747.659    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000  1747.659    
                         clock uncertainty           -0.642  1747.017    
    SLICE_X2Y48          FDCE (Recov_fdce_C_CLR)     -0.319  1746.698    U_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1746.699    
                         arrival time                       -1751.240    
  -------------------------------------------------------------------
                         slack                                 -4.541    

Slack (VIOLATED) :        -4.488ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.020ns  (clk_2fs_clk_wiz_0 rise@1750.000ns - mmcm0_clk0 rise@1749.980ns)
  Data Path Delay:        2.343ns  (logic 0.456ns (19.462%)  route 1.887ns (80.538%))
  Logic Levels:           0  
  Clock Path Skew:        -1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 1747.648 - 1750.000 ) 
    Source Clock Delay      (SCD):    -1.234ns = ( 1748.746 - 1749.980 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1749.980  1749.980 r  
    Y18                                               0.000  1749.980 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1749.980    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1751.086 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1752.319    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1745.354 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1747.021    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1747.117 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.629  1748.746    ep10/ok1[24]
    SLICE_X3Y17          FDRE                                         r  ep10/ep_dataout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456  1749.202 f  ep10/ep_dataout_reg[0]_replica/Q
                         net (fo=1, routed)           1.887  1751.089    U_fsm/ep_dataout[0]_repN_alias
    SLICE_X4Y17          FDCE                                         f  U_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1750.000  1750.000 r  
    L3                                                0.000  1750.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1750.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1751.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1752.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1744.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1746.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1746.136 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.512  1747.648    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1747.648    
                         clock uncertainty           -0.642  1747.006    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.405  1746.601    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1746.602    
                         arrival time                       -1751.089    
  -------------------------------------------------------------------
                         slack                                 -4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ep10/ep_dataout_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@1625.000ns - mmcm0_clk0 rise@1625.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.807%)  route 0.880ns (86.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns = ( 1624.731 - 1625.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 1624.414 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230  1625.230 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440  1625.670    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362  1623.307 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489  1623.796    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1623.822 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.592  1624.414    ep10/ok1[24]
    SLICE_X7Y52          FDRE                                         r  ep10/ep_dataout_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141  1624.555 f  ep10/ep_dataout_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.880  1625.435    U_fsm/ep_dataout[0]_repN_1_alias
    SLICE_X2Y48          FDCE                                         f  U_fsm/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441  1625.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481  1625.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634  1623.288 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546  1623.834    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1623.863 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.869  1624.732    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000  1624.732    
                         clock uncertainty            0.642  1625.373    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067  1625.306    U_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                      -1625.306    
                         arrival time                        1625.435    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ep10/ep_dataout_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@1625.000ns - mmcm0_clk0 rise@1625.000ns)
  Data Path Delay:        1.036ns  (logic 0.141ns (13.610%)  route 0.895ns (86.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns = ( 1624.720 - 1625.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 1624.411 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230  1625.230 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440  1625.670    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362  1623.307 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489  1623.796    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1623.822 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.589  1624.411    ep10/ok1[24]
    SLICE_X3Y17          FDRE                                         r  ep10/ep_dataout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141  1624.552 f  ep10/ep_dataout_reg[0]_replica/Q
                         net (fo=1, routed)           0.895  1625.447    U_fsm/ep_dataout[0]_repN_alias
    SLICE_X4Y17          FDCE                                         f  U_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441  1625.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481  1625.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634  1623.288 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546  1623.834    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1623.863 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.858  1624.720    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1624.720    
                         clock uncertainty            0.642  1625.362    
    SLICE_X4Y17          FDCE (Remov_fdce_C_CLR)     -0.092  1625.270    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                      -1625.270    
                         arrival time                        1625.447    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       16.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[0]_rep__9/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.562ns  (logic 0.518ns (14.542%)  route 3.044ns (85.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          3.044     2.585    U_read/ep_dataout[0]
    SLICE_X52Y20         FDPE                                         f  U_read/cnt_reg[0]_rep__9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X52Y20         FDPE                                         r  U_read/cnt_reg[0]_rep__9/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X52Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    19.217    U_read/cnt_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                         19.217    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.673ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.562ns  (logic 0.518ns (14.542%)  route 3.044ns (85.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          3.044     2.585    U_read/ep_dataout[0]
    SLICE_X52Y20         FDCE                                         f  U_read/cnt_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X52Y20         FDCE                                         r  U_read/cnt_reg[1]_rep__7/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X52Y20         FDCE (Recov_fdce_C_CLR)     -0.319    19.259    U_read/cnt_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         19.259    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 16.673    

Slack (MET) :             16.673ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[3]_rep/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.562ns  (logic 0.518ns (14.542%)  route 3.044ns (85.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          3.044     2.585    U_read/ep_dataout[0]
    SLICE_X52Y20         FDCE                                         f  U_read/cnt_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X52Y20         FDCE                                         r  U_read/cnt_reg[3]_rep/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X52Y20         FDCE (Recov_fdce_C_CLR)     -0.319    19.259    U_read/cnt_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         19.259    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 16.673    

Slack (MET) :             16.696ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.538ns  (logic 0.518ns (14.640%)  route 3.020ns (85.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          3.020     2.561    U_read/ep_dataout[0]
    SLICE_X50Y21         FDCE                                         f  U_read/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.440    19.173    U_read/ti_clk
    SLICE_X50Y21         FDCE                                         r  U_read/cnt_reg[2]/C
                         clock pessimism              0.502    19.675    
                         clock uncertainty           -0.099    19.577    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    19.258    U_read/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.258    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.696    

Slack (MET) :             16.696ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.538ns  (logic 0.518ns (14.640%)  route 3.020ns (85.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          3.020     2.561    U_read/ep_dataout[0]
    SLICE_X50Y21         FDCE                                         f  U_read/cnt_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.440    19.173    U_read/ti_clk
    SLICE_X50Y21         FDCE                                         r  U_read/cnt_reg[2]_rep__2/C
                         clock pessimism              0.502    19.675    
                         clock uncertainty           -0.099    19.577    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    19.258    U_read/cnt_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         19.258    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.696    

Slack (MET) :             16.890ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[1]_rep/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.895%)  route 2.741ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          2.741     2.282    U_read/ep_dataout[0]
    SLICE_X51Y19         FDCE                                         f  U_read/cnt_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X51Y19         FDCE                                         r  U_read/cnt_reg[1]_rep/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.173    U_read/cnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                 16.890    

Slack (MET) :             16.890ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.895%)  route 2.741ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          2.741     2.282    U_read/ep_dataout[0]
    SLICE_X51Y19         FDCE                                         f  U_read/cnt_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X51Y19         FDCE                                         r  U_read/cnt_reg[1]_rep__0/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.173    U_read/cnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                 16.890    

Slack (MET) :             16.890ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.895%)  route 2.741ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          2.741     2.282    U_read/ep_dataout[0]
    SLICE_X51Y19         FDCE                                         f  U_read/cnt_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X51Y19         FDCE                                         r  U_read/cnt_reg[1]_rep__3/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.173    U_read/cnt_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                 16.890    

Slack (MET) :             16.890ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.895%)  route 2.741ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          2.741     2.282    U_read/ep_dataout[0]
    SLICE_X51Y19         FDCE                                         f  U_read/cnt_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X51Y19         FDCE                                         r  U_read/cnt_reg[1]_rep__5/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.173    U_read/cnt_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                 16.890    

Slack (MET) :             16.890ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/cnt_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.895%)  route 2.741ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 19.174 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.626    -0.977    ep10/ok1[24]
    SLICE_X2Y30          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  ep10/ep_dataout_reg[0]/Q
                         net (fo=39, routed)          2.741     2.282    U_read/ep_dataout[0]
    SLICE_X51Y19         FDCE                                         f  U_read/cnt_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.441    19.174    U_read/ti_clk
    SLICE_X51Y19         FDCE                                         r  U_read/cnt_reg[1]_rep__8/C
                         clock pessimism              0.502    19.676    
                         clock uncertainty           -0.099    19.578    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.173    U_read/cnt_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                 16.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/captrig0_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.851%)  route 0.213ns (60.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( -0.552 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.213     0.021    ep60/ok1[25]
    SLICE_X4Y26          FDCE                                         f  ep60/captrig0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.849    -0.552    ep60/ep_clk
    SLICE_X4Y26          FDCE                                         r  ep60/captrig0_reg/C
                         clock pessimism              0.249    -0.303    
    SLICE_X4Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    ep60/captrig0_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.881%)  route 0.222ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( -0.551 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.222     0.030    ep60/ok1[25]
    SLICE_X2Y25          FDCE                                         f  ep60/eptrig_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.850    -0.551    ep60/ep_clk
    SLICE_X2Y25          FDCE                                         r  ep60/eptrig_reg[10]/C
                         clock pessimism              0.228    -0.323    
    SLICE_X2Y25          FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    ep60/eptrig_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[14]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.881%)  route 0.222ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( -0.551 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.222     0.030    ep60/ok1[25]
    SLICE_X3Y25          FDCE                                         f  ep60/eptrig_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.850    -0.551    ep60/ep_clk
    SLICE_X3Y25          FDCE                                         r  ep60/eptrig_reg[14]/C
                         clock pessimism              0.228    -0.323    
    SLICE_X3Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    ep60/eptrig_reg[14]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.026%)  route 0.286ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.286     0.094    ep60/ok1[25]
    SLICE_X4Y25          FDCE                                         f  ep60/trighold_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.848    -0.553    ep60/ep_clk
    SLICE_X4Y25          FDCE                                         r  ep60/trighold_reg[10]/C
                         clock pessimism              0.249    -0.304    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    ep60/trighold_reg[10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[14]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.026%)  route 0.286ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.286     0.094    ep60/ok1[25]
    SLICE_X4Y25          FDCE                                         f  ep60/trighold_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.848    -0.553    ep60/ep_clk
    SLICE_X4Y25          FDCE                                         r  ep60/trighold_reg[14]/C
                         clock pessimism              0.249    -0.304    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    ep60/trighold_reg[14]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[11]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.316%)  route 0.324ns (69.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( -0.551 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.324     0.132    ep60/ok1[25]
    SLICE_X2Y24          FDCE                                         f  ep60/eptrig_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.850    -0.551    ep60/ep_clk
    SLICE_X2Y24          FDCE                                         r  ep60/eptrig_reg[11]/C
                         clock pessimism              0.249    -0.302    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    ep60/eptrig_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[12]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.316%)  route 0.324ns (69.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( -0.551 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.324     0.132    ep60/ok1[25]
    SLICE_X2Y24          FDCE                                         f  ep60/eptrig_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.850    -0.551    ep60/ep_clk
    SLICE_X2Y24          FDCE                                         r  ep60/eptrig_reg[12]/C
                         clock pessimism              0.249    -0.302    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    ep60/eptrig_reg[12]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[13]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.316%)  route 0.324ns (69.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( -0.551 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.324     0.132    ep60/ok1[25]
    SLICE_X2Y24          FDCE                                         f  ep60/eptrig_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.850    -0.551    ep60/ep_clk
    SLICE_X2Y24          FDCE                                         r  ep60/eptrig_reg[13]/C
                         clock pessimism              0.249    -0.302    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    ep60/eptrig_reg[13]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[8]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.316%)  route 0.324ns (69.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( -0.551 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.324     0.132    ep60/ok1[25]
    SLICE_X2Y24          FDCE                                         f  ep60/eptrig_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.850    -0.551    ep60/ep_clk
    SLICE_X2Y24          FDCE                                         r  ep60/eptrig_reg[8]/C
                         clock pessimism              0.249    -0.302    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    ep60/eptrig_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/ep_trigger0_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.779%)  route 0.349ns (71.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( -0.550 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y27          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.192 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.349     0.157    ep60/ok1[25]
    SLICE_X2Y23          FDCE                                         f  ep60/ep_trigger0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.851    -0.550    ep60/ep_clk
    SLICE_X2Y23          FDCE                                         r  ep60/ep_trigger0_reg[0]/C
                         clock pessimism              0.249    -0.301    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    ep60/ep_trigger0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.248ns (17.335%)  route 5.951ns (82.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.976    13.899    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y42         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y42         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.522    18.390    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 1.248ns (17.715%)  route 5.796ns (82.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.821    13.744    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y45         FDCE                                         f  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y45         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.608    18.305    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg
  -------------------------------------------------------------------
                         required time                         18.305    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.248ns (17.721%)  route 5.794ns (82.279%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( -1.646 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.819    13.742    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y47         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.451    19.184    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y47         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/C
                         clock pessimism              0.000    19.184    
                         clock uncertainty           -0.271    18.914    
    SLICE_X14Y47         FDPE (Recov_fdpe_C_PRE)     -0.564    18.350    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 1.248ns (17.715%)  route 5.796ns (82.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.821    13.744    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y45         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X14Y45         FDCE (Recov_fdce_C_CLR)     -0.522    18.391    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.248ns (17.721%)  route 5.794ns (82.279%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( -1.646 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.819    13.742    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y47         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.451    19.184    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y47         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/C
                         clock pessimism              0.000    19.184    
                         clock uncertainty           -0.271    18.914    
    SLICE_X14Y47         FDPE (Recov_fdpe_C_PRE)     -0.522    18.392    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.248ns (18.077%)  route 5.655ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.680    13.603    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y46         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y46         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.608    18.305    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]
  -------------------------------------------------------------------
                         required time                         18.305    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.248ns (18.077%)  route 5.655ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.680    13.603    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y46         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y46         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.608    18.305    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         18.305    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.248ns (18.077%)  route 5.655ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.680    13.603    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y46         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y46         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X15Y46         FDPE (Recov_fdpe_C_PRE)     -0.562    18.351    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]
  -------------------------------------------------------------------
                         required time                         18.351    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.248ns (18.077%)  route 5.655ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.680    13.603    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y46         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y46         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X15Y46         FDPE (Recov_fdpe_C_PRE)     -0.562    18.351    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]
  -------------------------------------------------------------------
                         required time                         18.351    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.248ns (18.077%)  route 5.655ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          1.975     9.769    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.154     9.923 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.680    13.603    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y46         FDCE                                         f  okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y46         FDCE                                         r  okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.522    18.391    okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  4.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.265ns (22.944%)  route 0.891ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.166    21.986    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.465    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.465    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.265ns (22.944%)  route 0.891ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.166    21.986    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.465    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.465    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.265ns (22.944%)  route 0.891ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.166    21.986    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.465    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.465    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.265ns (22.944%)  route 0.891ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.166    21.986    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.465    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.465    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.912%)  route 0.945ns (78.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.220    22.041    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.856    20.285    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.285    
                         clock uncertainty            0.271    20.556    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.464    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.464    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.912%)  route 0.945ns (78.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.220    22.041    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.856    20.285    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.285    
                         clock uncertainty            0.271    20.556    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.464    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.464    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.912%)  route 0.945ns (78.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.220    22.041    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.856    20.285    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.000    20.285    
                         clock uncertainty            0.271    20.556    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.464    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.464    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.912%)  route 0.945ns (78.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.220    22.041    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.856    20.285    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.000    20.285    
                         clock uncertainty            0.271    20.556    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.464    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.464    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.309ns  (logic 0.265ns (20.269%)  route 1.044ns (79.731%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.318    22.139    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y34          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.860    20.289    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y34          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/C
                         clock pessimism              0.000    20.289    
                         clock uncertainty            0.271    20.560    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.092    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.139    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.309ns  (logic 0.265ns (20.269%)  route 1.044ns (79.731%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.725    21.776    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045    21.821 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.318    22.139    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X1Y34          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.860    20.289    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y34          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/C
                         clock pessimism              0.000    20.289    
                         clock uncertainty            0.271    20.560    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.092    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.139    
  -------------------------------------------------------------------
                         slack                                  1.671    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 0.900ns (33.371%)  route 1.797ns (66.629%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L3                                                0.000    12.500 f  clk_in (IN)
                         net (fo=0)                   0.000    12.500    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441    12.941 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.422    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    10.788 f  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    11.334    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.363 f  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.251    12.614    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         0.871    13.485 f  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000    13.485    clk_2fs
    J6                                                                f  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.433ns  (logic 2.760ns (42.903%)  route 3.673ns (57.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.641    -2.716    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.518    -2.198 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           3.673     1.475    led_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         2.242     3.717 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.717    led[1]
    N14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 2.700ns (54.351%)  route 2.268ns (45.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.628    -2.729    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.456    -2.273 r  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           2.268    -0.005    led_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         2.244     2.239 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.239    led[0]
    N13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 0.769ns (38.207%)  route 1.243ns (61.793%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.742    -0.380    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         0.743     0.363 r  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000     0.363    clk_2fs
    J6                                                                r  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 0.898ns (60.352%)  route 0.590ns (39.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.589    -0.534    U_fsm/CLK
    SLICE_X4Y17          FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.590     0.197    led_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         0.757     0.954 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.954    led[0]
    N13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 0.919ns (43.119%)  route 1.212ns (56.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.598    -0.525    U_fsm/CLK
    SLICE_X2Y48          FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           1.212     0.851    led_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         0.755     1.606 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.606    led[1]
    N14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fs_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 0.935ns (34.250%)  route 1.796ns (65.750%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.548ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441    25.441 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.922    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    23.288 f  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    23.834    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.863 f  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.250    25.113    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         0.906    26.020 f  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000    26.020    clk_fs
    G2                                                                f  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 0.804ns (39.287%)  route 1.242ns (60.713%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.548ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.741    -0.381    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         0.778     0.397 r  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000     0.397    clk_fs
    G2                                                                r  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441    25.441 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.922    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634    23.288 f  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.834    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.863 f  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           0.818    24.680    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.398    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.592ns  (logic 2.723ns (59.291%)  route 1.869ns (40.709%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.635    -0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y38          FDRE                                         r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           1.869     1.358    okHI/tbuf/I
    V22                  OBUFT (Prop_obuft_I_O)       2.267     3.625 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.625    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.272ns  (logic 0.518ns (40.726%)  route 0.754ns (59.274%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.569    -1.034    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y46         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.516 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.754     0.238    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.070ns  (logic 0.456ns (42.615%)  route 0.614ns (57.385%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.569    -1.034    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y45         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.578 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.614     0.036    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.911ns  (logic 0.367ns (40.283%)  route 0.544ns (59.717%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y45         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.280 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.544    -0.736    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.079ns  (logic 0.418ns (38.742%)  route 0.661ns (61.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y46         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.229 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.661    -0.568    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.591ns (49.344%)  route 0.607ns (50.656%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.594    -0.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y41          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.607     0.424    okHI/tbuf/T
    V22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.450     0.874 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.874    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                     10.415    10.415 f  
    Y18                                               0.000    10.415 f  hi_in[0] (IN)
                         net (fo=0)                   0.000    10.415    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    10.857 f  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    11.337    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     8.191 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.534     8.725    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.754 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.816     9.570    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.186    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.035 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.448    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.357 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.455    -1.902    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_2fs_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            counter_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.088ns (27.545%)  route 2.863ns (72.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         1.088     1.088 r  counter_in_IBUF[4]_inst/O
                         net (fo=1, routed)           2.863     3.951    counter_in_IBUF[4]
    SLICE_X14Y38         FDRE                                         r  counter_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.450    -2.414    clk_2fs_OBUF
    SLICE_X14Y38         FDRE                                         r  counter_buff_reg[4]/C

Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            counter_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.871ns  (logic 1.086ns (28.043%)  route 2.785ns (71.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  counter_in_IBUF[0]_inst/O
                         net (fo=1, routed)           2.785     3.871    counter_in_IBUF[0]
    SLICE_X14Y37         FDRE                                         r  counter_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.449    -2.415    clk_2fs_OBUF
    SLICE_X14Y37         FDRE                                         r  counter_buff_reg[0]/C

Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            counter_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.825ns  (logic 1.087ns (28.408%)  route 2.739ns (71.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         1.087     1.087 r  counter_in_IBUF[2]_inst/O
                         net (fo=1, routed)           2.739     3.825    counter_in_IBUF[2]
    SLICE_X15Y38         FDRE                                         r  counter_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.450    -2.414    clk_2fs_OBUF
    SLICE_X15Y38         FDRE                                         r  counter_buff_reg[2]/C

Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            counter_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.113ns (31.904%)  route 2.376ns (68.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.113     1.113 r  counter_in_IBUF[1]_inst/O
                         net (fo=1, routed)           2.376     3.489    counter_in_IBUF[1]
    SLICE_X60Y17         FDRE                                         r  counter_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.513    -2.351    clk_2fs_OBUF
    SLICE_X60Y17         FDRE                                         r  counter_buff_reg[1]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            counter_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.099ns (36.307%)  route 1.928ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         1.099     1.099 r  counter_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.928     3.027    counter_in_IBUF[3]
    SLICE_X60Y19         FDRE                                         r  counter_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.510    -2.354    clk_2fs_OBUF
    SLICE_X60Y19         FDRE                                         r  counter_buff_reg[3]/C

Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            counter_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.096ns (38.280%)  route 1.767ns (61.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         1.096     1.096 r  counter_in_IBUF[5]_inst/O
                         net (fo=1, routed)           1.767     2.864    counter_in_IBUF[5]
    SLICE_X60Y21         FDRE                                         r  counter_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        1.509    -2.355    clk_2fs_OBUF
    SLICE_X60Y21         FDRE                                         r  counter_buff_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            counter_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.220ns (23.389%)  route 0.720ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  counter_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.720     0.940    counter_in_IBUF[5]
    SLICE_X60Y21         FDRE                                         r  counter_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.854    -0.284    clk_2fs_OBUF
    SLICE_X60Y21         FDRE                                         r  counter_buff_reg[5]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            counter_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.223ns (22.042%)  route 0.788ns (77.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  counter_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.788     1.011    counter_in_IBUF[3]
    SLICE_X60Y19         FDRE                                         r  counter_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.856    -0.282    clk_2fs_OBUF
    SLICE_X60Y19         FDRE                                         r  counter_buff_reg[3]/C

Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            counter_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.237ns (19.302%)  route 0.990ns (80.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  counter_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.990     1.227    counter_in_IBUF[1]
    SLICE_X60Y17         FDRE                                         r  counter_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.858    -0.280    clk_2fs_OBUF
    SLICE_X60Y17         FDRE                                         r  counter_buff_reg[1]/C

Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            counter_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.211ns (14.168%)  route 1.276ns (85.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  counter_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.276     1.486    counter_in_IBUF[2]
    SLICE_X15Y38         FDRE                                         r  counter_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.836    -0.302    clk_2fs_OBUF
    SLICE_X15Y38         FDRE                                         r  counter_buff_reg[2]/C

Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            counter_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.212ns (14.155%)  route 1.287ns (85.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  counter_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.287     1.499    counter_in_IBUF[4]
    SLICE_X14Y38         FDRE                                         r  counter_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.836    -0.302    clk_2fs_OBUF
    SLICE_X14Y38         FDRE                                         r  counter_buff_reg[4]/C

Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            counter_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.209ns (13.851%)  route 1.302ns (86.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  counter_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.302     1.512    counter_in_IBUF[0]
    SLICE_X14Y37         FDRE                                         r  counter_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=4819, routed)        0.834    -0.304    clk_2fs_OBUF
    SLICE_X14Y37         FDRE                                         r  counter_buff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 3.214ns (74.847%)  route 1.080ns (25.153%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.080     4.294    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.880ns  (logic 1.120ns (59.588%)  route 0.760ns (40.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( -1.578 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         1.120     1.120 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.760     1.880    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X0Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         1.519    -1.578    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.244ns (44.842%)  route 0.300ns (55.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.300     0.543    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X0Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.866    -0.535    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 1.862ns (80.394%)  route 0.454ns (19.606%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.454     2.316    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=652, routed)         0.836    -0.565    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





