
*** Running vivado
    with args -log PmodJSTK_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodJSTK_Demo.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PmodJSTK_Demo.tcl -notrace
Command: synth_design -top PmodJSTK_Demo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.887 ; gain = 98.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK_Demo' [S:/joystickFinal/PmodJSTK_Demo.v:38]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK' [S:/joystickFinal/PmodJSTK.v:24]
INFO: [Synth 8-6157] synthesizing module 'spiCtrl' [S:/joystickFinal/spiCtrl.v:27]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter Check bound to: 3'b011 
	Parameter Done bound to: 3'b100 
	Parameter byteEndVal bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spiCtrl' (1#1) [S:/joystickFinal/spiCtrl.v:27]
INFO: [Synth 8-6157] synthesizing module 'spiMode0' [S:/joystickFinal/SPImode0.v:37]
	Parameter Idle bound to: 2'b00 
	Parameter Init bound to: 2'b01 
	Parameter RxTx bound to: 2'b10 
	Parameter Done bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [S:/joystickFinal/SPImode0.v:184]
INFO: [Synth 8-6155] done synthesizing module 'spiMode0' (2#1) [S:/joystickFinal/SPImode0.v:37]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_66_67kHz' [S:/joystickFinal/ClkDiv_66_67kHz.v:20]
	Parameter cntEndVal bound to: 10'b1011101110 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_66_67kHz' (3#1) [S:/joystickFinal/ClkDiv_66_67kHz.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK' (4#1) [S:/joystickFinal/PmodJSTK.v:24]
INFO: [Synth 8-6157] synthesizing module 'ssdCtrl' [S:/joystickFinal/ssdCtrl.v:28]
	Parameter cntEndVal bound to: 16'b1100001101010000 
INFO: [Synth 8-6157] synthesizing module 'Binary_To_BCD' [S:/joystickFinal/Binary_To_BCD.v:30]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Shift bound to: 3'b011 
	Parameter Check bound to: 3'b010 
	Parameter Done bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [S:/joystickFinal/Binary_To_BCD.v:84]
INFO: [Synth 8-6155] done synthesizing module 'Binary_To_BCD' (5#1) [S:/joystickFinal/Binary_To_BCD.v:30]
INFO: [Synth 8-226] default block is never used [S:/joystickFinal/ssdCtrl.v:144]
INFO: [Synth 8-6155] done synthesizing module 'ssdCtrl' (6#1) [S:/joystickFinal/ssdCtrl.v:28]
WARNING: [Synth 8-689] width (8) of port connection 'AN' does not match port width (4) of module 'ssdCtrl' [S:/joystickFinal/PmodJSTK_Demo.v:132]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_5Hz' [S:/joystickFinal/ClkDiv_5Hz.v:20]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_5Hz' (7#1) [S:/joystickFinal/ClkDiv_5Hz.v:20]
WARNING: [Synth 8-567] referenced signal 'xData' should be on the sensitivity list [S:/joystickFinal/PmodJSTK_Demo.v:167]
WARNING: [Synth 8-567] referenced signal 'yData' should be on the sensitivity list [S:/joystickFinal/PmodJSTK_Demo.v:167]
WARNING: [Synth 8-567] referenced signal 'BTNL' should be on the sensitivity list [S:/joystickFinal/PmodJSTK_Demo.v:167]
WARNING: [Synth 8-567] referenced signal 'BTNR' should be on the sensitivity list [S:/joystickFinal/PmodJSTK_Demo.v:167]
WARNING: [Synth 8-567] referenced signal 'BTND' should be on the sensitivity list [S:/joystickFinal/PmodJSTK_Demo.v:167]
WARNING: [Synth 8-567] referenced signal 'BTNU' should be on the sensitivity list [S:/joystickFinal/PmodJSTK_Demo.v:167]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK_Demo' (8#1) [S:/joystickFinal/PmodJSTK_Demo.v:38]
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[7] driven by constant 0
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[6] driven by constant 0
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[5] driven by constant 0
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[4] driven by constant 0
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[15]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[14]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[13]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[12]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[11]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[10]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[9]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[8]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[7]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[6]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[5]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[4]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.891 ; gain = 154.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.891 ; gain = 154.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.891 ; gain = 154.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [S:/Dance Dance Revolution/Dance Dance Revolution.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodJSTK_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodJSTK_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.703 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.703 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 838.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sndData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmpSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiMode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Binary_To_BCD'
INFO: [Synth 8-5544] ROM "shiftCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCDOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
                    Init |                            00010 |                              001
                    Wait |                            00100 |                              010
                   Check |                            01000 |                              011
                    Done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                    Init |                               01 |                               01
                    RxTx |                               10 |                               10
                    Done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Init |                              001 |                              001
                   Shift |                              010 |                              011
                   Check |                              011 |                              010
                    Done |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Binary_To_BCD'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodJSTK_Demo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module spiMode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ClkDiv_66_67kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Binary_To_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module ssdCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ClkDiv_5Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "PmodJSTK_Int/SerialClock/CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DispCtrl/DCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genSndRec/CLKOUT" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[7] driven by constant 0
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[6] driven by constant 0
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[5] driven by constant 0
WARNING: [Synth 8-3917] design PmodJSTK_Demo has port AN[4] driven by constant 0
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[15]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[14]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[13]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[12]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[11]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[10]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[9]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[8]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[7]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[6]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[5]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[4]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[3]
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[2]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PmodJSTK_Int/SPI_Ctrl/sndData_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 838.703 ; gain = 499.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |    66|
|5     |LUT3   |    42|
|6     |LUT4   |    36|
|7     |LUT5   |    29|
|8     |LUT6   |    44|
|9     |FDRE   |   213|
|10    |FDSE   |     3|
|11    |IBUF   |    10|
|12    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |   481|
|2     |  DispCtrl      |ssdCtrl         |   162|
|3     |    BtoBCD      |Binary_To_BCD   |   116|
|4     |  PmodJSTK_Int  |PmodJSTK        |   216|
|5     |    SPI_Ctrl    |spiCtrl         |   143|
|6     |    SPI_Int     |spiMode0        |    46|
|7     |    SerialClock |ClkDiv_66_67kHz |    27|
|8     |  genSndRec     |ClkDiv_5Hz      |    63|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 858.250 ; gain = 174.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.250 ; gain = 518.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 43 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 859.035 ; gain = 532.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'S:/Dance Dance Revolution/Dance Dance Revolution.runs/synth_1/PmodJSTK_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodJSTK_Demo_utilization_synth.rpt -pb PmodJSTK_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 15:45:55 2019...
