// Seed: 4065591648
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout reg id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  always_latch @(posedge id_1 or posedge {-1, -1'b0}) id_1 <= id_1;
endmodule
module module_2 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3
    , id_13,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    output wor id_8,
    output uwire id_9,
    input uwire id_10,
    output tri id_11
);
  localparam id_14 = -1;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  wire id_15;
endmodule
