ISim log file
Running: /home/artmad/VLSI/VerilogLab/FullAdder/lab/full_adder_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/VLSI/VerilogLab/FullAdder/lab/full_adder_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Values of a=0, b=0, cin=0,sum =0, carry=0
Values of a=0, b=0, cin=1,sum =1, carry=0
Values of a=0, b=1, cin=0,sum =1, carry=0
Values of a=0, b=1, cin=1,sum =0, carry=1
Values of a=1, b=0, cin=0,sum =1, carry=0
Values of a=1, b=0, cin=1,sum =0, carry=1
Values of a=1, b=1, cin=0,sum =0, carry=1
Values of a=1, b=1, cin=1,sum =1, carry=1
Stopped at time : 100 ns : File "/home/artmad/VLSI/VerilogLab/FullAdder/tb/full_adder_tb.v" Line 54
