
---------- Begin Simulation Statistics ----------
final_tick                                80588426743                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239131                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672564                       # Number of bytes of host memory used
host_op_rate                                   261664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   418.18                       # Real time elapsed on the host
host_tick_rate                              192711525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080588                       # Number of seconds simulated
sim_ticks                                 80588426743                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.208222                       # CPI: cycles per instruction
system.cpu.discardedOps                        460086                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9682602                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.827662                       # IPC: instructions per cycle
system.cpu.numCycles                        120822229                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978375     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628137     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521785     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       111139627                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1928                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       701071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1935                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399023                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340715                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80947                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731946                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730611                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984711                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133874                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1034                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35536534                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35536534                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35539829                       # number of overall hits
system.cpu.dcache.overall_hits::total        35539829                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118026                       # number of overall misses
system.cpu.dcache.overall_misses::total        118026                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6411868332                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6411868332                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6411868332                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6411868332                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654512                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54347.999898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54347.999898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54325.897107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54325.897107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70336                       # number of writebacks
system.cpu.dcache.writebacks::total             70336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        96183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5036754452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5036754452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5038860171                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5038860171                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52366.368818                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52366.368818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52364.307014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52364.307014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21353647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21353647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        58897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1673171501                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1673171501                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28408.433384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28408.433384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1503886901                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1503886901                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27211.792078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27211.792078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4738696831                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4738696831                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80206.781046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80206.781046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3532867551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3532867551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86342.291737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86342.291737                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2105719                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2105719                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47857.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47857.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72036                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72036                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        36018                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        36018                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        69368                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        69368                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        34684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.491476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35814070                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            372.175436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.491476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1647                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35932098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35932098                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49405279                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098673                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762412                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27551437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27551437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27551437                       # number of overall hits
system.cpu.icache.overall_hits::total        27551437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255584                       # number of overall misses
system.cpu.icache.overall_misses::total        255584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4468642538                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4468642538                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4468642538                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4468642538                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27807021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27807021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27807021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27807021                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17484.046490                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17484.046490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17484.046490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17484.046490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255077                       # number of writebacks
system.cpu.icache.writebacks::total            255077                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       255584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       255584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4127693482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4127693482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4127693482                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4127693482                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16150.046490                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16150.046490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16150.046490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16150.046490                       # average overall mshr miss latency
system.cpu.icache.replacements                 255077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27551437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27551437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4468642538                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4468642538                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27807021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27807021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17484.046490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17484.046490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       255584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4127693482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4127693482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16150.046490                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16150.046490                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.946153                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27807021                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.797972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.946153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.247044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.247044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.247559                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28062605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28062605                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80588426743                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255066                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50111                       # number of demand (read+write) hits
system.l2.demand_hits::total                   305177                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255066                       # number of overall hits
system.l2.overall_hits::.cpu.data               50111                       # number of overall hits
system.l2.overall_hits::total                  305177                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46118                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46636                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data             46118                       # number of overall misses
system.l2.overall_misses::total                 46636                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43549097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4131448025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4174997122                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43549097                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4131448025                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4174997122                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           255584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            96229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          255584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           96229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.479253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.479253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84071.615830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89584.284336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89523.053478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84071.615830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89584.284336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89523.053478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37625                       # number of writebacks
system.l2.writebacks::total                     37625                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46631                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36492087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3502938715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3539430802                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36492087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3502938715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3539430802                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.479201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.479201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132545                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70448.044402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75964.233839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75902.957303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70448.044402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75964.233839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75902.957303                       # average overall mshr miss latency
system.l2.replacements                          39659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       255076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           255076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2125                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3415647637                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3415647637                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88050.310296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88050.310296                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2887287796                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2887287796                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74429.980305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74429.980305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43549097                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43549097                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       255584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         255584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84071.615830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84071.615830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36492087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36492087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70448.044402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70448.044402                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         47986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    715800388                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    715800388                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        55312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97706.850669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97706.850669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    615650919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    615650919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.132358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84093.828575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84093.828575                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7998.386243                       # Cycle average of tags in use
system.l2.tags.total_refs                      700394                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47851                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.636977                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     149.807346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.467175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7822.111721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.954848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976366                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1449067                       # Number of tag accesses
system.l2.tags.data_accesses                  1449067                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003863676690                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2105                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              150979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37625                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46631                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37625                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.138242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.154753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.939016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2104     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2105                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.861283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.845455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              244     11.59%     11.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.14%     11.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1659     78.81%     90.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              199      9.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2105                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2984384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2408000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80587733730                       # Total gap between requests
system.mem_ctrls.avgGap                     956462.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2950080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2406272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 411374.205203473859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36606745.152228042483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 29858778.701235923916                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          518                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46113                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37625                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13216764                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1432670518                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1814018260837                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25514.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31068.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  48213109.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2951232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2984384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2408000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2408000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          518                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46113                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46631                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37625                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37625                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       411374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36621040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37032414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       411374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       411374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     29880221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        29880221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     29880221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       411374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36621040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        66912635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46613                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37598                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2391                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               571893532                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             233065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1445887282                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12268.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31018.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               25519                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27303                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        31389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   171.700405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.585170                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   199.893196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14913     47.51%     47.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11116     35.41%     82.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1559      4.97%     87.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1218      3.88%     91.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          804      2.56%     94.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          554      1.76%     96.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          343      1.09%     97.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          288      0.92%     98.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          594      1.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        31389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2983232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2406272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               37.018119                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               29.858779                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       113004780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        60063465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165826500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97467840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6361524000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19008930000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14938436160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40745252745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.596826                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38652218442                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2691000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39245208301                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       111112680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        59057790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166990320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98793720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6361524000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19429070730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14584633440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40811182680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   506.414932                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37726023905                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2691000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40171402838                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7839                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37625                       # Transaction distribution
system.membus.trans_dist::CleanEvict              308                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7839                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       131195                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 131195                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5392384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5392384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46631                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46631    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46631                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           273703993                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250569007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            310896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       107961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       255077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        255584                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55312                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       766245                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       286639                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1052884                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32682304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10660160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               43342464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39659                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2408000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           391472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006156                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 389069     99.39%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2396      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             391472                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80588426743                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          901715299                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         511423584                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192557559                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
