// Seed: 1956237338
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
);
  assign id_1 = (1);
  logic id_2 = id_0;
  assign id_1 = 1'b0;
  logic id_3;
  logic id_4;
  assign id_2 = id_4 - 1 & {1'b0, 1'h0};
  logic id_5;
  assign id_4 = 1;
  assign id_2 = 1;
endmodule
