<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>ex4511_148</header>
  <project-settings>
    <fam>ProASIC3</fam>
    <die>A3P060</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>C:/EDA/kaohe/ex148_ex4511/component/work/ex4511_148</location>
    <state>GENERATED ( Wed Dec 27 16:12:33 2023 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\EDA\kaohe\ex148_ex4511\component\work\ex4511_148\ex4511_148.v</file>
    <file>C:\EDA\kaohe\ex148_ex4511\hdl\hc148.v</file>
    <file>C:\EDA\kaohe\ex148_ex4511\hdl\hc4511.v</file>
  </fileset>
  <io>
    <port-name>Seg[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>EO_N</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>GS_N</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_15_8[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>in_7_0[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>Seg[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>hc148</core-exttype>
    <core-location>hdl\hc148.v</core-location>
    <core-name>hc148_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>hc148</core-exttype>
    <core-location>hdl\hc148.v</core-location>
    <core-name>hc148_1</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>hc4511</core-exttype>
    <core-location>hdl\hc4511.v</core-location>
    <core-name>hc4511_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>NAND2</core-exttype>
    <core-name>NAND2_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>NAND2</core-exttype>
    <core-name>NAND2_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>NAND2</core-exttype>
    <core-name>NAND2_2</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>NAND2</core-exttype>
    <core-name>NAND2_3</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for ex4511_148</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
