$date
	Mon Aug 23 23:50:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparator_4bit_tb $end
$var wire 1 ! LTout $end
$var wire 1 " GTout $end
$var wire 1 # EQout $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 1 & EQIn $end
$var reg 1 ' GTin $end
$var reg 1 ( LTin $end
$scope module uut $end
$var wire 4 ) A [3:0] $end
$var wire 4 * B [3:0] $end
$var wire 1 & EQ_in $end
$var wire 1 ' GTin $end
$var wire 1 ( LTin $end
$var reg 1 # EQout $end
$var reg 1 " GTout $end
$var reg 1 ! LTout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
x(
x'
x&
b0 %
b0 $
1#
0"
0!
$end
#10000
b1100 %
b1100 *
b1100 $
b1100 )
#20000
0#
1!
b100 $
b100 )
#30000
1"
0!
b1111 $
b1111 )
#40000
0"
1#
b0 %
b0 *
b0 $
b0 )
#50000
1"
0#
b111 %
b111 *
b1111 $
b1111 )
#60000
0"
1!
b1000 %
b1000 *
b101 $
b101 )
#180000
