Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 16 10:37:22 2017
| Host         : DESKTOP-BV4C82J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Datapath_control_sets_placed.rpt
| Design       : Datapath
| Device       : xcku5p
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             663 |          106 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             198 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                             Enable Signal                            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int |                  |                2 |             12 |
|  clk_IBUF_BUFG | enable_IBUF_inst/O                                                   | r1/SR[0]         |               52 |            198 |
|  clk_IBUF_BUFG |                                                                      |                  |              108 |            673 |
+----------------+----------------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


