
*** Running vivado
    with args -log ALU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 286.211 ; gain = 114.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/LqlSoft Computer/Xilinx/Lql/ALU_BANZI/ALU_BANZI.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/LqlSoft Computer/Xilinx/Lql/ALU_BANZI/ALU_BANZI.srcs/sources_1/new/alu.v:3]
WARNING: [Synth 8-3331] design ALU has unconnected port select[2]
WARNING: [Synth 8-3331] design ALU has unconnected port select[1]
WARNING: [Synth 8-3331] design ALU has unconnected port select[0]
WARNING: [Synth 8-3331] design ALU has unconnected port a[3]
WARNING: [Synth 8-3331] design ALU has unconnected port a[2]
WARNING: [Synth 8-3331] design ALU has unconnected port a[1]
WARNING: [Synth 8-3331] design ALU has unconnected port a[0]
WARNING: [Synth 8-3331] design ALU has unconnected port b[3]
WARNING: [Synth 8-3331] design ALU has unconnected port b[2]
WARNING: [Synth 8-3331] design ALU has unconnected port b[1]
WARNING: [Synth 8-3331] design ALU has unconnected port b[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 323.402 ; gain = 152.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 323.402 ; gain = 152.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 323.402 ; gain = 152.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/LqlSoft Computer/Xilinx/Lql/ALU_BANZI/ALU_BANZI.srcs/sources_1/new/alu.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/LqlSoft Computer/Xilinx/Lql/ALU_BANZI/ALU_BANZI.srcs/sources_1/new/alu.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 323.813 ; gain = 152.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.211 ; gain = 267.898
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ALU has unconnected port select[2]
WARNING: [Synth 8-3331] design ALU has unconnected port select[1]
WARNING: [Synth 8-3331] design ALU has unconnected port select[0]
WARNING: [Synth 8-3331] design ALU has unconnected port a[3]
WARNING: [Synth 8-3331] design ALU has unconnected port a[2]
WARNING: [Synth 8-3331] design ALU has unconnected port a[1]
WARNING: [Synth 8-3331] design ALU has unconnected port a[0]
WARNING: [Synth 8-3331] design ALU has unconnected port b[3]
WARNING: [Synth 8-3331] design ALU has unconnected port b[2]
WARNING: [Synth 8-3331] design ALU has unconnected port b[1]
WARNING: [Synth 8-3331] design ALU has unconnected port b[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.211 ; gain = 267.898
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.211 ; gain = 267.898

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_reg[0] )
INFO: [Synth 8-3886] merging instance '\seg_reg[1] ' (LDC) to '\seg_reg[7] '
INFO: [Synth 8-3886] merging instance '\seg_reg[2] ' (LDC) to '\seg_reg[7] '
INFO: [Synth 8-3886] merging instance '\seg_reg[3] ' (LDC) to '\seg_reg[7] '
INFO: [Synth 8-3886] merging instance '\seg_reg[4] ' (LDC) to '\seg_reg[7] '
INFO: [Synth 8-3886] merging instance '\seg_reg[5] ' (LDC) to '\seg_reg[7] '
INFO: [Synth 8-3886] merging instance '\seg_reg[6] ' (LDC) to '\seg_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\seg_reg[7] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[6] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[5] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[4] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[3] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[2] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[1] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[0] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\state_reg[1] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\state_reg[0] ) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.211 ; gain = 267.898
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.211 ; gain = 267.898

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.211 ; gain = 267.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 440.473 ; gain = 223.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.473 ; gain = 269.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 506.461 ; gain = 301.051
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 506.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 09 09:57:26 2017...
