<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 89331, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 57569, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 27764, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 27575, user inline pragmas are applied</column>
            <column name="">(4) simplification, 26972, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 32640, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 27003, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 27003, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 27003, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 27006, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 26932, loop and instruction simplification</column>
            <column name="">(2) parallelization, 26931, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 26931, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 26931, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 27131, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 26333, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="heston_mc_kernel" col1="heston_mc.cpp:78" col2="89331" col3="26972" col4="27006" col5="26931" col6="26333">
                    <row id="23" col0="mersenne_twister" col1="Mersenne_Twister.cpp:3" col2="100" col3="5043" col4="5080" col5="5080" col6="5080"/>
                    <row id="25" col0="heston_path_simulator" col1="heston_mc.cpp:34" col2="40377" col3="21443" col4="21434" col5="21386" col6="20781">
                        <row id="12" col0="rng_box_muller" col1="heston_mc.cpp:4" col2="21866" col3="15750" col4="15804" col5="15786" col6="15185">
                            <row id="23" col0="mersenne_twister" col1="Mersenne_Twister.cpp:3" col2="200" col2_disp="  200 (2 calls)" col3="10086" col3_disp="10,086 (2 calls)" col4="10160" col4_disp="10,160 (2 calls)" col5="10160" col5_disp="10,160 (2 calls)" col6="10160" col6_disp="10,160 (2 calls)"/>
                            <row id="34" col0="log&lt;32, 16&gt;" col1="hls_log_apfixed.h:473" col2="" col3="500" col4="500" col5="499" col6="500"/>
                            <row id="3" col0="sqrt_fixed&lt;64, 32&gt;" col1="hls_sqrt_apfixed.h:16" col2="" col3="2462" col4="2462" col5="2461" col6="2462"/>
                        </row>
                        <row id="5" col0="sqrt_fixed&lt;32, 16&gt;" col1="hls_sqrt_apfixed.h:16" col2="" col3="3072" col3_disp="3,072 (2 calls)" col4="3008" col4_disp="3,008 (2 calls)" col5="3006" col5_disp="3,006 (2 calls)" col6="3008" col6_disp="3,008 (2 calls)"/>
                        <row id="11" col0="sqrt_fixed&lt;65, 33&gt;" col1="hls_sqrt_apfixed.h:16" col2="" col3="2483" col4="2483" col5="2482" col6="2483"/>
                    </row>
                    <row id="22" col0="exp&lt;65, 33&gt;" col1="hls_exp_apfixed.h:13" col2="" col3="384" col4="384" col5="383" col6="384"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

