
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Netlist 29-17] Analyzing 3524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.AsS5UlY9m6/device.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.496 ; gain = 0.000 ; free physical = 18090 ; free virtual = 38252
Finished Parsing XDC File [/tmp/tmp.AsS5UlY9m6/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.496 ; gain = 0.000 ; free physical = 18073 ; free virtual = 38236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 2391.496 ; gain = 902.301 ; free physical = 18073 ; free virtual = 38236
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2455.527 ; gain = 64.031 ; free physical = 17734 ; free virtual = 37896

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a119873f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2724.559 ; gain = 269.031 ; free physical = 16506 ; free virtual = 36672

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5064f556

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16287 ; free virtual = 36454
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ef047305

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16281 ; free virtual = 36448
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9a71683c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16246 ; free virtual = 36422
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9a71683c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16232 ; free virtual = 36421
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9a71683c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16218 ; free virtual = 36406
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9a71683c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16216 ; free virtual = 36404
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2844.434 ; gain = 0.000 ; free physical = 16218 ; free virtual = 36406
Ending Logic Optimization Task | Checksum: 132c0e100

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2844.434 ; gain = 0.004 ; free physical = 16214 ; free virtual = 36402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 132c0e100

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2844.434 ; gain = 0.000 ; free physical = 16253 ; free virtual = 36443

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 132c0e100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.434 ; gain = 0.000 ; free physical = 16246 ; free virtual = 36435

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.434 ; gain = 0.000 ; free physical = 16245 ; free virtual = 36434
Ending Netlist Obfuscation Task | Checksum: 132c0e100

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.434 ; gain = 0.000 ; free physical = 16242 ; free virtual = 36431
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2844.434 ; gain = 452.938 ; free physical = 16241 ; free virtual = 36430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.434 ; gain = 0.000 ; free physical = 16236 ; free virtual = 36426
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2876.453 ; gain = 32.020 ; free physical = 15837 ; free virtual = 36013
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.621 ; gain = 128.168 ; free physical = 15705 ; free virtual = 35908
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.625 ; gain = 0.000 ; free physical = 17338 ; free virtual = 37496
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e5bdbdfa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3004.625 ; gain = 0.000 ; free physical = 17338 ; free virtual = 37496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.625 ; gain = 0.000 ; free physical = 17337 ; free virtual = 37495

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b6dcf628

Time (s): cpu = 00:00:52 ; elapsed = 00:02:12 . Memory (MB): peak = 4243.449 ; gain = 1238.824 ; free physical = 10620 ; free virtual = 30789

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182f78f85

Time (s): cpu = 00:01:06 ; elapsed = 00:02:18 . Memory (MB): peak = 4282.488 ; gain = 1277.863 ; free physical = 10616 ; free virtual = 30789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182f78f85

Time (s): cpu = 00:01:06 ; elapsed = 00:02:18 . Memory (MB): peak = 4282.488 ; gain = 1277.863 ; free physical = 10611 ; free virtual = 30783
Phase 1 Placer Initialization | Checksum: 182f78f85

Time (s): cpu = 00:01:06 ; elapsed = 00:02:18 . Memory (MB): peak = 4282.488 ; gain = 1277.863 ; free physical = 10607 ; free virtual = 30780

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1214cb1ea

Time (s): cpu = 00:01:35 ; elapsed = 00:02:31 . Memory (MB): peak = 4282.488 ; gain = 1277.863 ; free physical = 10318 ; free virtual = 30492

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 12868 ; free virtual = 33079

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23c2a1764

Time (s): cpu = 00:02:26 ; elapsed = 00:02:55 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 12858 ; free virtual = 33072
Phase 2.2 Global Placement Core | Checksum: 239905b5f

Time (s): cpu = 00:02:29 ; elapsed = 00:02:56 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 12882 ; free virtual = 33068
Phase 2 Global Placement | Checksum: 239905b5f

Time (s): cpu = 00:02:29 ; elapsed = 00:02:56 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 12885 ; free virtual = 33071

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b8497a8b

Time (s): cpu = 00:02:32 ; elapsed = 00:02:57 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 13431 ; free virtual = 33587

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22d64ca94

Time (s): cpu = 00:02:34 ; elapsed = 00:02:58 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14647 ; free virtual = 34793

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 176e89fcb

Time (s): cpu = 00:02:35 ; elapsed = 00:02:59 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14683 ; free virtual = 34829

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1d493b2c0

Time (s): cpu = 00:02:41 ; elapsed = 00:03:04 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14620 ; free virtual = 34791

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1bd25f70d

Time (s): cpu = 00:02:41 ; elapsed = 00:03:04 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14612 ; free virtual = 34784

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 198e5acfd

Time (s): cpu = 00:02:47 ; elapsed = 00:03:09 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14323 ; free virtual = 34476

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 16a6b9d7b

Time (s): cpu = 00:03:00 ; elapsed = 00:03:13 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14235 ; free virtual = 34388

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11d831a91

Time (s): cpu = 00:03:02 ; elapsed = 00:03:15 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14097 ; free virtual = 34251

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: cf5a26f5

Time (s): cpu = 00:03:03 ; elapsed = 00:03:15 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14151 ; free virtual = 34305
Phase 3 Detail Placement | Checksum: cf5a26f5

Time (s): cpu = 00:03:03 ; elapsed = 00:03:15 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14138 ; free virtual = 34292

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ef0b2fc8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: ef0b2fc8

Time (s): cpu = 00:03:22 ; elapsed = 00:03:21 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14053 ; free virtual = 34207
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.896. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15f4c158a

Time (s): cpu = 00:03:23 ; elapsed = 00:03:21 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14076 ; free virtual = 34232
Phase 4.1 Post Commit Optimization | Checksum: 15f4c158a

Time (s): cpu = 00:03:23 ; elapsed = 00:03:21 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14056 ; free virtual = 34212

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15f4c158a

Time (s): cpu = 00:03:23 ; elapsed = 00:03:21 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 14017 ; free virtual = 34173

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15f4c158a

Time (s): cpu = 00:03:27 ; elapsed = 00:03:25 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 13931 ; free virtual = 34088

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 13933 ; free virtual = 34090
Phase 4.4 Final Placement Cleanup | Checksum: 130a3173c

Time (s): cpu = 00:03:27 ; elapsed = 00:03:25 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 13928 ; free virtual = 34085
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 130a3173c

Time (s): cpu = 00:03:27 ; elapsed = 00:03:25 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 13921 ; free virtual = 34079
Ending Placer Task | Checksum: 768d2cfb

Time (s): cpu = 00:03:27 ; elapsed = 00:03:25 . Memory (MB): peak = 4290.492 ; gain = 1285.867 ; free physical = 13910 ; free virtual = 34067
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:35 ; elapsed = 00:03:37 . Memory (MB): peak = 4290.492 ; gain = 1285.871 ; free physical = 13915 ; free virtual = 34073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 13912 ; free virtual = 34070
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 13819 ; free virtual = 34005
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 13730 ; free virtual = 33898
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 13838 ; free virtual = 34006
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 13857 ; free virtual = 34025
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3a4131b ConstDB: 0 ShapeSum: 72e919e0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_int0_0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sum_int0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sum_int0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1897efd44

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 15109 ; free virtual = 35285
Post Restoration Checksum: NetGraph: 8cb05cd9 NumContArr: fccea06b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1897efd44

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 15220 ; free virtual = 35395

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1897efd44

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 15139 ; free virtual = 35315

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1897efd44

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 15127 ; free virtual = 35303

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 1897efd44

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 14982 ; free virtual = 35158

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1d5f6b02e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 14928 ; free virtual = 35134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.248  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 26b3eccb0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 14786 ; free virtual = 34969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23617
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22049
  Number of Partially Routed Nets     = 1568
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1414572d4

Time (s): cpu = 00:01:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 14495 ; free virtual = 34679

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6285
 Number of Nodes with overlaps = 592
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.740  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a121fd13

Time (s): cpu = 00:03:41 ; elapsed = 00:01:33 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16320 ; free virtual = 36496

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 197b1c47a

Time (s): cpu = 00:03:41 ; elapsed = 00:01:33 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16305 ; free virtual = 36482
Phase 4 Rip-up And Reroute | Checksum: 197b1c47a

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16319 ; free virtual = 36496

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 197b1c47a

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16299 ; free virtual = 36476

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197b1c47a

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16325 ; free virtual = 36503
Phase 5 Delay and Skew Optimization | Checksum: 197b1c47a

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16327 ; free virtual = 36506

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a6c728ad

Time (s): cpu = 00:03:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16225 ; free virtual = 36405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.740  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a6c728ad

Time (s): cpu = 00:03:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16216 ; free virtual = 36396
Phase 6 Post Hold Fix | Checksum: 1a6c728ad

Time (s): cpu = 00:03:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16213 ; free virtual = 36394

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.6326 %
  Global Horizontal Routing Utilization  = 5.14422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e49df49d

Time (s): cpu = 00:03:51 ; elapsed = 00:01:37 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16177 ; free virtual = 36357

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e49df49d

Time (s): cpu = 00:03:51 ; elapsed = 00:01:37 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16169 ; free virtual = 36350

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e49df49d

Time (s): cpu = 00:03:54 ; elapsed = 00:01:40 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16043 ; free virtual = 36223

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.740  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e49df49d

Time (s): cpu = 00:03:54 ; elapsed = 00:01:40 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16038 ; free virtual = 36222
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:54 ; elapsed = 00:01:40 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16083 ; free virtual = 36273

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:02 ; elapsed = 00:01:52 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16082 ; free virtual = 36272
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 16092 ; free virtual = 36272
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 15911 ; free virtual = 36165
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4290.492 ; gain = 0.000 ; free physical = 15803 ; free virtual = 36037
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4339.523 ; gain = 49.031 ; free physical = 18513 ; free virtual = 38719
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 4339.523 ; gain = 0.000 ; free physical = 18665 ; free virtual = 38872
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4339.523 ; gain = 0.000 ; free physical = 18678 ; free virtual = 38898
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 14:00:43 2020...
