
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102665                       # Number of seconds simulated
sim_ticks                                102665286993                       # Number of ticks simulated
final_tick                               632303004303                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137968                       # Simulator instruction rate (inst/s)
host_op_rate                                   174270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6414882                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913844                       # Number of bytes of host memory used
host_seconds                                 16004.24                       # Real time elapsed on the host
sim_insts                                  2208066411                       # Number of instructions simulated
sim_ops                                    2789054500                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       651904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1152384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1807104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1318528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1318528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5093                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9003                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14118                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10301                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10301                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6349800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11224670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17601899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12842978                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12842978                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12842978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6349800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11224670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30444877                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246199730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21398173                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429147                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1910077                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8580683                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8115560                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2232389                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86696                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193186981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120392412                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21398173                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10347949                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25438753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5699566                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7095838                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11815322                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1908604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229481689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204042936     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722397      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2136680      0.93%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2299769      1.00%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953174      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1095022      0.48%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          750955      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1934732      0.84%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546024      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229481689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086914                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489003                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190905782                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9415777                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25292697                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       113845                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3753584                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3646024                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145319597                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51728                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3753584                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191163652                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6170691                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2115877                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25152631                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1125242                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145107255                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          326                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        426320                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       561832                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        11657                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203043992                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676259471                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676259471                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34593286                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32953                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16873                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3606765                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13962673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295496                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1706818                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144589793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137262700                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79567                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20120887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41385698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229481689                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598142                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171564823     74.76%     74.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24411934     10.64%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12341364      5.38%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988931      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6575917      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581286      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183795      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780735      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52904      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229481689                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962121     75.26%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147214     11.52%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169117     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113810427     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2010977      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13622746      9.92%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802470      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137262700                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557526                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278452                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009314                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505365108                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164744331                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133454992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138541152                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       150838                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1811073                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          701                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133844                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3753584                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5452559                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       294421                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144622743                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13962673                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843410                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16870                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        230246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          701                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1138982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2204158                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134679095                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13493462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583605                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21295530                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19223319                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802068                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547032                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133458035                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133454992                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79282159                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213564508                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.542060                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371233                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22165712                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1932358                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225728105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175954039     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23320011     10.33%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10825240      4.80%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820277      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3658599      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544543      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534249      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096740      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974407      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225728105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974407                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367385773                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293017790                       # The number of ROB writes
system.switch_cpus0.timesIdled                2846056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16718041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.461997                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.461997                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406174                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406174                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608894796                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183893642                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138011109                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246199730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22586114                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18295021                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066553                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8938318                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8502751                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2536246                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93154                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125595576                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22586114                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11038997                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27509728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6358043                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3999494                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11940679                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2066534                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226556645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.681295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199046917     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2564784      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2011899      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4733356      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1019116      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1585844      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1217701      0.54%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          764750      0.34%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13612278      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226556645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091739                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.510137                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188693265                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6172502                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27399774                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        91013                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4200087                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3895405                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44354                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154047254                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82583                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4200087                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189213627                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1543356                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3207212                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26939266                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1453093                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153901370                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18935                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        282409                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       552334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       164134                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216457818                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    718197454                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    718197454                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175653658                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40804160                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39806                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22782                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4860131                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14971234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7446603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       139567                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1653320                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152801797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143445188                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       145717                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25675488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53537733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5750                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226556645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.633154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.304176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164751200     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26465998     11.68%     84.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12839644      5.67%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8593017      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7950937      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2674303      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2758039      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       390702      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       132805      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226556645                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         411651     58.76%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144837     20.67%     79.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144099     20.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120468850     83.98%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2172646      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17015      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13402254      9.34%     94.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7384423      5.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143445188                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.582637                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             700587                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004884                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    514293325                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178517557                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139764558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144145775                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360736                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3411153                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       216819                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4200087                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1012409                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97569                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152841581                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14971234                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7446603                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22766                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          490                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2296151                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140832535                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12938227                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2612653                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20321406                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19957886                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7383179                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.572026                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139765644                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139764558                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82765514                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228573874                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567688                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362095                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102903883                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126375625                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26467109                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2070087                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222356558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.373060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169295206     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24971282     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10901239      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6191746      2.78%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4489605      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1761255      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1362721      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       982426      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2401078      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222356558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102903883                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126375625                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18789865                       # Number of memory references committed
system.switch_cpus1.commit.loads             11560081                       # Number of loads committed
system.switch_cpus1.commit.membars              17016                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18157637                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113869071                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2572771                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2401078                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372798214                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309885683                       # The number of ROB writes
system.switch_cpus1.timesIdled                3084283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19643085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102903883                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126375625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102903883                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.392521                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.392521                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417969                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417969                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634338996                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194617678                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142251788                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34032                       # number of misc regfile writes
system.l2.replacements                          14118                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2165513                       # Total number of references to valid blocks.
system.l2.sampled_refs                         145190                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.915029                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         75453.459645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.997202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2695.257311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.997092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4748.521858                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            118.386203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17117.680061                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            102.007250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          30814.693378                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.575664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000069                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.020563                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.036228                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000903                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.130598                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000778                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.235097                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90822                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        66521                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  157343                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            69178                       # number of Writeback hits
system.l2.Writeback_hits::total                 69178                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        66521                       # number of demand (read+write) hits
system.l2.demand_hits::total                   157343                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90822                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        66521                       # number of overall hits
system.l2.overall_hits::total                  157343                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5093                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9003                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14118                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9003                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14118                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5093                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9003                       # number of overall misses
system.l2.overall_misses::total                 14118                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1405971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    835100333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1918105                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1472681029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2311105438                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1405971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    835100333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1918105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1472681029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2311105438                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1405971                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    835100333                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1918105                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1472681029                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2311105438                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95915                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              171461                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        69178                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             69178                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95915                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               171461                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95915                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              171461                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.053099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.119207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.082339                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.053099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.119207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082339                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.053099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.119207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082339                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       156219                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163970.220499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147546.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163576.699878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163699.209378                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       156219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163970.220499                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147546.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163576.699878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163699.209378                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       156219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163970.220499                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147546.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163576.699878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163699.209378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10301                       # number of writebacks
system.l2.writebacks::total                     10301                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5093                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9003                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14118                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14118                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       881472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    538317607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1159127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    948134909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1488493115                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       881472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    538317607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1159127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    948134909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1488493115                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       881472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    538317607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1159127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    948134909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1488493115                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.053099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.119207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.082339                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.053099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.119207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.053099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.119207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082339                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97941.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105697.547025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89163.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105313.218816                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105432.293172                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97941.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105697.547025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89163.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105313.218816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105432.293172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97941.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105697.547025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89163.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105313.218816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105432.293172                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               545.997197                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011822963                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   546                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1853155.609890                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     8.997197                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.874996                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11815313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11815313                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11815313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11815313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11815313                       # number of overall hits
system.cpu0.icache.overall_hits::total       11815313                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.cpu0.icache.overall_misses::total            9                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1575171                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1575171                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1575171                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1575171                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1575171                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1575171                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11815322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11815322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11815322                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11815322                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11815322                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11815322                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       175019                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       175019                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       175019                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       175019                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       175019                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       175019                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1480671                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1480671                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1480671                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1480671                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1480671                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1480671                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       164519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       164519                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       164519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       164519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       164519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       164519                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95915                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190978176                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96171                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1985.818760                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.581029                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.418971                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916332                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083668                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10393731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10393731                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16630                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18070973                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18070973                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18070973                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18070973                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       397127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       397127                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       397197                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        397197                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       397197                       # number of overall misses
system.cpu0.dcache.overall_misses::total       397197                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33048835020                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33048835020                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6667644                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6667644                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33055502664                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33055502664                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33055502664                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33055502664                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10790858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10790858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18468170                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18468170                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18468170                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18468170                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036802                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021507                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021507                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021507                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021507                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 83219.813863                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83219.813863                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95252.057143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95252.057143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83221.934365                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83221.934365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83221.934365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83221.934365                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        39933                       # number of writebacks
system.cpu0.dcache.writebacks::total            39933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301212                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301212                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301282                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301282                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95915                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95915                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95915                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95915                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7031855292                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7031855292                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7031855292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7031855292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7031855292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7031855292                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005194                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005194                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005194                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73313.405536                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73313.405536                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73313.405536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73313.405536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73313.405536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73313.405536                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997085                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017110814                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071508.786151                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997085                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11940665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11940665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11940665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11940665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11940665                       # number of overall hits
system.cpu1.icache.overall_hits::total       11940665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2368605                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2368605                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2368605                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2368605                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2368605                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2368605                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11940679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11940679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11940679                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11940679                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11940679                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11940679                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169186.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169186.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169186.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169186.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169186.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169186.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2058405                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2058405                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2058405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2058405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2058405                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2058405                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158338.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158338.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158338.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158338.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158338.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158338.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75524                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180750031                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75780                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2385.194392                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.222542                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.777458                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903213                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096787                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9692926                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9692926                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7195753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7195753                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22467                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22467                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17016                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16888679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16888679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16888679                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16888679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180435                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180435                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180435                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180435                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16737396568                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16737396568                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16737396568                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16737396568                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16737396568                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16737396568                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9873361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9873361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7195753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7195753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17069114                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17069114                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17069114                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17069114                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018275                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010571                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010571                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010571                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010571                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 92761.363195                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92761.363195                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 92761.363195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92761.363195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 92761.363195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92761.363195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        29245                       # number of writebacks
system.cpu1.dcache.writebacks::total            29245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104911                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104911                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104911                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75524                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75524                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75524                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75524                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75524                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5942926677                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5942926677                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5942926677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5942926677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5942926677                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5942926677                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78689.246822                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78689.246822                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78689.246822                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78689.246822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78689.246822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78689.246822                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
