EESchema Schematic File Version 2  date Tue Oct 30 21:07:42 2012
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:bonefpgaLibrary
LIBS:bonefpga-cache
EELAYER 25  0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 6 7
Title "FPGA Bank 0"
Date "31 oct 2012"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	7150 5300 7300 5300
Wire Wire Line
	7150 4500 7300 4500
Wire Wire Line
	7150 3100 7300 3100
Wire Wire Line
	7150 2700 7300 2700
Wire Wire Line
	7150 2300 7300 2300
Wire Wire Line
	7150 1900 7300 1900
Wire Wire Line
	7150 1500 7300 1500
Wire Wire Line
	4100 3900 4000 3900
Wire Wire Line
	4100 3100 4000 3100
Wire Wire Line
	4100 2300 4000 2300
Wire Wire Line
	8850 2550 8750 2550
Wire Wire Line
	8850 2850 8750 2850
Wire Wire Line
	8850 3150 8750 3150
Wire Wire Line
	8850 3450 8750 3450
Wire Wire Line
	8850 3750 8750 3750
Wire Wire Line
	10250 2550 10150 2550
Wire Wire Line
	10250 2850 10150 2850
Wire Wire Line
	10250 3150 10150 3150
Wire Wire Line
	10250 3450 10150 3450
Wire Wire Line
	10250 3750 10150 3750
Wire Wire Line
	7150 4700 7300 4700
Wire Wire Line
	7150 3900 7300 3900
Wire Wire Line
	7150 3500 7300 3500
Wire Wire Line
	4000 5100 4100 5100
Wire Wire Line
	4000 4700 4100 4700
Wire Wire Line
	4000 4300 4100 4300
Wire Wire Line
	4000 3500 4100 3500
Wire Wire Line
	4000 2700 4100 2700
Wire Wire Line
	4000 1900 4100 1900
Wire Wire Line
	4000 1500 4100 1500
Wire Wire Line
	2800 3450 2900 3450
Wire Wire Line
	2800 3150 2900 3150
Wire Wire Line
	2800 2850 2900 2850
Wire Wire Line
	2800 2550 2900 2550
Wire Wire Line
	2800 2250 2900 2250
Wire Wire Line
	1350 3450 1450 3450
Wire Wire Line
	1350 3150 1450 3150
Wire Wire Line
	1350 2850 1450 2850
Wire Wire Line
	1350 2550 1450 2550
Wire Wire Line
	1350 2250 1450 2250
Wire Wire Line
	1350 2400 1450 2400
Wire Wire Line
	1350 2700 1450 2700
Wire Wire Line
	1350 3000 1450 3000
Wire Wire Line
	1350 3300 1450 3300
Wire Wire Line
	1450 3600 1350 3600
Wire Wire Line
	2800 2400 2900 2400
Wire Wire Line
	2800 2700 2900 2700
Wire Wire Line
	2800 3000 2900 3000
Wire Wire Line
	2800 3300 2900 3300
Wire Wire Line
	2800 3600 2900 3600
Wire Wire Line
	4000 1700 4100 1700
Wire Wire Line
	4000 2100 4100 2100
Wire Wire Line
	4000 2900 4100 2900
Wire Wire Line
	4000 3700 4100 3700
Wire Wire Line
	4000 4500 4100 4500
Wire Wire Line
	4000 4900 4100 4900
Wire Wire Line
	4000 5300 4100 5300
Wire Wire Line
	7300 3700 7150 3700
Wire Wire Line
	7150 4100 7300 4100
Wire Wire Line
	7150 4900 7300 4900
Wire Wire Line
	10150 3600 10250 3600
Wire Wire Line
	10250 3300 10150 3300
Wire Wire Line
	10250 3000 10150 3000
Wire Wire Line
	10250 2700 10150 2700
Wire Wire Line
	10250 2400 10150 2400
Wire Wire Line
	8750 3600 8850 3600
Wire Wire Line
	8850 3300 8750 3300
Wire Wire Line
	8850 3000 8750 3000
Wire Wire Line
	8850 2700 8750 2700
Wire Wire Line
	8850 2400 8750 2400
Wire Wire Line
	4000 2500 4100 2500
Wire Wire Line
	4100 3300 4000 3300
Wire Wire Line
	4100 4100 4000 4100
Wire Wire Line
	7150 1700 7300 1700
Wire Wire Line
	7150 2100 7300 2100
Wire Wire Line
	7150 2500 7300 2500
Wire Wire Line
	7150 2900 7300 2900
Wire Wire Line
	7150 3300 7300 3300
Wire Wire Line
	7150 4300 7300 4300
Wire Wire Line
	7150 5100 7300 5100
Text GLabel 7300 5300 2    60   Input ~ 0
BANK0_40
Text GLabel 7300 5100 2    60   Input ~ 0
BANK0_39
Text GLabel 7300 2900 2    60   Input ~ 0
BANK0_38
Text GLabel 7300 2700 2    60   Input ~ 0
BANK0_37
Text GLabel 7300 4300 2    60   Input ~ 0
BANK0_36
Text GLabel 7300 4500 2    60   Input ~ 0
BANK0_35
Text GLabel 7300 1900 2    60   Input ~ 0
BANK0_34
Text GLabel 7300 2100 2    60   Input ~ 0
BANK0_33
Text GLabel 7300 3100 2    60   Input ~ 0
BANK0_32
Text GLabel 7300 3300 2    60   Input ~ 0
BANK0_31
Text GLabel 7300 2300 2    60   Input ~ 0
BANK0_30
Text GLabel 7300 2500 2    60   Input ~ 0
BANK0_29
Text GLabel 7300 1500 2    60   Input ~ 0
BANK0_28
Text GLabel 7300 1700 2    60   Input ~ 0
BANK0_27
Text GLabel 4000 3100 0    60   Input ~ 0
BANK0_26
Text GLabel 4000 3300 0    60   Input ~ 0
BANK0_25
Text GLabel 4000 4100 0    60   Input ~ 0
BANK0_24
Text GLabel 4000 3900 0    60   Input ~ 0
BANK0_23
Text GLabel 4000 2500 0    60   Input ~ 0
BANK0_22
Text GLabel 4000 2300 0    60   Input ~ 0
BANK0_21
Text GLabel 10250 3750 2    60   Input ~ 0
BANK0_40
Text GLabel 8850 3750 2    60   Input ~ 0
BANK0_39
Text GLabel 10250 3600 2    60   Input ~ 0
BANK0_38
Text GLabel 8850 3600 2    60   Input ~ 0
BANK0_37
Text GLabel 10250 3450 2    60   Input ~ 0
BANK0_36
Text GLabel 8850 3450 2    60   Input ~ 0
BANK0_35
Text GLabel 10250 3300 2    60   Input ~ 0
BANK0_34
Text GLabel 8850 3300 2    60   Input ~ 0
BANK0_33
Text GLabel 10250 3150 2    60   Input ~ 0
BANK0_32
Text GLabel 8850 3150 2    60   Input ~ 0
BANK0_31
Text GLabel 10250 3000 2    60   Input ~ 0
BANK0_30
Text GLabel 8850 3000 2    60   Input ~ 0
BANK0_29
Text GLabel 10250 2850 2    60   Input ~ 0
BANK0_28
Text GLabel 8850 2850 2    60   Input ~ 0
BANK0_27
Text GLabel 10250 2700 2    60   Input ~ 0
BANK0_26
Text GLabel 8850 2700 2    60   Input ~ 0
BANK0_25
Text GLabel 10250 2550 2    60   Input ~ 0
BANK0_24
Text GLabel 8850 2550 2    60   Input ~ 0
BANK0_23
Text GLabel 10250 2400 2    60   Input ~ 0
BANK0_22
Text GLabel 8850 2400 2    60   Input ~ 0
BANK0_21
$Comp
L FPGA_20_PIN_HEADER U501
U 1 1 50647B5F
P 8450 3400
F 0 "U501" H 8350 4550 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 8350 2900 60  0000 C CNN
	1    8450 3400
	-1   0    0    -1  
$EndComp
$Comp
L FPGA_20_PIN_HEADER U501
U 2 1 50647B54
P 10050 3400
F 0 "U501" H 9950 4550 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 9950 2900 60  0000 C CNN
	2    10050 3400
	1    0    0    -1  
$EndComp
Text GLabel 7300 4700 2    60   Input ~ 0
BANK0_20
Text GLabel 7300 4900 2    60   Input ~ 0
BANK0_19
Text GLabel 7300 3900 2    60   Input ~ 0
BANK0_18
Text GLabel 7300 4100 2    60   Input ~ 0
BANK0_17
Text GLabel 7300 3500 2    60   Input ~ 0
BANK0_16
Text GLabel 7300 3700 2    60   Input ~ 0
BANK0_15
Text GLabel 4000 5100 0    60   Input ~ 0
BANK0_14
Text GLabel 4000 5300 0    60   Input ~ 0
BANK0_13
Text GLabel 4000 4700 0    60   Input ~ 0
BANK0_12
Text GLabel 4000 4900 0    60   Input ~ 0
BANK0_11
Text GLabel 4000 4300 0    60   Input ~ 0
BANK0_10
Text GLabel 4000 4500 0    60   Input ~ 0
BANK0_9
Text GLabel 4000 3500 0    60   Input ~ 0
BANK0_8
Text GLabel 4000 3700 0    60   Input ~ 0
BANK0_7
Text GLabel 4000 2700 0    60   Input ~ 0
BANK0_6
Text GLabel 4000 2900 0    60   Input ~ 0
BANK0_5
Text GLabel 4000 1900 0    60   Input ~ 0
BANK0_4
Text GLabel 4000 2100 0    60   Input ~ 0
BANK0_3
Text GLabel 4000 1500 0    60   Input ~ 0
BANK0_2
Text GLabel 4000 1700 0    60   Input ~ 0
BANK0_1
Text GLabel 2900 3600 2    60   Input ~ 0
BANK0_20
Text GLabel 2900 3450 2    60   Input ~ 0
BANK0_18
Text GLabel 2900 3300 2    60   Input ~ 0
BANK0_16
Text GLabel 2900 3150 2    60   Input ~ 0
BANK0_14
Text GLabel 2900 3000 2    60   Input ~ 0
BANK0_12
Text GLabel 2900 2850 2    60   Input ~ 0
BANK0_10
Text GLabel 2900 2700 2    60   Input ~ 0
BANK0_8
Text GLabel 2900 2550 2    60   Input ~ 0
BANK0_6
Text GLabel 2900 2400 2    60   Input ~ 0
BANK0_4
Text GLabel 2900 2250 2    60   Input ~ 0
BANK0_2
Text GLabel 1350 3600 0    60   Input ~ 0
BANK0_19
Text GLabel 1350 3450 0    60   Input ~ 0
BANK0_17
Text GLabel 1350 3300 0    60   Input ~ 0
BANK0_15
Text GLabel 1350 3150 0    60   Input ~ 0
BANK0_13
Text GLabel 1350 3000 0    60   Input ~ 0
BANK0_11
Text GLabel 1350 2850 0    60   Input ~ 0
BANK0_9
Text GLabel 1350 2700 0    60   Input ~ 0
BANK0_7
Text GLabel 1350 2550 0    60   Input ~ 0
BANK0_5
Text GLabel 1350 2400 0    60   Input ~ 0
BANK0_3
Text GLabel 1350 2250 0    60   Input ~ 0
BANK0_1
$Comp
L FPGA_20_PIN_HEADER U601
U 2 1 500F42DA
P 2700 3250
F 0 "U601" H 2600 4400 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 2600 2750 60  0000 C CNN
	2    2700 3250
	1    0    0    -1  
$EndComp
$Comp
L FPGA_20_PIN_HEADER U601
U 1 1 500F42C2
P 1750 3250
F 0 "U601" H 1650 4400 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 1650 2750 60  0000 C CNN
	1    1750 3250
	1    0    0    -1  
$EndComp
$Comp
L XC6SLX25FTG256 U702
U 2 1 4FE55175
P 11050 4900
F 0 "U702" H 11100 4950 60  0000 C CNN
F 1 "XC6SLX25FTG256" H 4750 4000 60  0000 C CNN
	2    11050 4900
	1    0    0    -1  
$EndComp
$EndSCHEMATC
