From fdd941a612693bee65eefe5c8ea1bb2f6ec50003 Mon Sep 17 00:00:00 2001
From: Liming Wang <liming.wang@windriver.com>
Date: Mon, 29 Oct 2012 16:57:31 +0800
Subject: [PATCH] arm/zynq: Add device tree files to support qemu booting

To boot the kernel on xilinx qemu, the default device tree needs to be modified
as follows:

 - modify eth to use 0x17 as reg value of phy.
 - remove i2c attached devices.
 - remove xadc.
 - remove qspi.

So add another device tree for xilinx qemu.

Signed-off-by: Liming Wang <liming.wang@windriver.com>
---
 arch/arm/boot/dts/zc702-qemu.dtsi        |  133 ++++++++++++++++++++++++++++++
 arch/arm/boot/dts/zynq-zc702-qemu-sd.dts |   17 ++++
 2 files changed, 150 insertions(+)
 create mode 100644 arch/arm/boot/dts/zc702-qemu.dtsi
 create mode 100644 arch/arm/boot/dts/zynq-zc702-qemu-sd.dts

diff --git a/arch/arm/boot/dts/zc702-qemu.dtsi b/arch/arm/boot/dts/zc702-qemu.dtsi
new file mode 100644
index 0000000..bd40ad2
--- /dev/null
+++ b/arch/arm/boot/dts/zc702-qemu.dtsi
@@ -0,0 +1,133 @@
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000>;
+	};
+
+	amba@0 {
+		compatible = "simple-bus";
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		ranges;
+
+		intc: intc@f8f01000 {
+			interrupt-controller;
+			compatible = "arm,cortex-a9-gic";
+			reg = <0xf8f01000 0x1000>,<0xf8f00100 0x0100>;
+			#interrupt-cells = <0x3>;
+			#address-cells = <1>;
+
+			linux,phandle = <0x1>;
+			phandle = <0x1>;
+		};
+
+                slcr: slcr@f8000000 {
+                        compatible = "xlnx,ps7-slcr-1.00.a";
+                        reg = <0xF8000000 0x1000>;
+                };
+
+		devcfg@f8007000 {
+			compatible = "xlnx,ps7-dev-cfg-1.00.a";
+			reg = <0xf8007000 0x100>;
+			interrupts = <0 0x8 0x4>;
+		};
+
+		uart@e0001000 {
+			compatible = "xlnx,ps7-uart-1.00.a";
+			reg = <0xe0001000 0x1000>;
+			interrupts = <0 50 0x04>;
+			clock = <0x2faf080>;
+		};
+
+		pl310@f8f02000 {
+			compatible = "arm,pl310-cache";
+			cache-unified;
+			cache-level = <2>;
+			reg = <0xf8f02000 0x1000>;
+			arm,data-latency = <3 2 2>;
+			arm,tag-latency = <3 2 2>;
+			interrupts = <0 34 4>;
+		};
+
+		timer@0xf8001000 {
+			compatible = "xlnx,ps7-ttc-1.00.a";
+			reg = <0xf8001000 0x1000>;
+			interrupts = <0x0 0x0a 0x04>,<0x0 0x0b 0x04>,<0x0 0x0c 0x04>;
+			clock-frequency-timer0 = <111111111>;
+			clock-frequency-timer1 = <111111111>;
+			clock-frequency-timer2 = <111111111>;
+		};
+
+		/*host,peripheral,otg*/
+		usb@e0002000 {
+			compatible = "xlnx,ps7-usb-1.00.a";
+			reg = <0xe0002000 0x1000>;
+			interrupts = <0x0 0x15 0x4>;
+			dr_mode = "host";
+			phy_type = "ulpi";
+		};
+
+		gpio@e000a000 {
+			compatible = "xlnx,ps7-gpio-1.00.a";
+			reg = <0xe000a000 0x1000>;
+			interrupts = <0x0 0x14 0x0>;
+		};
+
+		/*No devices attached*/
+		i2c@e0004000 {
+			compatible = "xlnx,ps7-i2c-1.00.a";
+			reg = <0xe0004000 0x1000>;
+			interrupts = <0x0 0x19 0x4>;
+			bus-id = <0x0>;
+			input-clk = <133000000>;
+			i2c-clk = <400000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+		};/*i2c@e0004000*/
+
+		eth@e000b000 {
+			compatible = "xlnx,ps7-ethernet-1.00.a";
+			reg = <0xe000b000 0x1000>;
+			interrupts = <0 0x16 0x4>;
+			phy-handle = <0x2>;
+			xlnx,ptp-enet-clock = <111111111>;
+			xlnx,slcr-div0-1000Mbps = <8>;
+			xlnx,slcr-div0-100Mbps = <8>;
+			xlnx,slcr-div0-10Mbps = <8>;
+			xlnx,slcr-div1-1000Mbps = <1>;
+			xlnx,slcr-div1-100Mbps = <5>;
+			xlnx,slcr-div1-10Mbps = <50>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			phy@23 {
+				compatible = "marvell,88e1111";
+				device_type = "ethernet-phy";
+				reg = <0x17>;
+				marvell,reg-init = <0x2 0x15 0x0 0x20>;
+				linux,phandle = <0x2>;
+				phandle = <0x2>;
+			};
+		};
+
+		sdhci@e0100000 {
+			compatible = "xlnx,ps7-sdhci-1.00.a";
+			reg = <0xe0100000 0x1000>;
+			xlnx,has-cd = <0x1>;
+			interrupts = <0x0 0x18 0x4>;
+			clock-frequency = <33333000>;
+		};
+
+		nor@e2000000 {
+			compatible = "cfi-flash";
+			bank-width = <1>;
+			reg = <0xE2000000 0x1000000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			partition@0 {
+				label = "testnor";
+				reg = <0 0x400000>;
+			};
+		};
+
+	};
diff --git a/arch/arm/boot/dts/zynq-zc702-qemu-sd.dts b/arch/arm/boot/dts/zynq-zc702-qemu-sd.dts
new file mode 100644
index 0000000..5d4f0dd
--- /dev/null
+++ b/arch/arm/boot/dts/zynq-zc702-qemu-sd.dts
@@ -0,0 +1,17 @@
+/dts-v1/;
+
+/ {
+	model = "Xilinx ZC702";
+	compatible = "xlnx,zynq-zc702";
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
+	interrupt-parent = <&intc>;
+
+	/*root on SD partition*/
+	chosen {
+		bootargs = "console=ttyPS0,115200 earlyprintk root=/dev/mmcblk0 rw rootwait ip=:::::eth0:dhcp";
+		linux,stdout-path = "/amba@0/uart@E0001000";
+	};
+
+/include/ "zc702-qemu.dtsi"
+};
-- 
1.7.9.7

