// Seed: 1857142655
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2,
    input tri0  id_3
);
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2
    , id_24,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wor id_9,
    output supply1 id_10,
    input wand id_11,
    output wor id_12,
    input wor id_13
    , id_25,
    input uwire id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    output supply0 id_18,
    output tri1 id_19,
    input wand id_20,
    output uwire id_21,
    input tri0 id_22
);
  wire id_26;
  module_0(
      id_5, id_17, id_5, id_5
  );
endmodule
