============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 20:33:43 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5710 instances
RUN-0007 : 2318 luts, 1985 seqs, 792 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6848 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4620 nets have 2 pins
RUN-1001 : 1448 nets have [3 - 5] pins
RUN-1001 : 623 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5708 instances, 2318 luts, 1985 seqs, 1235 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26865, tnet num: 6846, tinst num: 5708, tnode num: 33342, tedge num: 44494.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.132677s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.7%)

RUN-1004 : used memory is 261 MB, reserved memory is 239 MB, peak memory is 261 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.267384s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.66542e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5708.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11544e+06, overlap = 42.75
PHY-3002 : Step(2): len = 951200, overlap = 47.25
PHY-3002 : Step(3): len = 572648, overlap = 53.9062
PHY-3002 : Step(4): len = 524859, overlap = 60.1562
PHY-3002 : Step(5): len = 407911, overlap = 54.1875
PHY-3002 : Step(6): len = 374621, overlap = 71.4688
PHY-3002 : Step(7): len = 330995, overlap = 81.125
PHY-3002 : Step(8): len = 302615, overlap = 127.531
PHY-3002 : Step(9): len = 252860, overlap = 128.656
PHY-3002 : Step(10): len = 232285, overlap = 132.688
PHY-3002 : Step(11): len = 218823, overlap = 167.281
PHY-3002 : Step(12): len = 202439, overlap = 190.062
PHY-3002 : Step(13): len = 193379, overlap = 211.906
PHY-3002 : Step(14): len = 172486, overlap = 232.938
PHY-3002 : Step(15): len = 164957, overlap = 242.406
PHY-3002 : Step(16): len = 158233, overlap = 253.5
PHY-3002 : Step(17): len = 150877, overlap = 271.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61671e-05
PHY-3002 : Step(18): len = 163719, overlap = 195.75
PHY-3002 : Step(19): len = 168880, overlap = 185.812
PHY-3002 : Step(20): len = 157070, overlap = 165.094
PHY-3002 : Step(21): len = 157874, overlap = 165.281
PHY-3002 : Step(22): len = 163407, overlap = 133.406
PHY-3002 : Step(23): len = 165322, overlap = 122.125
PHY-3002 : Step(24): len = 162370, overlap = 110.688
PHY-3002 : Step(25): len = 157227, overlap = 98.4375
PHY-3002 : Step(26): len = 156583, overlap = 98.9688
PHY-3002 : Step(27): len = 150419, overlap = 105.281
PHY-3002 : Step(28): len = 146471, overlap = 114.25
PHY-3002 : Step(29): len = 144120, overlap = 118.844
PHY-3002 : Step(30): len = 139414, overlap = 111.781
PHY-3002 : Step(31): len = 136514, overlap = 121.406
PHY-3002 : Step(32): len = 134001, overlap = 123.156
PHY-3002 : Step(33): len = 131471, overlap = 133.406
PHY-3002 : Step(34): len = 130612, overlap = 137.812
PHY-3002 : Step(35): len = 129465, overlap = 147.469
PHY-3002 : Step(36): len = 125295, overlap = 145.969
PHY-3002 : Step(37): len = 125107, overlap = 144.031
PHY-3002 : Step(38): len = 123544, overlap = 142.656
PHY-3002 : Step(39): len = 122860, overlap = 145.906
PHY-3002 : Step(40): len = 120268, overlap = 147.906
PHY-3002 : Step(41): len = 119593, overlap = 145.469
PHY-3002 : Step(42): len = 118457, overlap = 143.688
PHY-3002 : Step(43): len = 118388, overlap = 145.969
PHY-3002 : Step(44): len = 116658, overlap = 144.594
PHY-3002 : Step(45): len = 115444, overlap = 142.906
PHY-3002 : Step(46): len = 115350, overlap = 139.156
PHY-3002 : Step(47): len = 114210, overlap = 140.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23342e-05
PHY-3002 : Step(48): len = 114362, overlap = 137.281
PHY-3002 : Step(49): len = 114516, overlap = 134.719
PHY-3002 : Step(50): len = 114907, overlap = 137.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.46685e-05
PHY-3002 : Step(51): len = 115895, overlap = 133.375
PHY-3002 : Step(52): len = 115975, overlap = 135.688
PHY-3002 : Step(53): len = 116137, overlap = 140.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129337
PHY-3002 : Step(54): len = 117028, overlap = 133.406
PHY-3002 : Step(55): len = 117026, overlap = 133.75
PHY-3002 : Step(56): len = 117475, overlap = 135
PHY-3002 : Step(57): len = 117591, overlap = 137.125
PHY-3002 : Step(58): len = 117686, overlap = 136.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019521s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128768s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07912e-06
PHY-3002 : Step(59): len = 130524, overlap = 209.125
PHY-3002 : Step(60): len = 130704, overlap = 211.969
PHY-3002 : Step(61): len = 126049, overlap = 200.594
PHY-3002 : Step(62): len = 126388, overlap = 199.781
PHY-3002 : Step(63): len = 123864, overlap = 201.125
PHY-3002 : Step(64): len = 123713, overlap = 200.812
PHY-3002 : Step(65): len = 121036, overlap = 208.125
PHY-3002 : Step(66): len = 120930, overlap = 208.531
PHY-3002 : Step(67): len = 119730, overlap = 214.156
PHY-3002 : Step(68): len = 118305, overlap = 213.844
PHY-3002 : Step(69): len = 118222, overlap = 213.938
PHY-3002 : Step(70): len = 117045, overlap = 221.781
PHY-3002 : Step(71): len = 116958, overlap = 223
PHY-3002 : Step(72): len = 116794, overlap = 225.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15824e-06
PHY-3002 : Step(73): len = 115916, overlap = 224.844
PHY-3002 : Step(74): len = 115916, overlap = 224.844
PHY-3002 : Step(75): len = 115943, overlap = 222.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23165e-05
PHY-3002 : Step(76): len = 120541, overlap = 196.031
PHY-3002 : Step(77): len = 121273, overlap = 190.781
PHY-3002 : Step(78): len = 125713, overlap = 181.094
PHY-3002 : Step(79): len = 122177, overlap = 179.875
PHY-3002 : Step(80): len = 123716, overlap = 180.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.4633e-05
PHY-3002 : Step(81): len = 126608, overlap = 168.938
PHY-3002 : Step(82): len = 126902, overlap = 169.156
PHY-3002 : Step(83): len = 126602, overlap = 168.938
PHY-3002 : Step(84): len = 126602, overlap = 168.938
PHY-3002 : Step(85): len = 125918, overlap = 164.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.9266e-05
PHY-3002 : Step(86): len = 130527, overlap = 158.062
PHY-3002 : Step(87): len = 131558, overlap = 161.406
PHY-3002 : Step(88): len = 136448, overlap = 163.375
PHY-3002 : Step(89): len = 130565, overlap = 173.25
PHY-3002 : Step(90): len = 129143, overlap = 175.656
PHY-3002 : Step(91): len = 129226, overlap = 177
PHY-3002 : Step(92): len = 128114, overlap = 180.188
PHY-3002 : Step(93): len = 127941, overlap = 180.75
PHY-3002 : Step(94): len = 127941, overlap = 180.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.85319e-05
PHY-3002 : Step(95): len = 129079, overlap = 178.656
PHY-3002 : Step(96): len = 129251, overlap = 178.406
PHY-3002 : Step(97): len = 130217, overlap = 176.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000197064
PHY-3002 : Step(98): len = 132328, overlap = 167.75
PHY-3002 : Step(99): len = 133104, overlap = 162.625
PHY-3002 : Step(100): len = 134957, overlap = 148.312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.125401s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46944e-05
PHY-3002 : Step(101): len = 135430, overlap = 334.531
PHY-3002 : Step(102): len = 135762, overlap = 334.344
PHY-3002 : Step(103): len = 139440, overlap = 300.531
PHY-3002 : Step(104): len = 137996, overlap = 272.5
PHY-3002 : Step(105): len = 138161, overlap = 274.188
PHY-3002 : Step(106): len = 137001, overlap = 271.688
PHY-3002 : Step(107): len = 136934, overlap = 269.469
PHY-3002 : Step(108): len = 136592, overlap = 267.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.93889e-05
PHY-3002 : Step(109): len = 139087, overlap = 256.25
PHY-3002 : Step(110): len = 139687, overlap = 253.625
PHY-3002 : Step(111): len = 142159, overlap = 233.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.87778e-05
PHY-3002 : Step(112): len = 146541, overlap = 215.781
PHY-3002 : Step(113): len = 148258, overlap = 205.781
PHY-3002 : Step(114): len = 154082, overlap = 178.75
PHY-3002 : Step(115): len = 153341, overlap = 167.938
PHY-3002 : Step(116): len = 153341, overlap = 167.938
PHY-3002 : Step(117): len = 150994, overlap = 166.062
PHY-3002 : Step(118): len = 150804, overlap = 165.844
PHY-3002 : Step(119): len = 148783, overlap = 155.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000197556
PHY-3002 : Step(120): len = 152498, overlap = 158.188
PHY-3002 : Step(121): len = 154348, overlap = 152.688
PHY-3002 : Step(122): len = 156451, overlap = 145.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000395111
PHY-3002 : Step(123): len = 157033, overlap = 142.312
PHY-3002 : Step(124): len = 157802, overlap = 133.812
PHY-3002 : Step(125): len = 159586, overlap = 132.625
PHY-3002 : Step(126): len = 160676, overlap = 127.219
PHY-3002 : Step(127): len = 161037, overlap = 123.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000790222
PHY-3002 : Step(128): len = 160937, overlap = 120.812
PHY-3002 : Step(129): len = 160875, overlap = 120.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00158044
PHY-3002 : Step(130): len = 161514, overlap = 117.094
PHY-3002 : Step(131): len = 161831, overlap = 115.5
PHY-3002 : Step(132): len = 163250, overlap = 107.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26865, tnet num: 6846, tinst num: 5708, tnode num: 33342, tedge num: 44494.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.157614s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.9%)

RUN-1004 : used memory is 257 MB, reserved memory is 236 MB, peak memory is 270 MB
OPT-1001 : Total overflow 337.53 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6848.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193864, over cnt = 882(2%), over = 3317, worst = 18
PHY-1001 : End global iterations;  0.371237s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (193.6%)

PHY-1001 : Congestion index: top1 = 48.12, top5 = 37.05, top10 = 31.12, top15 = 27.18.
PHY-1001 : End incremental global routing;  0.467934s wall, 0.718750s user + 0.078125s system = 0.796875s CPU (170.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.161631s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.741415s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (145.4%)

OPT-1001 : Current memory(MB): used = 296, reserve = 275, peak = 296.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5178/6848.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193864, over cnt = 882(2%), over = 3317, worst = 18
PHY-1002 : len = 214760, over cnt = 565(1%), over = 1334, worst = 16
PHY-1002 : len = 227568, over cnt = 167(0%), over = 278, worst = 9
PHY-1002 : len = 230000, over cnt = 66(0%), over = 74, worst = 3
PHY-1002 : len = 230976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.427513s wall, 0.734375s user + 0.093750s system = 0.828125s CPU (193.7%)

PHY-1001 : Congestion index: top1 = 40.43, top5 = 33.47, top10 = 29.50, top15 = 26.72.
OPT-1001 : End congestion update;  0.520396s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (177.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125574s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.646103s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (162.0%)

OPT-1001 : Current memory(MB): used = 301, reserve = 280, peak = 301.
OPT-1001 : End physical optimization;  2.599051s wall, 3.171875s user + 0.218750s system = 3.390625s CPU (130.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2318 LUT to BLE ...
SYN-4008 : Packed 2318 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 618 SEQ with LUT/SLICE
SYN-4006 : 847 single LUT's are left
SYN-4006 : 345 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2663/5088 primitive instances ...
PHY-3001 : End packing;  0.261149s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2888 instances
RUN-1001 : 1358 mslices, 1358 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5890 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3642 nets have 2 pins
RUN-1001 : 1455 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 2886 instances, 2716 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Cell area utilization is 33%
PHY-3001 : After packing: Len = 165197, Over = 155.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23445, tnet num: 5888, tinst num: 2886, tnode num: 28158, tedge num: 40500.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.228343s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (99.2%)

RUN-1004 : used memory is 306 MB, reserved memory is 287 MB, peak memory is 306 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.348832s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.79498e-05
PHY-3002 : Step(133): len = 160835, overlap = 151.75
PHY-3002 : Step(134): len = 159295, overlap = 155
PHY-3002 : Step(135): len = 154460, overlap = 171.5
PHY-3002 : Step(136): len = 152137, overlap = 172.5
PHY-3002 : Step(137): len = 151898, overlap = 173.5
PHY-3002 : Step(138): len = 150414, overlap = 175.75
PHY-3002 : Step(139): len = 149926, overlap = 180
PHY-3002 : Step(140): len = 149232, overlap = 181.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.58996e-05
PHY-3002 : Step(141): len = 152880, overlap = 173.25
PHY-3002 : Step(142): len = 153816, overlap = 171
PHY-3002 : Step(143): len = 156198, overlap = 157.5
PHY-3002 : Step(144): len = 156565, overlap = 156.25
PHY-3002 : Step(145): len = 157769, overlap = 146.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111799
PHY-3002 : Step(146): len = 161483, overlap = 144
PHY-3002 : Step(147): len = 162521, overlap = 142.25
PHY-3002 : Step(148): len = 166478, overlap = 131.25
PHY-3002 : Step(149): len = 166656, overlap = 129.25
PHY-3002 : Step(150): len = 166683, overlap = 130.75
PHY-3002 : Step(151): len = 165541, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.425669s wall, 0.281250s user + 0.890625s system = 1.171875s CPU (275.3%)

PHY-3001 : Trial Legalized: Len = 204796
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.111778s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180202
PHY-3002 : Step(152): len = 192278, overlap = 10
PHY-3002 : Step(153): len = 183654, overlap = 33.25
PHY-3002 : Step(154): len = 180011, overlap = 37.5
PHY-3002 : Step(155): len = 178483, overlap = 41
PHY-3002 : Step(156): len = 176958, overlap = 44.5
PHY-3002 : Step(157): len = 176047, overlap = 46.75
PHY-3002 : Step(158): len = 175955, overlap = 47.25
PHY-3002 : Step(159): len = 175453, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.9%)

PHY-3001 : Legalized: Len = 188512, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021833s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.6%)

PHY-3001 : 49 instances has been re-located, deltaX = 12, deltaY = 37, maxDist = 2.
PHY-3001 : Final: Len = 189757, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23445, tnet num: 5888, tinst num: 2886, tnode num: 28158, tedge num: 40500.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.328940s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.9%)

RUN-1004 : used memory is 303 MB, reserved memory is 284 MB, peak memory is 311 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 277/5890.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 234792, over cnt = 675(1%), over = 1167, worst = 7
PHY-1002 : len = 239736, over cnt = 379(1%), over = 563, worst = 5
PHY-1002 : len = 243136, over cnt = 187(0%), over = 280, worst = 5
PHY-1002 : len = 245992, over cnt = 38(0%), over = 53, worst = 4
PHY-1002 : len = 246632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.716413s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (150.5%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 30.97, top10 = 27.32, top15 = 25.15.
PHY-1001 : End incremental global routing;  0.850737s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (141.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.152428s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.116009s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (131.6%)

OPT-1001 : Current memory(MB): used = 312, reserve = 293, peak = 312.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4948/5890.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 246632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028902s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.1%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 30.97, top10 = 27.32, top15 = 25.15.
OPT-1001 : End congestion update;  0.130995s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.106995s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.2%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.238115s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (105.0%)

OPT-1001 : Current memory(MB): used = 314, reserve = 295, peak = 314.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.107941s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4948/5890.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 246632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028573s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.4%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 30.97, top10 = 27.32, top15 = 25.15.
PHY-1001 : End incremental global routing;  0.130650s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.142662s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4948/5890.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 246632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029875s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.6%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 30.97, top10 = 27.32, top15 = 25.15.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115116s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 37.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.365263s wall, 3.656250s user + 0.062500s system = 3.718750s CPU (110.5%)

RUN-1003 : finish command "place" in  15.939542s wall, 26.406250s user + 7.812500s system = 34.218750s CPU (214.7%)

RUN-1004 : used memory is 291 MB, reserved memory is 271 MB, peak memory is 315 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2888 instances
RUN-1001 : 1358 mslices, 1358 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5890 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3642 nets have 2 pins
RUN-1001 : 1455 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23445, tnet num: 5888, tinst num: 2886, tnode num: 28158, tedge num: 40500.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.248797s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.1%)

RUN-1004 : used memory is 156 MB, reserved memory is 290 MB, peak memory is 315 MB
PHY-1001 : 1358 mslices, 1358 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 232088, over cnt = 694(1%), over = 1198, worst = 7
PHY-1002 : len = 237328, over cnt = 391(1%), over = 572, worst = 5
PHY-1002 : len = 242048, over cnt = 137(0%), over = 197, worst = 5
PHY-1002 : len = 244456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.704359s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (155.3%)

PHY-1001 : Congestion index: top1 = 37.74, top5 = 30.87, top10 = 27.23, top15 = 25.04.
PHY-1001 : End global routing;  0.833114s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (148.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 327, peak = 315.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 487, reserve = 582, peak = 487.
PHY-1001 : End build detailed router design. 3.903948s wall, 3.828125s user + 0.078125s system = 3.906250s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.152629s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 520, reserve = 617, peak = 520.
PHY-1001 : End phase 1; 4.158929s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2472 net; 3.151588s wall, 3.156250s user + 0.000000s system = 3.156250s CPU (100.1%)

PHY-1022 : len = 496200, over cnt = 340(0%), over = 340, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 621, peak = 526.
PHY-1001 : End initial routed; 6.924445s wall, 10.671875s user + 0.046875s system = 10.718750s CPU (154.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4812(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.515486s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 532, reserve = 627, peak = 532.
PHY-1001 : End phase 2; 8.439998s wall, 12.187500s user + 0.046875s system = 12.234375s CPU (145.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 496200, over cnt = 340(0%), over = 340, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021048s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 494360, over cnt = 71(0%), over = 71, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.370698s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (168.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 494432, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.096798s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (129.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 494504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052694s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4812(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.513043s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 60 feed throughs used by 34 nets
PHY-1001 : End commit to database; 0.620162s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 564, reserve = 659, peak = 564.
PHY-1001 : End phase 3; 2.846257s wall, 3.062500s user + 0.078125s system = 3.140625s CPU (110.3%)

PHY-1003 : Routed, final wirelength = 494504
PHY-1001 : Current memory(MB): used = 565, reserve = 661, peak = 565.
PHY-1001 : End export database. 0.021008s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.8%)

PHY-1001 : End detail routing;  19.635976s wall, 23.500000s user + 0.203125s system = 23.703125s CPU (120.7%)

RUN-1003 : finish command "route" in  21.969713s wall, 26.187500s user + 0.250000s system = 26.437500s CPU (120.3%)

RUN-1004 : used memory is 533 MB, reserved memory is 629 MB, peak memory is 565 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4869   out of  19600   24.84%
#reg                     1988   out of  19600   10.14%
#le                      5212
  #lut only              3224   out of   5212   61.86%
  #reg only               343   out of   5212    6.58%
  #lut&reg               1645   out of   5212   31.56%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                    858
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                 186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                 41
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                 34
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                         26
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                         16
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/sel1_syn_72.f0                                        10
#8        u_image_process/wrreq                                      GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_en_s_syn_5.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                     7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5212   |3634    |1235    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |789    |543     |173     |391     |2       |0       |
|    command1                          |command                                    |47     |47      |0       |40      |0       |0       |
|    control1                          |control_interface                          |101    |70      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |69      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |69      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |20      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |121    |91      |18      |94      |1       |0       |
|      dcfifo_component                |softfifo                                   |121    |91      |18      |94      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |32      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |12     |12      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |529    |510     |9       |91      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |132    |132     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |43      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |3450   |2253    |982     |1343    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |174    |123     |45      |85      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |113     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |162    |115     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |148    |101     |45      |61      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |912    |648     |251     |252     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |166    |119     |45      |68      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |7      |6       |0       |7       |0       |0       |
|      u_three_martix                  |three_martix                               |159    |113     |45      |61      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |711    |417     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |485    |295     |190     |141     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |18      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |226    |122     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |709    |429     |235     |256     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |215    |125     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |32      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |350    |215     |92      |153     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |101     |47      |46      |0       |0       |
|      u_three_martix_2                |three_martix                               |200    |114     |45      |107     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |50     |50      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |151    |129     |10      |34      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3561  
    #2          2       642   
    #3          3       549   
    #4          4       216   
    #5        5-10      651   
    #6        11-50     117   
    #7       51-100      10   
    #8       101-500     1    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2886
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5890, pip num: 49258
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 60
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2261 valid insts, and 157260 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.529206s wall, 51.218750s user + 0.406250s system = 51.625000s CPU (1139.8%)

RUN-1004 : used memory is 567 MB, reserved memory is 629 MB, peak memory is 746 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_203343.log"
