<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Makefile and tests for simulating Verilog sources and CPU simulation using cocotb.


## Files
- **[Makefile](Makefile.md)**: Makefile for simulating Verilog sources with Questa and Cocotb in the Firedancer project.
- **[test.py](test.py.md)**: Tests for a CPU simulation using cocotb, including mathematical operations and input/output monitoring.

---
Made with ❤️ by [Driver](https://www.driver.ai/)