<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p191" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_191{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_191{left:654px;bottom:1124px;letter-spacing:0.13px;}
#t3_191{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_191{left:263px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_191{left:138px;bottom:1069px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t6_191{left:138px;bottom:1036px;letter-spacing:0.13px;}
#t7_191{left:138px;bottom:1010px;letter-spacing:0.11px;word-spacing:0.01px;}
#t8_191{left:137px;bottom:991px;letter-spacing:0.11px;word-spacing:0.02px;}
#t9_191{left:248px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.08px;}
#ta_191{left:355px;bottom:913px;}
#tb_191{left:382px;bottom:915px;letter-spacing:-0.15px;}
#tc_191{left:406px;bottom:914px;}
#td_191{left:248px;bottom:881px;letter-spacing:-0.16px;}
#te_191{left:248px;bottom:865px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tf_191{left:275px;bottom:848px;letter-spacing:-0.16px;}
#tg_191{left:275px;bottom:831px;letter-spacing:-0.16px;word-spacing:0.01px;}
#th_191{left:248px;bottom:814px;}
#ti_191{left:248px;bottom:797px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tj_191{left:275px;bottom:781px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tk_191{left:275px;bottom:764px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#tl_191{left:248px;bottom:747px;}
#tm_191{left:248px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#tn_191{left:248px;bottom:713px;letter-spacing:-0.16px;word-spacing:0.01px;}
#to_191{left:275px;bottom:697px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tp_191{left:248px;bottom:680px;letter-spacing:-0.16px;}
#tq_191{left:248px;bottom:646px;letter-spacing:-0.17px;}
#tr_191{left:165px;bottom:613px;letter-spacing:-0.15px;}
#ts_191{left:206px;bottom:613px;}
#tt_191{left:227px;bottom:613px;letter-spacing:-0.16px;}
#tu_191{left:165px;bottom:596px;letter-spacing:-0.15px;}
#tv_191{left:231px;bottom:596px;}
#tw_191{left:251px;bottom:596px;letter-spacing:-0.15px;}
#tx_191{left:165px;bottom:579px;letter-spacing:-0.16px;}
#ty_191{left:239px;bottom:577px;letter-spacing:-0.04px;}
#tz_191{left:267px;bottom:579px;}
#t10_191{left:288px;bottom:579px;}
#t11_191{left:138px;bottom:528px;letter-spacing:0.11px;}
#t12_191{left:138px;bottom:502px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t13_191{left:138px;bottom:484px;letter-spacing:0.11px;}
#t14_191{left:138px;bottom:450px;letter-spacing:0.12px;word-spacing:0.03px;}
#t15_191{left:138px;bottom:424px;letter-spacing:0.09px;word-spacing:0.01px;}
#t16_191{left:138px;bottom:406px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t17_191{left:138px;bottom:388px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t18_191{left:138px;bottom:362px;letter-spacing:0.1px;word-spacing:0.52px;}
#t19_191{left:587px;bottom:362px;letter-spacing:-0.16px;}
#t1a_191{left:661px;bottom:360px;letter-spacing:-0.04px;}
#t1b_191{left:681px;bottom:362px;letter-spacing:0.02px;word-spacing:0.58px;}
#t1c_191{left:137px;bottom:341px;letter-spacing:0.11px;word-spacing:0.93px;}
#t1d_191{left:137px;bottom:323px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1e_191{left:137px;bottom:297px;letter-spacing:0.12px;word-spacing:1.32px;}
#t1f_191{left:137px;bottom:279px;letter-spacing:0.11px;}
#t1g_191{left:137px;bottom:253px;letter-spacing:0.11px;word-spacing:-0.38px;}
#t1h_191{left:137px;bottom:235px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1i_191{left:193px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1j_191{left:193px;bottom:175px;letter-spacing:-0.15px;}
#t1k_191{left:247px;bottom:175px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1l_191{left:193px;bottom:158px;letter-spacing:-0.16px;word-spacing:0.91px;}
#t1m_191{left:193px;bottom:141px;letter-spacing:-0.15px;}
#t1n_191{left:247px;bottom:141px;letter-spacing:-0.16px;word-spacing:-0.01px;}

.s1_191{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_191{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_191{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s4_191{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_191{font-size:14px;font-family:Courier_ws;color:#000;}
.s6_191{font-size:11px;font-family:Courier_ws;color:#000;}
.s7_191{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s8_191{font-size:14px;font-family:Courier-Oblique_x2;color:#000;}
.s9_191{font-size:14px;font-family:Wingdings3_x6;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts191" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_x2;
	src: url("fonts/Courier-Oblique_x2.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_x6;
	src: url("fonts/Wingdings3_x6.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg191Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg191" style="-webkit-user-select: none;"><object width="935" height="1210" data="191/191.svg" type="image/svg+xml" id="pdf191" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_191" class="t s1_191">DVP </span><span id="t2_191" class="t s1_191">Disable Virtual Processor </span>
<span id="t3_191" class="t s2_191">191 </span><span id="t4_191" class="t s2_191">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span>
<span id="t5_191" class="t s3_191">In implementations prior to Release 6 of the architecture, this instruction resulted in a Reserved Instruction exception. </span>
<span id="t6_191" class="t s4_191">Operation: </span>
<span id="t7_191" class="t s3_191">The pseudo-code below assumes that the DVP is executed by virtual processor 0, while the target virtual processor is </span>
<span id="t8_191" class="t s3_191">numbered ‘n’, where n is each of all remaining virtual processors. </span>
<span id="t9_191" class="t s5_191">if (VPControl </span>
<span id="ta_191" class="t s6_191">DIS </span>
<span id="tb_191" class="t s5_191">= 0</span><span id="tc_191" class="t s7_191">) </span>
<span id="td_191" class="t s8_191">// Pseudo-code in italics provides recommended action wrt other VPs </span>
<span id="te_191" class="t s8_191">disable_fetch(VPn) { </span>
<span id="tf_191" class="t s8_191">if PAUSE(VPn) retires prior or at disable event </span>
<span id="tg_191" class="t s8_191">then VPn execution is not resumed if LLbit is cleared prior to EVP </span>
<span id="th_191" class="t s8_191">} </span>
<span id="ti_191" class="t s8_191">disable_interrupt(VPn) { </span>
<span id="tj_191" class="t s8_191">if WAIT(VPn) retires prior or at disable event </span>
<span id="tk_191" class="t s8_191">then interrupts are ignored by VPn until EVP </span>
<span id="tl_191" class="t s8_191">} </span>
<span id="tm_191" class="t s8_191">// DVP0 not retired until instructions for VPn completed </span>
<span id="tn_191" class="t s8_191">while (VPn outstanding instruction) </span>
<span id="to_191" class="t s8_191">DVP0 unretired </span>
<span id="tp_191" class="t s8_191">endwhile </span>
<span id="tq_191" class="t s5_191">endif </span>
<span id="tr_191" class="t s5_191">data </span><span id="ts_191" class="t s9_191"> </span><span id="tt_191" class="t s5_191">VPControl </span>
<span id="tu_191" class="t s5_191">GPR[rt] </span><span id="tv_191" class="t s9_191"> </span><span id="tw_191" class="t s5_191">data </span>
<span id="tx_191" class="t s5_191">VPControl </span>
<span id="ty_191" class="t s6_191">DIS </span>
<span id="tz_191" class="t s9_191"> </span><span id="t10_191" class="t s5_191">1 </span>
<span id="t11_191" class="t s4_191">Exceptions: </span>
<span id="t12_191" class="t s3_191">Coprocessor Unusable </span>
<span id="t13_191" class="t s3_191">Reserved Instruction (pre-Release 6 implementations) </span>
<span id="t14_191" class="t s4_191">Programming Notes: </span>
<span id="t15_191" class="t s3_191">DVP may disable execution in the target virtual processor regardless of the operating mode - kernel, supervisor, user. </span>
<span id="t16_191" class="t s3_191">Kernel software may also be in a critical region, or in a high-priority interrupt handler when the disable occurs. Since </span>
<span id="t17_191" class="t s3_191">the instruction is itself privileged, such events are considered acceptable. </span>
<span id="t18_191" class="t s3_191">Before executing an EVP in a DVP/EVP pair, software should first read </span><span id="t19_191" class="t s5_191">VPControl </span>
<span id="t1a_191" class="t s6_191">DIS </span>
<span id="t1b_191" class="t s3_191">, returned by DVP, to deter- </span>
<span id="t1c_191" class="t s3_191">mine whether the virtual processors are already disabled. If so, the DVP/EVP sequence should be abandoned. This </span>
<span id="t1d_191" class="t s3_191">step allows software to safely nest DVP/EVP pairs. </span>
<span id="t1e_191" class="t s3_191">Privileged software may use DVP/EVP to disable virtual processors on a core, such as for the purpose of doing a </span>
<span id="t1f_191" class="t s3_191">cache flush without interference from other processes in a system with multiple virtual processors or physical cores. </span>
<span id="t1g_191" class="t s3_191">DVP (and EVP) may be used in other cases such as for power-savings or changing state that is applicable to all virtual </span>
<span id="t1h_191" class="t s3_191">processors in a core, such as virtual processor scheduling priority, as described below: </span>
<span id="t1i_191" class="t s5_191">ll t0 0(a0) </span>
<span id="t1j_191" class="t s5_191">dvp </span><span id="t1k_191" class="t s5_191">// disable all other virtual processors </span>
<span id="t1l_191" class="t s5_191">pause // wait for LLbit to clear </span>
<span id="t1m_191" class="t s5_191">evp </span><span id="t1n_191" class="t s5_191">// enable all othe virtual processors </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
