// Seed: 2190693990
module module_0;
  wire id_1;
  ;
  wire id_2;
endmodule
module module_0 #(
    parameter id_2 = 32'd91
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  module_0 modCall_1 ();
  output tri1 id_1;
  assign id_1 = id_2 - 1;
  wire [id_2 : module_1] id_3;
endmodule
module module_2 #(
    parameter id_2 = 32'd95,
    parameter id_6 = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  logic id_7;
  not primCall (id_3, id_5);
  logic [id_6  >  id_2 : -1] id_8;
endmodule
