#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 26 21:40:02 2017
# Process ID: 7141
# Current directory: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL
# Command line: vivado
# Log file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/vivado.log
# Journal file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test1 /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/test1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 6038.160 ; gain = 22.371 ; free physical = 8972 ; free virtual = 12316
set_property target_language VHDL [current_project]
add_files -norecurse -scan_for_includes {/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/shift_register.vhd}
add_files -fileset constrs_1 -norecurse /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc
update_compile_order -fileset sources_1
launch_runs synth_1
[Sun Nov 26 21:41:53 2017] Launched synth_1...
Run output will be captured here: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/test1/test1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 21:43:24 2017...
