
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.73

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[219]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   264    3.33    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counters[219]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counters[219]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: event_inc[2] (input port clocked by core_clock)
Endpoint: prev_event_inc[2]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.06    0.00    0.00    0.20 v event_inc[2] (in)
                                         event_inc[2] (net)
                  0.00    0.00    0.20 v _2577_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _2577_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0258_ (net)
                  0.06    0.00    0.39 v prev_event_inc[2]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ prev_event_inc[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[100]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   264    3.33    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counters[100]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[100]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   10.12   library recovery time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: counters[96]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[110]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counters[96]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ counters[96]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         all_counts[96] (net)
                  0.26    0.00    0.54 ^ _2938_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.27    0.81 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1454_ (net)
                  0.19    0.00    0.81 ^ _1468_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    0.99 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1135_ (net)
                  0.07    0.00    0.99 ^ _1469_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     5    0.05    0.23    0.33    1.32 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1136_ (net)
                  0.23    0.00    1.32 ^ _1470_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.10    0.22    0.21    1.54 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1137_ (net)
                  0.22    0.00    1.54 ^ _1517_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    1.77 ^ _1517_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1173_ (net)
                  0.09    0.00    1.77 ^ _1518_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    2.02 v _1518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1174_ (net)
                  0.07    0.00    2.02 v _1519_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    2.16 v _1519_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0012_ (net)
                  0.05    0.00    2.16 v counters[110]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.16   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[110]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[100]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   264    3.33    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counters[100]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[100]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   10.12   library recovery time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: counters[96]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[110]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counters[96]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ counters[96]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         all_counts[96] (net)
                  0.26    0.00    0.54 ^ _2938_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.27    0.81 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1454_ (net)
                  0.19    0.00    0.81 ^ _1468_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    0.99 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1135_ (net)
                  0.07    0.00    0.99 ^ _1469_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     5    0.05    0.23    0.33    1.32 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1136_ (net)
                  0.23    0.00    1.32 ^ _1470_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.10    0.22    0.21    1.54 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1137_ (net)
                  0.22    0.00    1.54 ^ _1517_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    1.77 ^ _1517_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1173_ (net)
                  0.09    0.00    1.77 ^ _1518_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    2.02 v _1518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1174_ (net)
                  0.07    0.00    2.02 v _1519_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    2.16 v _1519_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0012_ (net)
                  0.05    0.00    2.16 v counters[110]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.16   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[110]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-02   1.80e-04   1.49e-07   2.30e-02  81.5%
Combinational          2.54e-03   2.70e-03   2.93e-07   5.24e-03  18.5%
Clock                  0.00e+00   0.00e+00   2.11e-08   2.11e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.54e-02   2.88e-03   4.63e-07   2.83e-02 100.0%
                          89.8%      10.2%       0.0%
