

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Tue Jun 13 09:34:04 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        machsuite_fft_workspace
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  51221|  235541|  51222|  235542|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+--------------+-----------+-----------+------------+----------+
        |          |     Latency    |   Iteration  |  Initiation Interval  |    Trip    |          |
        | Loop Name|  min  |   max  |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +----------+-------+--------+--------------+-----------+-----------+------------+----------+
        |- outer   |  51220|  235540| 5122 ~ 23554 |          -|          -|          10|    no    |
        | + inner  |   5120|   23552|    10 ~ 23   |          -|          -| 512 ~ 1024 |    no    |
        +----------+-------+--------+--------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (icmp)
	2  / (!icmp)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!tmp_9)
	25  / (tmp_9)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_26 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %real_r) nounwind, !map !7

ST_1: StgValue_27 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %img) nounwind, !map !13

ST_1: StgValue_28 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([512 x double]* %real_twid) nounwind, !map !17

ST_1: StgValue_29 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([512 x double]* %img_twid) nounwind, !map !23

ST_1: StgValue_30 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fft_str) nounwind

ST_1: StgValue_31 (10)  [1/1] 1.57ns  loc: MachSuite/fft/strided/fft.c:10
:5  br label %1


 <State 2>: 1.88ns
ST_2: odd (12)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:0  %odd = phi i30 [ 512, %0 ], [ %tmp_16, %6 ]

ST_2: log (13)  [1/1] 0.00ns
:1  %log = phi i4 [ 0, %0 ], [ %log_1, %6 ]

ST_2: odd_cast (14)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:2  %odd_cast = sext i30 %odd to i32

ST_2: log_cast2_cast (15)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:3  %log_cast2_cast = zext i4 %log to i10

ST_2: exitcond (16)  [1/1] 1.88ns  loc: MachSuite/fft/strided/fft.c:10
:4  %exitcond = icmp eq i4 %log, -6

ST_2: StgValue_37 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: log_1 (18)  [1/1] 0.80ns  loc: MachSuite/fft/strided/fft.c:10
:6  %log_1 = add i4 %log, 1

ST_2: StgValue_39 (19)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:7  br i1 %exitcond, label %7, label %2

ST_2: StgValue_40 (21)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

ST_2: tmp_8 (22)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind

ST_2: tmp (23)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:2  %tmp = trunc i30 %odd to i10

ST_2: tmp_12 (24)  [1/1] 1.37ns  loc: MachSuite/fft/strided/fft.c:13
:3  %tmp_12 = xor i10 %tmp, -1

ST_2: StgValue_44 (25)  [1/1] 1.57ns  loc: MachSuite/fft/strided/fft.c:11
:4  br label %3

ST_2: StgValue_45 (87)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:33
:0  ret void


 <State 3>: 5.45ns
ST_3: odd1 (27)  [1/1] 0.00ns
:0  %odd1 = phi i32 [ %odd_cast, %2 ], [ %odd_2, %._crit_edge ]

ST_3: tmp_14 (28)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:11
:1  %tmp_14 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %odd1, i32 10, i32 31)

ST_3: icmp (29)  [1/1] 2.37ns  loc: MachSuite/fft/strided/fft.c:11
:2  %icmp = icmp slt i22 %tmp_14, 1

ST_3: StgValue_49 (30)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:11
:3  br i1 %icmp, label %4, label %6

ST_3: tmp_15 (35)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10 (grouped into LUT with out node rootindex)
:3  %tmp_15 = trunc i32 %odd1 to i10

ST_3: odd_1 (36)  [1/1] 1.37ns  loc: MachSuite/fft/strided/fft.c:12
:4  %odd_1 = or i32 %odd1, %odd_cast

ST_3: even (37)  [1/1] 1.37ns  loc: MachSuite/fft/strided/fft.c:13
:5  %even = xor i32 %odd_1, %odd_cast

ST_3: even_cast (38)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:13 (grouped into LUT with out node rootindex)
:6  %even_cast = and i10 %tmp_15, %tmp_12

ST_3: tmp_2 (39)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:15
:7  %tmp_2 = sext i32 %even to i64

ST_3: real_addr (40)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:15
:8  %real_addr = getelementptr [1024 x double]* %real_r, i64 0, i64 %tmp_2

ST_3: real_load (41)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:15
:9  %real_load = load double* %real_addr, align 8

ST_3: tmp_3 (42)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:15
:10  %tmp_3 = sext i32 %odd_1 to i64

ST_3: real_addr_1 (43)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:15
:11  %real_addr_1 = getelementptr [1024 x double]* %real_r, i64 0, i64 %tmp_3

ST_3: real_load_1 (44)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:15
:12  %real_load_1 = load double* %real_addr_1, align 8

ST_3: img_addr (49)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:19
:17  %img_addr = getelementptr [1024 x double]* %img, i64 0, i64 %tmp_2

ST_3: img_load (50)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:19
:18  %img_load = load double* %img_addr, align 8

ST_3: img_addr_1 (51)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:19
:19  %img_addr_1 = getelementptr [1024 x double]* %img, i64 0, i64 %tmp_3

ST_3: img_load_1 (52)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:19
:20  %img_load_1 = load double* %img_addr_1, align 8

ST_3: rootindex (57)  [1/1] 2.75ns  loc: MachSuite/fft/strided/fft.c:23 (out node of the LUT)
:25  %rootindex = shl i10 %even_cast, %log_cast2_cast

ST_3: empty_6 (82)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:32
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_8) nounwind

ST_3: tmp_17 (83)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:1  %tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %odd, i32 1, i32 29)

ST_3: tmp_16 (84)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:2  %tmp_16 = sext i29 %tmp_17 to i30

ST_3: StgValue_68 (85)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:10
:3  br label %1


 <State 4>: 2.71ns
ST_4: real_load (41)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:15
:9  %real_load = load double* %real_addr, align 8

ST_4: real_load_1 (44)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:15
:12  %real_load_1 = load double* %real_addr_1, align 8

ST_4: img_load (50)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:19
:18  %img_load = load double* %img_addr, align 8

ST_4: img_load_1 (52)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:19
:20  %img_load_1 = load double* %img_addr_1, align 8


 <State 5>: 8.23ns
ST_5: temp (45)  [5/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:15
:13  %temp = fadd double %real_load, %real_load_1

ST_5: tmp_5 (46)  [5/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:16
:14  %tmp_5 = fsub double %real_load, %real_load_1

ST_5: temp_1 (53)  [5/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:19
:21  %temp_1 = fadd double %img_load, %img_load_1

ST_5: tmp_7 (54)  [5/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:20
:22  %tmp_7 = fsub double %img_load, %img_load_1


 <State 6>: 8.23ns
ST_6: temp (45)  [4/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:15
:13  %temp = fadd double %real_load, %real_load_1

ST_6: tmp_5 (46)  [4/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:16
:14  %tmp_5 = fsub double %real_load, %real_load_1

ST_6: temp_1 (53)  [4/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:19
:21  %temp_1 = fadd double %img_load, %img_load_1

ST_6: tmp_7 (54)  [4/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:20
:22  %tmp_7 = fsub double %img_load, %img_load_1


 <State 7>: 8.23ns
ST_7: temp (45)  [3/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:15
:13  %temp = fadd double %real_load, %real_load_1

ST_7: tmp_5 (46)  [3/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:16
:14  %tmp_5 = fsub double %real_load, %real_load_1

ST_7: temp_1 (53)  [3/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:19
:21  %temp_1 = fadd double %img_load, %img_load_1

ST_7: tmp_7 (54)  [3/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:20
:22  %tmp_7 = fsub double %img_load, %img_load_1


 <State 8>: 8.23ns
ST_8: temp (45)  [2/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:15
:13  %temp = fadd double %real_load, %real_load_1

ST_8: tmp_5 (46)  [2/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:16
:14  %tmp_5 = fsub double %real_load, %real_load_1

ST_8: temp_1 (53)  [2/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:19
:21  %temp_1 = fadd double %img_load, %img_load_1

ST_8: tmp_7 (54)  [2/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:20
:22  %tmp_7 = fsub double %img_load, %img_load_1


 <State 9>: 8.23ns
ST_9: temp (45)  [1/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:15
:13  %temp = fadd double %real_load, %real_load_1

ST_9: tmp_5 (46)  [1/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:16
:14  %tmp_5 = fsub double %real_load, %real_load_1

ST_9: temp_1 (53)  [1/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:19
:21  %temp_1 = fadd double %img_load, %img_load_1

ST_9: tmp_7 (54)  [1/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:20
:22  %tmp_7 = fsub double %img_load, %img_load_1


 <State 10>: 2.71ns
ST_10: StgValue_93 (47)  [1/1] 2.71ns  loc: MachSuite/fft/strided/fft.c:16
:15  store double %tmp_5, double* %real_addr_1, align 8

ST_10: StgValue_94 (55)  [1/1] 2.71ns  loc: MachSuite/fft/strided/fft.c:20
:23  store double %tmp_7, double* %img_addr_1, align 8


 <State 11>: 2.71ns
ST_11: StgValue_95 (32)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:11
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

ST_11: tmp_13 (33)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:11
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind

ST_11: StgValue_97 (34)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:12
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 1024, i32 768, [1 x i8]* @p_str1) nounwind

ST_11: StgValue_98 (48)  [1/1] 2.71ns  loc: MachSuite/fft/strided/fft.c:17
:16  store double %temp, double* %real_addr, align 8

ST_11: StgValue_99 (56)  [1/1] 2.71ns  loc: MachSuite/fft/strided/fft.c:21
:24  store double %temp_1, double* %img_addr, align 8

ST_11: tmp_9 (58)  [1/1] 2.07ns  loc: MachSuite/fft/strided/fft.c:24
:26  %tmp_9 = icmp eq i10 %rootindex, 0

ST_11: StgValue_101 (59)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:24
:27  br i1 %tmp_9, label %._crit_edge, label %5


 <State 12>: 2.71ns
ST_12: tmp_s (61)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:25
:0  %tmp_s = zext i10 %rootindex to i64

ST_12: real_twid_addr (62)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:25
:1  %real_twid_addr = getelementptr [512 x double]* %real_twid, i64 0, i64 %tmp_s

ST_12: real_twid_load (63)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:2  %real_twid_load = load double* %real_twid_addr, align 8

ST_12: real_load_2 (64)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:3  %real_load_2 = load double* %real_addr_1, align 8

ST_12: img_twid_addr (66)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:25
:5  %img_twid_addr = getelementptr [512 x double]* %img_twid, i64 0, i64 %tmp_s

ST_12: img_twid_load (67)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:6  %img_twid_load = load double* %img_twid_addr, align 8

ST_12: img_load_2 (68)  [2/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:7  %img_load_2 = load double* %img_addr_1, align 8


 <State 13>: 2.71ns
ST_13: real_twid_load (63)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:2  %real_twid_load = load double* %real_twid_addr, align 8

ST_13: real_load_2 (64)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:3  %real_load_2 = load double* %real_addr_1, align 8

ST_13: img_twid_load (67)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:6  %img_twid_load = load double* %img_twid_addr, align 8

ST_13: img_load_2 (68)  [1/2] 2.71ns  loc: MachSuite/fft/strided/fft.c:25
:7  %img_load_2 = load double* %img_addr_1, align 8


 <State 14>: 7.79ns
ST_14: tmp_1 (65)  [6/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

ST_14: tmp_4 (69)  [6/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

ST_14: tmp_6 (71)  [6/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

ST_14: tmp_10 (72)  [6/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2


 <State 15>: 7.79ns
ST_15: tmp_1 (65)  [5/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

ST_15: tmp_4 (69)  [5/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

ST_15: tmp_6 (71)  [5/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

ST_15: tmp_10 (72)  [5/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2


 <State 16>: 7.79ns
ST_16: tmp_1 (65)  [4/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

ST_16: tmp_4 (69)  [4/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

ST_16: tmp_6 (71)  [4/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

ST_16: tmp_10 (72)  [4/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2


 <State 17>: 7.79ns
ST_17: tmp_1 (65)  [3/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

ST_17: tmp_4 (69)  [3/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

ST_17: tmp_6 (71)  [3/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

ST_17: tmp_10 (72)  [3/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2


 <State 18>: 7.79ns
ST_18: tmp_1 (65)  [2/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

ST_18: tmp_4 (69)  [2/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

ST_18: tmp_6 (71)  [2/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

ST_18: tmp_10 (72)  [2/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2


 <State 19>: 7.79ns
ST_19: tmp_1 (65)  [1/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

ST_19: tmp_4 (69)  [1/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:25
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

ST_19: tmp_6 (71)  [1/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

ST_19: tmp_10 (72)  [1/6] 7.79ns  loc: MachSuite/fft/strided/fft.c:27
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2


 <State 20>: 8.23ns
ST_20: temp_2 (70)  [5/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:25
:9  %temp_2 = fsub double %tmp_1, %tmp_4

ST_20: tmp_11 (73)  [5/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:27
:12  %tmp_11 = fadd double %tmp_6, %tmp_10


 <State 21>: 8.23ns
ST_21: temp_2 (70)  [4/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:25
:9  %temp_2 = fsub double %tmp_1, %tmp_4

ST_21: tmp_11 (73)  [4/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:27
:12  %tmp_11 = fadd double %tmp_6, %tmp_10


 <State 22>: 8.23ns
ST_22: temp_2 (70)  [3/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:25
:9  %temp_2 = fsub double %tmp_1, %tmp_4

ST_22: tmp_11 (73)  [3/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:27
:12  %tmp_11 = fadd double %tmp_6, %tmp_10


 <State 23>: 8.23ns
ST_23: temp_2 (70)  [2/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:25
:9  %temp_2 = fsub double %tmp_1, %tmp_4

ST_23: tmp_11 (73)  [2/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:27
:12  %tmp_11 = fadd double %tmp_6, %tmp_10


 <State 24>: 8.23ns
ST_24: temp_2 (70)  [1/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:25
:9  %temp_2 = fsub double %tmp_1, %tmp_4

ST_24: tmp_11 (73)  [1/5] 8.23ns  loc: MachSuite/fft/strided/fft.c:27
:12  %tmp_11 = fadd double %tmp_6, %tmp_10


 <State 25>: 2.71ns
ST_25: StgValue_147 (74)  [1/1] 2.71ns  loc: MachSuite/fft/strided/fft.c:27
:13  store double %tmp_11, double* %img_addr_1, align 8

ST_25: StgValue_148 (75)  [1/1] 2.71ns  loc: MachSuite/fft/strided/fft.c:29
:14  store double %temp_2, double* %real_addr_1, align 8

ST_25: StgValue_149 (76)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:30
:15  br label %._crit_edge

ST_25: empty (78)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:31
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_13) nounwind

ST_25: odd_2 (79)  [1/1] 2.44ns  loc: MachSuite/fft/strided/fft.c:11
._crit_edge:1  %odd_2 = add nsw i32 %odd_1, 1

ST_25: StgValue_152 (80)  [1/1] 0.00ns  loc: MachSuite/fft/strided/fft.c:11
._crit_edge:2  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ real_twid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_twid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_26    (specbitsmap      ) [ 00000000000000000000000000]
StgValue_27    (specbitsmap      ) [ 00000000000000000000000000]
StgValue_28    (specbitsmap      ) [ 00000000000000000000000000]
StgValue_29    (specbitsmap      ) [ 00000000000000000000000000]
StgValue_30    (spectopmodule    ) [ 00000000000000000000000000]
StgValue_31    (br               ) [ 01111111111111111111111111]
odd            (phi              ) [ 00111111111111111111111111]
log            (phi              ) [ 00100000000000000000000000]
odd_cast       (sext             ) [ 00111111111111111111111111]
log_cast2_cast (zext             ) [ 00011111111111111111111111]
exitcond       (icmp             ) [ 00111111111111111111111111]
StgValue_37    (speclooptripcount) [ 00000000000000000000000000]
log_1          (add              ) [ 01111111111111111111111111]
StgValue_39    (br               ) [ 00000000000000000000000000]
StgValue_40    (specloopname     ) [ 00000000000000000000000000]
tmp_8          (specregionbegin  ) [ 00011111111111111111111111]
tmp            (trunc            ) [ 00000000000000000000000000]
tmp_12         (xor              ) [ 00011111111111111111111111]
StgValue_44    (br               ) [ 00111111111111111111111111]
StgValue_45    (ret              ) [ 00000000000000000000000000]
odd1           (phi              ) [ 00010000000000000000000000]
tmp_14         (partselect       ) [ 00000000000000000000000000]
icmp           (icmp             ) [ 00111111111111111111111111]
StgValue_49    (br               ) [ 00000000000000000000000000]
tmp_15         (trunc            ) [ 00000000000000000000000000]
odd_1          (or               ) [ 00001111111111111111111111]
even           (xor              ) [ 00000000000000000000000000]
even_cast      (and              ) [ 00000000000000000000000000]
tmp_2          (sext             ) [ 00000000000000000000000000]
real_addr      (getelementptr    ) [ 00001111111100000000000000]
tmp_3          (sext             ) [ 00000000000000000000000000]
real_addr_1    (getelementptr    ) [ 00001111111111111111111111]
img_addr       (getelementptr    ) [ 00001111111100000000000000]
img_addr_1     (getelementptr    ) [ 00001111111111111111111111]
rootindex      (shl              ) [ 00001111111110000000000000]
empty_6        (specregionend    ) [ 00000000000000000000000000]
tmp_17         (partselect       ) [ 00000000000000000000000000]
tmp_16         (sext             ) [ 01111111111111111111111111]
StgValue_68    (br               ) [ 01111111111111111111111111]
real_load      (load             ) [ 00000111110000000000000000]
real_load_1    (load             ) [ 00000111110000000000000000]
img_load       (load             ) [ 00000111110000000000000000]
img_load_1     (load             ) [ 00000111110000000000000000]
temp           (dadd             ) [ 00000000001100000000000000]
tmp_5          (dsub             ) [ 00000000001000000000000000]
temp_1         (dadd             ) [ 00000000001100000000000000]
tmp_7          (dsub             ) [ 00000000001000000000000000]
StgValue_93    (store            ) [ 00000000000000000000000000]
StgValue_94    (store            ) [ 00000000000000000000000000]
StgValue_95    (specloopname     ) [ 00000000000000000000000000]
tmp_13         (specregionbegin  ) [ 00000000000011111111111111]
StgValue_97    (speclooptripcount) [ 00000000000000000000000000]
StgValue_98    (store            ) [ 00000000000000000000000000]
StgValue_99    (store            ) [ 00000000000000000000000000]
tmp_9          (icmp             ) [ 00111111111111111111111111]
StgValue_101   (br               ) [ 00000000000000000000000000]
tmp_s          (zext             ) [ 00000000000000000000000000]
real_twid_addr (getelementptr    ) [ 00000000000001000000000000]
img_twid_addr  (getelementptr    ) [ 00000000000001000000000000]
real_twid_load (load             ) [ 00000000000000111111000000]
real_load_2    (load             ) [ 00000000000000111111000000]
img_twid_load  (load             ) [ 00000000000000111111000000]
img_load_2     (load             ) [ 00000000000000111111000000]
tmp_1          (dmul             ) [ 00000000000000000000111110]
tmp_4          (dmul             ) [ 00000000000000000000111110]
tmp_6          (dmul             ) [ 00000000000000000000111110]
tmp_10         (dmul             ) [ 00000000000000000000111110]
temp_2         (dsub             ) [ 00111111111100000000000001]
tmp_11         (dadd             ) [ 00111111111100000000000001]
StgValue_147   (store            ) [ 00000000000000000000000000]
StgValue_148   (store            ) [ 00000000000000000000000000]
StgValue_149   (br               ) [ 00000000000000000000000000]
empty          (specregionend    ) [ 00000000000000000000000000]
odd_2          (add              ) [ 00111111111111111111111111]
StgValue_152   (br               ) [ 00111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_twid">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_twid"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_twid">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_twid"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="real_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="1"/>
<pin id="83" dir="0" index="3" bw="10" slack="0"/>
<pin id="84" dir="0" index="4" bw="64" slack="1"/>
<pin id="74" dir="1" index="2" bw="64" slack="1"/>
<pin id="85" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_load/3 real_load_1/3 StgValue_93/10 StgValue_98/11 real_load_2/12 StgValue_148/25 "/>
</bind>
</comp>

<comp id="76" class="1004" name="real_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_addr_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="img_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="1"/>
<pin id="106" dir="0" index="3" bw="10" slack="0"/>
<pin id="107" dir="0" index="4" bw="64" slack="1"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
<pin id="108" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="img_load/3 img_load_1/3 StgValue_94/10 StgValue_99/11 img_load_2/12 StgValue_147/25 "/>
</bind>
</comp>

<comp id="99" class="1004" name="img_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="real_twid_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_twid_addr/12 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_twid_load/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_twid_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_twid_addr/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="132" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_twid_load/12 "/>
</bind>
</comp>

<comp id="134" class="1005" name="odd_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="1"/>
<pin id="136" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="odd (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="odd_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="29" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="odd/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="log_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="log (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="log_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="log/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="odd1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="odd1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="odd1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="29" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="odd1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="temp/5 temp_2/20 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="0" index="1" bw="64" slack="1"/>
<pin id="173" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_5/5 tmp_11/20 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="temp_1/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="0" index="1" bw="64" slack="1"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="64" slack="1"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="64" slack="1"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="0" index="1" bw="64" slack="1"/>
<pin id="197" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="198" class="1005" name="reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="real_load real_load_2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_load img_load_2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="odd_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="29" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="odd_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="log_cast2_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="log_cast2_cast/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="log_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="29" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_12_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_14_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_15_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="odd_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="29" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="odd_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="even_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="29" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="even/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="even_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="1"/>
<pin id="277" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="even_cast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="rootindex_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="1"/>
<pin id="294" dir="1" index="2" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rootindex/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_17_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="29" slack="0"/>
<pin id="298" dir="0" index="1" bw="29" slack="1"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_16_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="29" slack="0"/>
<pin id="308" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_9_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="8"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="9"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="odd_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="22"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="odd_2/25 "/>
</bind>
</comp>

<comp id="325" class="1005" name="odd_cast_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="odd_cast "/>
</bind>
</comp>

<comp id="332" class="1005" name="log_cast2_cast_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="log_cast2_cast "/>
</bind>
</comp>

<comp id="340" class="1005" name="log_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="log_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_12_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="1"/>
<pin id="347" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="353" class="1005" name="odd_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="22"/>
<pin id="355" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="odd_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="real_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="real_addr_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_addr_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="img_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="img_addr_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="rootindex_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="8"/>
<pin id="384" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="rootindex "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_16_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="30" slack="1"/>
<pin id="390" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="393" class="1005" name="real_load_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="real_load_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="img_load_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_load_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="temp_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="2"/>
<pin id="407" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_5_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="415" class="1005" name="temp_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="2"/>
<pin id="417" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_7_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_9_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="14"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="429" class="1005" name="real_twid_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="img_twid_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="real_twid_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_load "/>
</bind>
</comp>

<comp id="445" class="1005" name="img_twid_load_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_4_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_6_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_10_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="471" class="1005" name="temp_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_11_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="481" class="1005" name="odd_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="odd_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="3"/><net_sink comp="94" pin=3"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="201"><net_src comp="71" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="209"><net_src comp="94" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="217"><net_src comp="138" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="150" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="150" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="150" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="138" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="160" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="258"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="160" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="160" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="260" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="269" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="288"><net_src comp="264" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="295"><net_src comp="274" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="134" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="214" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="335"><net_src comp="218" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="343"><net_src comp="228" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="348"><net_src comp="238" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="356"><net_src comp="264" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="361"><net_src comp="64" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="367"><net_src comp="76" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="373"><net_src comp="87" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="379"><net_src comp="99" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="385"><net_src comp="291" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="391"><net_src comp="306" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="396"><net_src comp="71" pin="5"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="402"><net_src comp="94" pin="5"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="408"><net_src comp="166" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="413"><net_src comp="170" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="418"><net_src comp="174" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="423"><net_src comp="178" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="428"><net_src comp="310" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="110" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="437"><net_src comp="122" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="442"><net_src comp="117" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="448"><net_src comp="129" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="454"><net_src comp="182" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="459"><net_src comp="186" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="464"><net_src comp="190" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="469"><net_src comp="194" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="474"><net_src comp="166" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="479"><net_src comp="170" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="484"><net_src comp="320" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_r | {10 11 25 }
	Port: img | {10 11 25 }
 - Input state : 
	Port: fft : real_r | {3 4 12 13 }
	Port: fft : img | {3 4 12 13 }
	Port: fft : real_twid | {12 13 }
	Port: fft : img_twid | {12 13 }
  - Chain level:
	State 1
	State 2
		odd_cast : 1
		log_cast2_cast : 1
		exitcond : 1
		log_1 : 1
		StgValue_39 : 2
		tmp : 1
		tmp_12 : 2
	State 3
		tmp_14 : 1
		icmp : 2
		StgValue_49 : 3
		tmp_15 : 1
		odd_1 : 1
		even : 1
		even_cast : 2
		tmp_2 : 1
		real_addr : 2
		real_load : 3
		tmp_3 : 1
		real_addr_1 : 2
		real_load_1 : 3
		img_addr : 2
		img_load : 3
		img_addr_1 : 2
		img_load_1 : 3
		rootindex : 2
		tmp_16 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		StgValue_101 : 1
	State 12
		real_twid_addr : 1
		real_twid_load : 2
		img_twid_addr : 1
		img_twid_load : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_166      |    3    |   445   |   1149  |
|   dadd   |       grp_fu_170      |    3    |   445   |   1149  |
|          |       grp_fu_174      |    3    |   445   |   1149  |
|          |       grp_fu_178      |    3    |   445   |   1149  |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_182      |    11   |   317   |   578   |
|   dmul   |       grp_fu_186      |    11   |   317   |   578   |
|          |       grp_fu_190      |    11   |   317   |   578   |
|          |       grp_fu_194      |    11   |   317   |   578   |
|----------|-----------------------|---------|---------|---------|
|    xor   |     tmp_12_fu_238     |    0    |    0    |    11   |
|          |      even_fu_269      |    0    |    0    |    44   |
|----------|-----------------------|---------|---------|---------|
|    or    |      odd_1_fu_264     |    0    |    0    |    44   |
|----------|-----------------------|---------|---------|---------|
|    add   |      log_1_fu_228     |    0    |    0    |    4    |
|          |      odd_2_fu_320     |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    shl   |    rootindex_fu_291   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond_fu_222    |    0    |    0    |    2    |
|   icmp   |      icmp_fu_254      |    0    |    0    |    8    |
|          |      tmp_9_fu_310     |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    and   |    even_cast_fu_274   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |    odd_cast_fu_214    |    0    |    0    |    0    |
|   sext   |      tmp_2_fu_279     |    0    |    0    |    0    |
|          |      tmp_3_fu_285     |    0    |    0    |    0    |
|          |     tmp_16_fu_306     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   | log_cast2_cast_fu_218 |    0    |    0    |    0    |
|          |      tmp_s_fu_315     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |       tmp_fu_234      |    0    |    0    |    0    |
|          |     tmp_15_fu_260     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_14_fu_244     |    0    |    0    |    0    |
|          |     tmp_17_fu_296     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    56   |   3048  |   7086  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  img_addr_1_reg_376  |   10   |
|   img_addr_reg_370   |   10   |
|  img_load_1_reg_399  |   64   |
| img_twid_addr_reg_434|    9   |
| img_twid_load_reg_445|   64   |
|     log_1_reg_340    |    4   |
|log_cast2_cast_reg_332|   10   |
|      log_reg_146     |    4   |
|     odd1_reg_157     |   32   |
|     odd_1_reg_353    |   32   |
|     odd_2_reg_481    |   32   |
|   odd_cast_reg_325   |   32   |
|      odd_reg_134     |   30   |
|  real_addr_1_reg_364 |   10   |
|   real_addr_reg_358  |   10   |
|  real_load_1_reg_393 |   64   |
|real_twid_addr_reg_429|    9   |
|real_twid_load_reg_439|   64   |
|        reg_198       |   64   |
|        reg_206       |   64   |
|   rootindex_reg_382  |   10   |
|    temp_1_reg_415    |   64   |
|    temp_2_reg_471    |   64   |
|     temp_reg_405     |   64   |
|    tmp_10_reg_466    |   64   |
|    tmp_11_reg_476    |   64   |
|    tmp_12_reg_345    |   10   |
|    tmp_16_reg_388    |   30   |
|     tmp_1_reg_451    |   64   |
|     tmp_4_reg_456    |   64   |
|     tmp_5_reg_410    |   64   |
|     tmp_6_reg_461    |   64   |
|     tmp_7_reg_420    |   64   |
|     tmp_9_reg_425    |    1   |
+----------------------+--------+
|         Total        |  1309  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   3  |  10  |   30   ||    10   |
|  grp_access_fu_71 |  p3  |   3  |  10  |   30   ||    10   |
|  grp_access_fu_71 |  p4  |   2  |  64  |   128  ||    64   |
|  grp_access_fu_94 |  p0  |   3  |  10  |   30   ||    10   |
|  grp_access_fu_94 |  p3  |   3  |  10  |   30   ||    10   |
|  grp_access_fu_94 |  p4  |   2  |  64  |   128  ||    64   |
| grp_access_fu_117 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   9  |   18   ||    9    |
|    odd_reg_134    |  p0  |   2  |  30  |   60   ||    30   |
|     grp_fu_166    |  p0  |   2  |  64  |   128  ||    64   |
|     grp_fu_166    |  p1  |   2  |  64  |   128  ||    64   |
|     grp_fu_170    |  p0  |   2  |  64  |   128  ||    64   |
|     grp_fu_170    |  p1  |   2  |  64  |   128  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   984  ||  20.423 ||   472   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   56   |    -   |  3048  |  7086  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   472  |
|  Register |    -   |    -   |  1309  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   56   |   20   |  4357  |  7558  |
+-----------+--------+--------+--------+--------+
