# Reading pref.tcl
# do superEncriptador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/superEncriptador4k {G:/superEncriptador4k/vRegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:25 on Oct 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/superEncriptador4k" G:/superEncriptador4k/vRegisterFile.sv 
# -- Compiling module vRegisterFile
# -- Compiling module vREgTB
# 
# Top level modules:
# 	vREgTB
# End time: 11:42:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.vRegisterFile
# vsim work.vRegisterFile 
# Start time: 11:42:55 on Oct 15,2021
# Loading sv_std.std
# Loading work.vRegisterFile
vsim work.vREgTB
# End time: 11:43:02 on Oct 15,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.vREgTB 
# Start time: 11:43:02 on Oct 15,2021
# Loading sv_std.std
# Loading work.vREgTB
# Loading work.vRegisterFile
add wave -position end  sim:/vREgTB/period
add wave -position end  sim:/vREgTB/clk
add wave -position end  sim:/vREgTB/wEnable
add wave -position end  sim:/vREgTB/voper1
add wave -position end  sim:/vREgTB/voper2
add wave -position end  sim:/vREgTB/vresult
add wave -position end  sim:/vREgTB/dataIn
add wave -position end  sim:/vREgTB/oper1
add wave -position end  sim:/vREgTB/oper2
run 100
add wave -position end  sim:/vREgTB/VRegisterFile/matrix
run 100
run 100
run 100
run 100
run 100
run 100
# End time: 11:45:19 on Oct 15,2021, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
