

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 14:01:38 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          131
LUT:            316
FF:             236
DSP:             28
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.538
CP achieved post-implementation:    8.701
Timing met
