 1
Abstract 
In this work, the charge-trapping 
distributions of polysilicon-oxide-nitride 
-oxide -silicon (SONOS) structure are studied. 
The trapping energy level of SiNx films with 
different composition ratio deposited by 
low-pressure chemical vapor deposition 
(LPCVD) were first characterized by 
photoluminescence (PL) measurement. 
Moreover, using FN/CHE program and charge 
pumping techniques, the vertical location and 
the lateral distribution of programmed charges 
are investigated in the nitride films with 
different composition ratio. The study offers 
strong evidence that the density of 
charge-trapping levels in the Si-rich nitride is 
higher than the standard nitride. A simple 
qualitative model and calculation explains that 
the trapping level distributions in the SiNx 
films are shallower by increasing relative 
Si-content. Furthermore, we have observed 
the nitride trap vertical location was changed 
by adjusted Si/N composition ratio. And the 
lateral distribution of hot electron 
programmed charges in the modified nitride is 
broader than that in the standard nitride 
because it offered more charge-trapping sites 
and shallower charge-trapping levels. In 
summary, the study can help researchers to 
understand the nitride charge-trapping 
mechanism and the analysis of 
optical/electrical characteristics. 
Keywords: SONOS, photoluminescence, 
nitride, trap level, charge pumping. 
中文摘要 
以 SONOS 結構呈現之氮化矽儲存式快
閃記憶體元件最近受到極大的重視，因為具
有較低的操作電壓、簡單的製程步驟、高密
度、無汲極引發導通效應以及多位元操作等
優點，SONOS 的電荷是分離式的儲存在氮
化矽薄膜中而不同於浮動閘極元件將電荷
均勻的儲存在浮動閘極之中，故氮化矽中電
荷捕陷分佈機制對於瞭解快閃記憶體元件
存取效率而言非常重要。 
在本篇研究中，氮化矽薄膜是以低壓化
學氣相沉積方法沉積在矽基底材料上，並以
光致螢光方式完成電荷捕陷能階分佈特性
之量測。另外更進一步的利用 F-N/CHE 寫
入方式與電荷汞取 (charge pumping)的技
術，觀察在不同組成比例的氮化矽薄膜內寫
入電荷儲存的垂直位置與橫向分佈。研究結
果提供了明確的證明：在矽含量較多的氮化
矽層之電荷捕陷層密度，高於標準比例之氮
化矽層；並提出一個簡單且定量的模型及計
算，以解釋當氮化矽層中相對矽比率的含量
增加時，其捕陷能階的分佈位於較淺層的能
帶。另外我們發現寫入電荷儲存的垂直位置
會隨著氮/矽的組成比例不同而變化；在寫
入電荷儲存的橫向分佈方面，因為矽含量較
多的氮化矽層可提供較多的儲存位置與較
淺的能階，故其寫入電荷橫向分佈較廣於標
準比例之氮化矽層；綜整而言，本篇研究有
助於瞭解氮化矽薄膜之中電荷捕陷機制與
光/電特性分析。本計畫歷經一年的研究，
除人才培訓外，並已獲得初步成果發表。 
關鍵詞：SONOS、光致螢光、氮化矽、捕
陷能階、電荷汞取。 
1. INTRODUCTION 
The nitride storage flash memory with 
SONOS structure has received much interest 
recently due to lower operation voltage, 
simpler fabrication process, higher density, 
and multi-bit operation. However, there are 
some technical problems, such as insufficient 
sensing window, low P/E speed, poor 
 3
( )
( )NBOOXNNTO
NgT
TO
T
TO TTT
VV
T
VE εεε
ε
⋅+⋅+⋅
⋅+Δ+Δ−=  (1) 
TO
OXTt
FN Tt
V
t
aNq
t
A
Q
At
Q
A
IJ ε⋅Δ
Δ=Δ
⋅Δ⋅=Δ
Δ
=⋅Δ
Δ== 1  (2) 
Case 2 : Charge at SiN / BO 
( )
( ) ( )NTOOXNNBOOXNNTO
BONTOXNgNTOgN
TO TTTTT
TVTVTV
E εεεεε
εεεε
⋅+⋅+⋅⋅⋅+⋅
⋅⋅Δ−⋅⋅+⋅⋅⋅=   (3) 
OXNNTO
NOXTt
FN TTt
V
t
bNq
t
A
Q
At
Q
A
IJ εε
εε
⋅+⋅
⋅⋅Δ
Δ=Δ
⋅Δ⋅=Δ
Δ
=⋅Δ
Δ== 1   (4) 
Case 3 : Charge at the center of nitride 
( )
( ) ( )NTOOXNNBOOXNNTO
NBOTNTOXNgNTOgN
TO TTTTT
TVTVTVTV
E εεεεε
εεεεε
⋅+⋅+⋅⋅⋅+⋅⋅
⋅⋅Δ⋅−⋅⋅Δ−⋅⋅+⋅⋅⋅⋅=
2
22 OX   (5) 
( )OXNNTO
NOXTt
FN TTt
V
t
cNq
t
A
Q
At
Q
A
IJ εε
εε
⋅+⋅⋅
⋅⋅⋅Δ
Δ=Δ
⋅Δ⋅=Δ
Δ
=⋅Δ
Δ==
2
21   (6) 
The trap lateral location was estimated by 
the charge trapping method, using a charge 
spatial profile technique similar to that of Gu 
at al. [4]. The gate was pulsed between a fixed 
high level (Vgh) to a variable low level (Vgl), 
while the frequency of the measurement was 
2.5 MHz. The nitride trapped charge and 
spatial location can be obtained by the 
following equations: 
ch
cp
glcp
tigl
ONON L
I
VI
xVV
q
C
q
Q
max,
)(
              ),( =−=      (7) 
where QN is the nitride charge density, Lch is 
the channel lengh and Vti is the threshold 
voltage of a fresh device. x = 0 is at the source 
or the drain edge. 
3. RESULTS AND DISCUSSION 
The charge trapping levels in nitride layers 
could be characterized through PL 
measurement. Figure 2 shows the results of 
the PL measurement at 15K. Because the PL 
intensity of Si-rich nitride is higher than those 
of standard and nitrogen-rich nitride, it is 
speculated that the total amount of 
charge-trapping sits in the Si-rich nitride is 
more than the others. For the sake of 
evaluating the depth of charge-trapping levels, 
the optical bandgap of different nitride films 
were obtained by N&K 1200 thin film 
analyzer. The results indicate an Eg of 5.1eV 
for standard nitride, 3.69eV for silicon-rich 
nitride and 5.22eV for nitrogen-rich nitride 
respectively. It implies that increasing the 
Si/N content ratio in the films decreased the 
optical bandgap. The main trap level depth (Et) 
was therefore calculated by optical band gap 
minus the energy of PL main peak. The main 
Et is about 2.1eV for standard nitride, 1.29eV 
for silicon-rich nitride and 2.22eV for 
nitrogen-rich nitride respectively. The charge 
trapping levels in silicon-rich nitride sample is 
shallower than the others. Modified nitride 
shows the broadest PL signal indicating that it 
consists of both shallow and deep optically 
active centers as shown in Fig. 3. The latter 
indicates also that the average defect depth of 
the modified nitride can be adjustable in a 
controllable way. 
400 500 600 700 800
0
20
40
60
80
100
120
140
160
 
 
PL
 in
te
ns
ity
 (a
.u
.)
Wavelength (nm)
 STD 
 Si-Rich
 N-Rich
15K
 
Figure 2. The PL spectra measured from the three 
samples of Si-rich, STD and N-rich at the temperature 
15K. 
 5
0.00 0.01 0.02 0.03
1012
1013
Q
N
 / 
q 
(cm
-2
)
Distance (um)
 modified nitride
 standard nitride
 
Figure 7. Lateral profiling of the programmed charge 
distribution of the standard nitride and modified nitride. 
4. CONCLUSIONS 
In this study, the charge-trapping 
distribution of SiNx films deposited on Si 
substrate through LPCVD system has been 
characterized by PL measurement, transient 
analysis and charge pumping method. Several 
interesting results are observed including (1) 
the density of charge-trapping levels in the 
Si-rich nitride is higher than the standard 
nitride and the trapping level distributions are 
shallower by increasing relative Si-content, (2) 
there are more charges stored at the top 
modified nitride due to the deeper trapping 
sites of nitrogen-rich to agree with PL result, 
and (3) the lateral distribution of hot electron 
programmed charges in the modified nitride is 
broader than that in the standard nitride 
because it offered more charge-trapping sites 
and shallower charge-trapping levels. In 
summary, the study can help researchers to 
understand the nitride charge-trapping 
mechanism and characteristics. 
5. 計畫成果自評 
本計畫為國防大學理工學院半導體實
驗室，延續執行非揮發性記憶體元件的研
究，從中習得設計、製作及測試分析新穎結
構的實驗試片等相關知能，使得本實驗室研
究團隊得以邁入新一代非揮發性記憶體可
靠度及效能提升的研究領域。 
本研究計畫藉助國科會的經費支援，
培育了二位研究生，其中一位碩士生獲得相
關基礎訓練，另一位博士生順利通過大綱口
試正式成為博士候選人，達到為國家儲備高
科技人才的目標。此外，本計畫之研究成
果，完成國內研討會二篇[5,6]及國外研討會
二篇[7,8]發表，並已投稿至國際期刊，成果
相當豐碩，對國內學術水準提升、相關產業
發展之支援，以及研究人員之自我提升等方
面均有相當的貢獻。 
6. 誌謝 
感謝國家實驗研究院奈米元件實驗室
提供半導體製程設備，以及台灣大學物理系
陳永芳教授等相關技術支援，使本計畫得以
順利完成。 
7. 參考文獻 
(1) T. S. Chen, K. H. Wu, H. Chung, and C. H. 
Kao, “Performance improvement of 
SONOS memory by bandgap engineering 
of charge-trapping layer,” IEEE Electron 
Device Letters, Vol. 25, No. 4, pp. 
205-207, April 2004. 
(2) S. V. Deshpande, E. Gulari, S. W. Brown, 
and S. C. Rand, “Optical properties of 
silicon nltride films deposited by hot 
filament chemical vapor deposition,” J. 
Appl. Phys., Vol. 77, No. 12, pp. 
6534-6541, June 1995. 
(3) H. T. Lue, Y. H. Shih, K. Y. Hsieh, R. Liu, 
and C. Y. Lu, “A transient analysis method 
to characterize the trap vertical location in 
nitride-trapping devices,” IEEE Electron 
Device Letters, Vol. 25, No. 12, pp. 
816-818, Dec. 2004. 
(4) S. H. Gu, T. Wang, W. P. Lu, W. Ting, Y. H. 
Ku, and C. Y. Lu, “Characterization of 
programmed charge lateral distribution in 
a two-bit storage nitride flash memory cell 
by using a charge-pumping technique,” 
IEEE Transactions on Electron Devices, 
Vol. 53, No. 1, pp. 103-108, Jan. 2006. 
(5) C. Y. Chou, C. H. Kao, C. Y. Lee, T. T. Ho, 
H. Chung and J. L. Wu, “The Study of 
Tunneling Current Characteristics for 
 1
出席國際學術會議心得報告及發表之論文 
 
會議名稱：2006 年國際固態元件及材料研討會 (2006 SSDM，2006 
International Conference on Solid State Devices and 
Materials)。 
會議地點：日本橫濱 (Yokohama, Japan)。 
會議時間：2006 年 9 月 13 至 9 月 15 日。 
出席人員：高進興。 
論文發表方式：壁報發表。 
 
(1) 前言 
矽基底的易損耗特性，仍是各界不斷努
力嘗試抑制損耗，藉以提昇元件效能的目標
之一。個人過去針對矽基底特性的探討已具
有不少研究成果，而針對矽基底應用在射頻
工作下的電磁特性探討，以及掌握矽基底的
電磁損耗，並開發適合矽基的單晶片系統的
基底損耗抑制策略，在經過長時間的努力
下，終於有所突破，因此彙整研究成果投稿
此研討會。出席此次研討會，首先是希望透
過專家學者的討論，更加釐清本研究未盡周
詳之處以及分享本研究之成果；再者是吸收
新知，藉由國際學者們精彩的演講，預測下
一世代元件面臨的問題以及可行的方向，提
供個人未來研究方向的參考。 
 
(2) 參加會議經過 
此次研討會於日本橫濱的國際會議廳
召開，為瞭解目前矽基射頻元件與記憶體技
術之最新發展，以及可行之矽基板應用於高
頻訊號衍生之電磁損耗的物理機制與抑制
技術等問題的解決方案，以協助本人之研究
主題及其最新技術的發展有更深入的了
解，經過本國科會研究計畫的經費支援下，
今年九月十三日至九月十五日，本人與本院
電子所李志遠老師帶領電研所碩士班王川
豫、葉景祥二人共同前赴日本神奈川縣橫濱
市參加第 2006 年國際固態元件及材料研討
會（SSDM 2006）。我們之所以選擇參加此
次研討會，是因為目前個人的研究重點是深
入的探討矽基底的物理特性與快閃記憶體
元件的電荷捕陷機制，而在此研討會的議程
中也開闢 CMOS 元件/元件物理場次專門探
討此些素材。 
此研討會有 50 篇邀請的文章包含 2 篇
全體參加的演講（plenary talk），304 篇口頭
報告文章（oral），186 篇壁報文章（poster），
以及 29 篇新訊息文章（late news）。研討會
共區分 11 場次，場次內容包含矽製程的科
學(Si processing science)、材料特性(material 
characterization)、CMOS 元件與物理(CMOS 
devices and physics)、記憶體技術(memory 
 3
參觀的過程中確實讓我們的知識與眼界增
添不少。 
(3) 與會心得 
 CMOS 技術仍將領導未來半導體技術
的演進︰ 
在參與研討的過程中，有相當多的學者
提出對於未來可行之 CMOS 元件發展方向
的研究，當 Moore 定律預測 CMOS 元件即
將邁向只有數十個原子層的奈米電晶體
時，在此時代潮流的驅使下，全世界的學者
也極力搜尋可行的方向，研發適合 CMOS
製程的新結構技術，而使得 MOSFET 效能
及尺寸微縮符合趨勢，其中最具代表性的結
構則以 FinFET以及 Double gate的元件最符
合。而在這兩項結構中，絕大多數之學者，
則又在基底通道磊晶時，加入微量的的碳原
子，形成應變矽之通道而提昇汲極電流，藉
以獲得元件效能的提昇。因此，在未來的研
究上結合過去建構的四點彎曲的壓力裝
置，探討 RF CMOS 與記憶體元件受壓力後
的效能變化，以及矽的基底電流與電荷捕陷
變化情形將是可行的研究方向。 
 
 與世界頂尖學者切磋的機會 
個人雖在基底雜訊的抑制與新穎快閃
記憶體元件技術投入已有數年之久，同時對
於矽基底的電磁損耗的機制與抑制技術的
開發與電荷捕陷機制已有不少成果的產
出。但是在參加此次研討會，親身與頂尖學
者面對面的討論，得以驗證研究成果的正確
性，同時經由討論的過程釐清個人在物理機
制認知不足之處，誠屬難能可貴。過去我們
在矽基底之中的電磁抑制技術，深信複晶矽
對於電磁抑制的功效是不管電路耦合電流
之大小，都可獲致有效之抑制而提昇元件之
效能；然而，從本研究的結果顯示，明顯與
前述說法出入，經由與各國學者們的激烈討
論後，學者提示可以嘗試從電感耦合與電容
耦合解釋研究結果。而如此解釋方向，也的
確可完滿解釋個人研究所得數據資料之趨
勢，此研究成果因此得以順利彙整並投稿至
日本應用物理期刊(JJAP, Japanese Journal 
Applied Physics)。 
 
 讓學生開眼界的機會 
讀萬卷書，不如行萬里路。平時在校內
一再苦口婆心要求學生們加強英文。在這次
的旅程中，一下飛機就是英文真槍實彈的考
驗，如此才讓學生們發覺加強英文能力是未
來與國際接軌避無可避的事。藉著參加此次
研討會，總算使同學了解到加強英文能力不
應只是口號而已。其實說英文不難，只要肯
開口，並且在外在環境的壓力下，自然就能
學會英文。 
 
 台灣的競爭力 
此研討會發表的論文總共有 711 篇，其
中來自台灣的有 194 篇、韓國的有 94 篇、
新加坡的有 27 篇、美國的有 20 篇、大陸的
有 10 篇、法國的有 8 篇以及日本的有 336
篇。從數據之中顯見台灣的研究競爭力並不
弱於其他各國之後，讓我對自己未來競爭力
  5
發表之論文 
 
(In: 2006 International Conference on Solid State Devices and Materials, pp. 552-553, Yokohama, 
Japan, September 2006) 
 
Prominent Study on Si Substrate EM Loss and Suppressing Techniques 
 
Chih-Yuan Lee1, Joseph Der-Sheng Deng2, Ching-Hsiang Yeh1, Chuan-Yu Wang1, Chin-Hsing Kao1 
 
1Semiconductor Laboratory, Dept. of Applied Physics, Chung Cheng Institute of Technology, National Defense Univ. 
No. 190, Sanyuan 1st St., Tahsi, Taoyuan, Taiwan, 335, R.O.C. 
Phone: +886-3-390-0119 E-mail: cylee@ccit.edu.tw 
2Electric Systems Research Division, Chung-Shang Institute of Science and Technology, Lungtan, 325, Taiwan 
 
1. Introduction 
With the emergence of RFIC SoC, the spiral inductor 
has been become to be a standard passive component in 
silicon technology. Since inductors with sufficient Q values 
are indispensable in many RF circuits, it is essential to 
develop a practical way of high Q inductors by CMOS 
process. The main challenge of inductors fabricated on chip 
arises from the lossy nature of silicon substrate [1]. The 
mechanisms of electromagnetic field loss in si-substrate 
were still ambiguous on any techniques for high Q inductor. 
In this paper, the substrate conduction loss (E-field loss) 
and the eddy current loss (B-field loss) of spiral inductors 
on several substrate designs have been studied. 
 
2. Loss Mechanisms 
A lossy substrate dissipates the energy of the electric 
field penetrating through it, and the eddy currents induced 
by a magnetic field also cancel part of the total inductance.  
The conceptual of a quasi-static state electromagnetic field 
in a spiral inductor on a silicon substrate show that 
conduction current (Icond) and eddy current (Ieddy) are 
induced in the semi-conductive substrate, part of the stored 
electromagnetic energy is dissipated in the form of ohmic 
heat (Fig. 1). 
The 2-port circuit model of a spiral inductor (Fig. 2) is 
utilized to analyze the EM loss, that the inductor body 
describes as the serial elements (Ls, Rs, Cp) which interacts 
with substrate (Li, Ri, M) as a transformer [2], and the 
substrate effect describes as the shunt elements (Cox, Csub, 
Rsub). The dominant parameters that describe the E-field 
loss effect are Rsub. The smaller the Rsub, the larger the 
conduction current results due to electric field penetration 
through the silicon substrate, which in turn dissipates extra 
energy. The more eddy-current induced by B-field, which 
also in-turn energy dissipation, the smaller the Ri. The 
larger these two parameters, exhibits an increase on high 
frequency slope of frequency response of Q-factor, the 
higher the Q peak [3]. 
 
3. Results and Discussions 
The test keys (Table I, Fig. 1) are spiral inductors on 
standard Si substrate (no. 1) for reference, standard 
substrate with grounded poly-Si shield (no. 2), the 4 nH 
inductor with first substrate and the second substrate 
implanted with high energy protons (no. 3 & 4). Test keys 
on standard Si substrate, their Rsub’s are around 1 kΩ, Ri’s 
around 4~8 kΩ and Q around 4~5. The test keys with poly 
ground shield (no. 2), their Rsub’s are still around 1 kΩ, but 
Ri’s increase and spread out to around 4~30 kΩ and Q 
around 5~9 (Fig. 3 & 4). The test keys with poly shield, 
bearing same order of Rsub’s but increased Ri’s, indicate 
that electric field loss effects remain almost the same, while 
the magnetic field shielded by highly resistive grounded 
poly shield, which in turn increase the Q-factors. The Rsub’s 
and Ri’s show that the inductance depended, while the 
higher the inductance, the lower the Rsub’s and the higher 
the Ri, but lower the Qmax. The resonant frequency shifted 
toward low frequency in bigger inductance’s test-keys, 
which forced the fQmax to shift left, even though the low 
frequency slope higher, but the lower bandwidth of 
inductor does suppress the Qmax (Fig. 5 & 6). Inductors on 
different substrate designations show different degrees of 
effects of loss mechanisms on Q-factors. The test keys (no. 
3) with proton implanted on standard Si substrate, bearing 
increased Rsub’s and Ri’s, indicate that electric and 
magnetic field loss effects suppressed by proton 
implantation, which in turn increase Q-factor effectively. 
The test keys (no. 4) with both poly shield and proton 
implantation, bearing increased Rsub’s and further increased 
Ri’s, indicate that proton implantation suppresses the 
electric field loss effect. The proton implanted poly shields 
provide reinforced magnetic field loss suppression, which 
  7
 
Fig. 2  2-port equivalent circuit model embedded 
EM-effects of a spiral inductor on a silicon substrate. 1 2 4 6 8 10 20
1
2
2~3 nH (  w/o PGS  w/ PGS (1E12))
3~4 nH (  w/o PGS  w/ PGS (1E12))
 > 4 nH (  w/o PGS  w/ PGS (1E12))
>4nH
3~4nH
2~3nH
w/o PGS
R
su
b (
kΩ
)
Ri (kΩ)
w/ PGS(1E12)
 
 
Fig. 1  Sketches of layer 
structures, EM-field and 
operations of a silicon based 
spiral inductor. 
 
Table I  Test key descriptions 
Test-key Substrate Treatment Conditions 
1 Standard Si  L: 2~5 nH, 
2 Poly ground shield L: 2~5 nH, w/ PGS (tpoly = 50nm, Dose: 1E12 & 5E12 cm-2) 
3 Standard Si implanted with proton 
L: 4nH, proton implant (Energy: 
5MeV & 15MeV, Dose: 1E16 cm-2)
4 Grounded poly shield implanted with proton
L: 4nH, w/ proton (Energy & Dose 
same as test-key #3) + PGS (50nm, 
1E12 & 5E12),  
Fig. 3  The relationships on Ri and Rsub of all 
test keys in group 1 and 2. 
1 2 4 6 8 10 20
4
6
8
2~3 nH (  w/o PGS  w/ PGS (1E12))
3~4 nH (  w/o PGS  w/ PGS (1E12))
 > 4 nH (  w/o PGS  w/ PGS (1E12))
>4nH
3~4nH
2~3nH
Q
m
ax
Ri (kΩ)
w/ PGS (1E12)
w/o PGS
 
4 5 6 7 8 9 10
0
5
10
15
20
fQmax
( )  w/o PGS
( )  w/ PGS (1E12)
Fr
eq
ue
nc
y 
(G
H
z)
Qmax
fres
 
Fig. 4  The relationships on Ri and Qmax of all test keys in group 
1 and 2. 
Fig. 5  The self resonant frequency and the frequency of 
maximum Q-value of all test keys in group 1 and 2. 
4 5 6 7 8 9 10 11 12
0
2
4
6
8
-4
-2
0
2
4
  
  
In
du
ct
an
ce
 (n
H
)
Qmax
S L
 (1
/G
H
z)
(      ) w/o PGS
(      ) w/ PGS (1E12)
SL = 4.1 − 0.16xQmax
 
0.1 1 10
1
10
100
Ls = 4 nH (3.5 turns)
inner diameter: 150μm
w: 10μm, s: 4μm, t:1μm
R
su
b (
kΩ
)
Ri (kΩ)
 original
 w/ PGS
 proton
 proton + w/ PGS
No Proton
Proton Implant
 
Fig. 6  The relationship on inductance or low frequency slope 
and Qmax of all test keys in group 1 and 2. 
Fig. 7  The relationships on Ri and Rsub of all 4 test keys groups. 
∝ Ls/Rs
Ri
Rs
Cp
Rsub1
Cox1
Csub1 Rsub2
Cox2
Csub2
M
Ls
Li
M1,1μm 
M2 
1μm 
PGS, 50nm 
1μm 
1μm 
1μm 
p-Si Substrate 
B-field 
E-field 
~ ~ ⊗ ⊗ ⊗ 
TEOS 
FOX 
Conduction & Eddy current 
Proton implant 
Current wave 
