# Full Adder Project

## Overview
A **Full Adder** is a combinational logic circuit that adds three binary inputs (**A**, **B**, and **Cin**) and produces two outputs:  
- **Sum (S)** – the result of binary addition  
- **Carry (Cout)** – the carry generated when two or more inputs are high  

Boolean expressions:  
- **Sum = A ⊕ B ⊕ Cin**  
- **Cout = (A · B) + (B · Cin) + (A · Cin)**  

---

## Truth Table

| A | B | Cin | Sum | Cout |
|---|---|-----|-----|------|
| 0 | 0 | 0   | 0   | 0    |
| 0 | 0 | 1   | 1   | 0    |
| 0 | 1 | 0   | 1   | 0    |
| 0 | 1 | 1   | 0   | 1    |
| 1 | 0 | 0   | 1   | 0    |
| 1 | 0 | 1   | 0   | 1    |
| 1 | 1 | 0   | 0   | 1    |
| 1 | 1 | 1   | 1   | 1    |

---

## How it Works
The Full Adder combines two **half adders** and an **OR gate**:
1. The first half adder adds inputs **A** and **B** to produce a partial Sum and Carry.  
2. The second half adder adds the partial Sum and **Cin**.  
3. The final Carry is generated by combining the outputs of both half adders using an OR gate.  

---

## How to Test
1. Connect input values **A**, **B**, and **Cin** using switches or a logic simulator.  
2. Observe the **Sum** and **Cout** outputs.  
3. Verify that the outputs match the truth table.  

Example:  
- If **A=1**, **B=1**, **Cin=0** → **Sum=0**, **Cout=1**.  

---

## External Hardware (if using physical implementation)
- **LEDs** → to display outputs (Sum and Cout).  
- **Switches / Input pins** → for inputs A, B, and Cin.  
- **Breadboard / FPGA kit / Digital Trainer** → to build and test the circuit.  

---

## Files
- `full_adder.v` → Verilog implementation (if digital design).  
- `testbench.v` → Testbench for simulation.  
- `README.md` → Project documentation (this file).  

---

## License
This project is open-source and available under the [MIT License](LICENSE).

