# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gyro_tester_gold.ip_user_files/bd/design_2/ip/design_2_rst_ps7_0_100M_0/sim/design_2_rst_ps7_0_100M_0.vhd" \
"../../../../gyro_tester_gold.ip_user_files/bd/design_2/ip/design_2_axi_dma_0_0/sim/design_2_axi_dma_0_0.vhd" \
"../../../../gyro_tester_gold.ip_user_files/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/sim/bd_ebcc_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
