INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:58:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.477ns (37.608%)  route 4.109ns (62.392%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2137, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X14Y72         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.334     1.074    mulf1/operator/sigProdExt_c2[23]
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.119     1.193 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.163     1.356    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I3_O)        0.043     1.399 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.180     1.579    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X16Y71         LUT5 (Prop_lut5_I1_O)        0.043     1.622 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.622    mulf1/operator/RoundingAdder/S[0]
    SLICE_X16Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.860 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.860    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.910 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.910    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.960 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.960    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.010 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.007     2.017    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.067 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.117 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    mulf1/operator/RoundingAdder/ltOp_carry__3_i_6__0_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.264 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/O[3]
                         net (fo=5, routed)           0.355     2.618    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X17Y77         LUT4 (Prop_lut4_I1_O)        0.120     2.738 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0/O
                         net (fo=1, routed)           0.302     3.041    mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0_n_0
    SLICE_X18Y77         LUT5 (Prop_lut5_I4_O)        0.043     3.084 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_8__0/O
                         net (fo=34, routed)          0.305     3.388    mulf1/operator/RoundingAdder/level4_c1[9]_i_8__0_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I3_O)        0.043     3.431 r  mulf1/operator/RoundingAdder/level5_c1[3]_i_4/O
                         net (fo=3, routed)           0.514     3.945    mulf1/operator/RoundingAdder/mulf1_result[0]
    SLICE_X17Y76         LUT6 (Prop_lut6_I2_O)        0.043     3.988 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_37/O
                         net (fo=1, routed)           0.163     4.151    mulf1/operator/RoundingAdder/ltOp_carry__2_i_37_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I5_O)        0.043     4.194 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_30/O
                         net (fo=1, routed)           0.174     4.368    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X14Y77         LUT6 (Prop_lut6_I4_O)        0.043     4.411 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0/O
                         net (fo=9, routed)           0.100     4.510    mem_controller3/read_arbiter/data/excExpFracY_c0[14]
    SLICE_X14Y77         LUT2 (Prop_lut2_I1_O)        0.043     4.553 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_23/O
                         net (fo=1, routed)           0.177     4.731    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X15Y79         LUT6 (Prop_lut6_I5_O)        0.043     4.774 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.774    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.961 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.961    addf1/operator/ltOp_carry__2_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.088 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.351     5.438    load3/data_tehb/control/CO[0]
    SLICE_X16Y80         LUT6 (Prop_lut6_I0_O)        0.130     5.568 r  load3/data_tehb/control/i__carry_i_4__0/O
                         net (fo=1, routed)           0.176     5.744    addf1/operator/p_1_in[0]
    SLICE_X14Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.020 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.122 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.414     6.536    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.119     6.655 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.095     6.750    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.043     6.793 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.301     7.094    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X15Y83         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2137, unset)         0.483     4.683    addf1/operator/RightShifterComponent/clk
    SLICE_X15Y83         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X15Y83         FDRE (Setup_fdre_C_R)       -0.295     4.352    addf1/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 -2.742    




