
*** Running vivado
    with args -log Vending_Machine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vending_Machine.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Vending_Machine.tcl -notrace
Command: synth_design -top Vending_Machine -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16708 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.887 ; gain = 100.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vending_Machine' [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v:27]
INFO: [Synth 8-6157] synthesizing module 'Vending' [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:27]
	Parameter CHECK_COIN bound to: 0 - type: integer 
	Parameter VEND_DRINK bound to: 1 - type: integer 
	Parameter RETURN_COIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Payment' [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:27]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MakeChange bound to: 1 - type: integer 
	Parameter Cancel_Transaction bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Payment' (1#1) [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Vending' (2#1) [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Vending_Machine' (3#1) [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.910 ; gain = 156.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.910 ; gain = 156.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.910 ; gain = 156.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:69]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:69]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:69]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:69]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:69]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Payment'
INFO: [Synth 8-5544] ROM "SodaCost0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OutCoin0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IsDollar" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SodaCost0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OutCoin0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IsDollar" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Vending'
INFO: [Synth 8-5546] ROM "Nickel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dime" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Quarter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HalfDollar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dollar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Nickel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "payment0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "payment0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                              000
              MakeChange |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Payment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              CHECK_COIN |                              001 |                              000
              VEND_DRINK |                              010 |                              001
                  iSTATE |                              100 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Vending'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.988 ; gain = 158.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Payment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module Vending 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "a1/payment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/Nickel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/Dime" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/Quarter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/HalfDollar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/Dollar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'a1/a2/SodaCost_reg[0]' (FDRE) to 'a1/a2/SodaCost_reg[3]'
INFO: [Synth 8-3886] merging instance 'a1/a2/SodaCost_reg[1]' (FDSE) to 'a1/a2/SodaCost_reg[2]'
INFO: [Synth 8-3886] merging instance 'a1/a2/SodaCost_reg[2]' (FDSE) to 'a1/a2/SodaCost_reg[4]'
INFO: [Synth 8-3886] merging instance 'a1/a2/SodaCost_reg[3]' (FDRE) to 'a1/a2/SodaCost_reg[5]'
INFO: [Synth 8-3886] merging instance 'a1/a2/SodaCost_reg[4]' (FDSE) to 'a1/a2/SodaCost_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1/a2/SodaCost_reg[5]' (FDRE) to 'a1/a2/SodaCost_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a1/a2/SodaCost_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 561.371 ; gain = 300.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 561.371 ; gain = 300.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    12|
|4     |LUT2   |    52|
|5     |LUT3   |    21|
|6     |LUT4   |    26|
|7     |LUT5   |    44|
|8     |LUT6   |    50|
|9     |MUXF7  |     1|
|10    |FDRE   |   138|
|11    |FDSE   |     2|
|12    |IBUF   |    14|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   405|
|2     |  a1     |Vending |   362|
|3     |    a2   |Payment |   204|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 562.375 ; gain = 301.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 660.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 660.910 ; gain = 412.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 660.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/Vending_Machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Vending_Machine_utilization_synth.rpt -pb Vending_Machine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 10:40:13 2020...
