// Seed: 3129555413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  initial $display(id_7[1]);
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
