
*** Running vivado
    with args -log zynq7000_preset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq7000_preset_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 29 18:27:56 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq7000_preset_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jayakrushnan/Amd_tools/Vivado/2024.1/data/ip'.
Command: link_design -top zynq7000_preset_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_bram_ctrl_0_0/zynq7000_preset_axi_bram_ctrl_0_0.dcp' for cell 'zynq7000_preset_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_bram_ctrl_0_bram_0/zynq7000_preset_axi_bram_ctrl_0_bram_0.dcp' for cell 'zynq7000_preset_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0.dcp' for cell 'zynq7000_preset_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.dcp' for cell 'zynq7000_preset_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0.dcp' for cell 'zynq7000_preset_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_xbar_0/zynq7000_preset_xbar_0.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_0/zynq7000_preset_auto_pc_0.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_1/zynq7000_preset_auto_pc_1.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1864.809 ; gain = 0.000 ; free physical = 5622 ; free virtual = 11480
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc] for cell 'zynq7000_preset_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc] for cell 'zynq7000_preset_i/processing_system7_0/inst'
Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0_board.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0_board.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zynq7000_preset_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2242.375 ; gain = 0.000 ; free physical = 5420 ; free virtual = 11278
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2242.375 ; gain = 765.355 ; free physical = 5420 ; free virtual = 11278
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2242.375 ; gain = 0.000 ; free physical = 5418 ; free virtual = 11276

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2646.898 ; gain = 404.523 ; free physical = 5036 ; free virtual = 10895

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Phase 1 Initialization | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cb49ebd4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 160 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f4c79538

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Retarget | Checksum: 1f4c79538
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 53 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f90eaf01

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Constant propagation | Checksum: 1f90eaf01
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 120 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 243322205

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Sweep | Checksum: 243322205
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 233 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 243322205

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
BUFG optimization | Checksum: 243322205
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 243322205

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Shift Register Optimization | Checksum: 243322205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
Phase 8 Post Processing Netlist | Checksum: 2b98eb92c

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Post Processing Netlist | Checksum: 2b98eb92c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b6b2d6f9

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b6b2d6f9

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Phase 9 Finalization | Checksum: 1b6b2d6f9

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              53  |                                              0  |
|  Constant propagation         |              41  |             120  |                                              0  |
|  Sweep                        |               4  |             233  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b6b2d6f9

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2963.672 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10581

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 21a2be4bc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4623 ; free virtual = 10482
Ending Power Optimization Task | Checksum: 21a2be4bc

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3203.562 ; gain = 239.891 ; free physical = 4623 ; free virtual = 10482

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1becbbcb7

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10468
Ending Final Cleanup Task | Checksum: 1becbbcb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10468

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10468
Ending Netlist Obfuscation Task | Checksum: 1becbbcb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10468
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3203.562 ; gain = 961.188 ; free physical = 4609 ; free virtual = 10468
INFO: [Vivado 12-24828] Executing command : report_drc -file zynq7000_preset_wrapper_drc_opted.rpt -pb zynq7000_preset_wrapper_drc_opted.pb -rpx zynq7000_preset_wrapper_drc_opted.rpx
Command: report_drc -file zynq7000_preset_wrapper_drc_opted.rpt -pb zynq7000_preset_wrapper_drc_opted.pb -rpx zynq7000_preset_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4599 ; free virtual = 10457
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10457
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10457
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10457
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10457
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4597 ; free virtual = 10458
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4597 ; free virtual = 10458
INFO: [Common 17-1381] The checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10459
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1101cceed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10459
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10459

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4b19aab

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4605 ; free virtual = 10465

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11e97b447

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4604 ; free virtual = 10465

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11e97b447

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4604 ; free virtual = 10465
Phase 1 Placer Initialization | Checksum: 11e97b447

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4604 ; free virtual = 10465

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 142250ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4641 ; free virtual = 10502

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 188a8266d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4653 ; free virtual = 10514

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 188a8266d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4653 ; free virtual = 10514

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18b184cd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4705 ; free virtual = 10566

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4704 ; free virtual = 10565

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20616e753

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4704 ; free virtual = 10565
Phase 2.4 Global Placement Core | Checksum: 15030ddb5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4703 ; free virtual = 10564
Phase 2 Global Placement | Checksum: 15030ddb5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4703 ; free virtual = 10564

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 118f12fc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4701 ; free virtual = 10562

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fca462b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4700 ; free virtual = 10561

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8cbec11

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4700 ; free virtual = 10561

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f10a02d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4700 ; free virtual = 10561

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2245a5ad5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1629890b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 133e5dc61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
Phase 3 Detail Placement | Checksum: 133e5dc61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 133f6b62e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.249 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b72a55b4

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15666b4ee

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
Phase 4.1.1.1 BUFG Insertion | Checksum: 133f6b62e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.249. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f7fd9a5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
Phase 4.1 Post Commit Optimization | Checksum: f7fd9a5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f7fd9a5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f7fd9a5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
Phase 4.3 Placer Reporting | Checksum: f7fd9a5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dfa14ba9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
Ending Placer Task | Checksum: 8f5b786f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4702 ; free virtual = 10563
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file zynq7000_preset_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4663 ; free virtual = 10524
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq7000_preset_wrapper_utilization_placed.rpt -pb zynq7000_preset_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file zynq7000_preset_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4640 ; free virtual = 10501
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4638 ; free virtual = 10501
Wrote PlaceDB: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10496
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10496
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10496
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10496
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10497
Write Physdb Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10497
INFO: [Common 17-1381] The checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4635 ; free virtual = 10498
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 10.249 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4635 ; free virtual = 10499
Wrote PlaceDB: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4627 ; free virtual = 10495
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4627 ; free virtual = 10495
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4627 ; free virtual = 10495
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4627 ; free virtual = 10495
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4627 ; free virtual = 10496
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4627 ; free virtual = 10496
INFO: [Common 17-1381] The checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1581db54 ConstDB: 0 ShapeSum: 63e02a2b RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 25a1b7a8 | NumContArr: 73dd7c09 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21ed128eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4500 ; free virtual = 10366

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21ed128eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4500 ; free virtual = 10366

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21ed128eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4500 ; free virtual = 10366
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29445dd7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4468 ; free virtual = 10334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.232 | TNS=0.000  | WHS=-0.333 | THS=-40.897|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2806
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2806
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c69116eb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4468 ; free virtual = 10334

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c69116eb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4468 ; free virtual = 10334

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26d493602

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4468 ; free virtual = 10334
Phase 4 Initial Routing | Checksum: 26d493602

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4468 ; free virtual = 10334

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2e8174e49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 281703d16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335
Phase 5 Rip-up And Reroute | Checksum: 281703d16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 281703d16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 281703d16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335
Phase 6 Delay and Skew Optimization | Checksum: 281703d16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.564  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 284f531e6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335
Phase 7 Post Hold Fix | Checksum: 284f531e6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.462825 %
  Global Horizontal Routing Utilization  = 0.526369 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 284f531e6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 284f531e6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2035e5f0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2035e5f0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.564  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2035e5f0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335
Total Elapsed time in route_design: 11.91 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20bf77154

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20bf77154

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.562 ; gain = 0.000 ; free physical = 4469 ; free virtual = 10335
INFO: [Vivado 12-24828] Executing command : report_drc -file zynq7000_preset_wrapper_drc_routed.rpt -pb zynq7000_preset_wrapper_drc_routed.pb -rpx zynq7000_preset_wrapper_drc_routed.rpx
Command: report_drc -file zynq7000_preset_wrapper_drc_routed.rpt -pb zynq7000_preset_wrapper_drc_routed.pb -rpx zynq7000_preset_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file zynq7000_preset_wrapper_methodology_drc_routed.rpt -pb zynq7000_preset_wrapper_methodology_drc_routed.pb -rpx zynq7000_preset_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq7000_preset_wrapper_methodology_drc_routed.rpt -pb zynq7000_preset_wrapper_methodology_drc_routed.pb -rpx zynq7000_preset_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file zynq7000_preset_wrapper_timing_summary_routed.rpt -pb zynq7000_preset_wrapper_timing_summary_routed.pb -rpx zynq7000_preset_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file zynq7000_preset_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file zynq7000_preset_wrapper_route_status.rpt -pb zynq7000_preset_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file zynq7000_preset_wrapper_bus_skew_routed.rpt -pb zynq7000_preset_wrapper_bus_skew_routed.pb -rpx zynq7000_preset_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file zynq7000_preset_wrapper_power_routed.rpt -pb zynq7000_preset_wrapper_power_summary_routed.pb -rpx zynq7000_preset_wrapper_power_routed.rpx
Command: report_power -file zynq7000_preset_wrapper_power_routed.rpt -pb zynq7000_preset_wrapper_power_summary_routed.pb -rpx zynq7000_preset_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file zynq7000_preset_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4387 ; free virtual = 10256
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4386 ; free virtual = 10258
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4386 ; free virtual = 10258
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4386 ; free virtual = 10259
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4386 ; free virtual = 10259
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4386 ; free virtual = 10260
Write Physdb Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3280.484 ; gain = 0.000 ; free physical = 4386 ; free virtual = 10260
INFO: [Common 17-1381] The checkpoint '/home/jayakrushnan/code_base/mybase/Zync_vivado_project/Zync_vivado_project.runs/impl_1/zynq7000_preset_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force zynq7000_preset_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq7000_preset_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3515.176 ; gain = 234.691 ; free physical = 4109 ; free virtual = 9984
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 18:28:50 2024...
