// Seed: 3898166453
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = 1 == 1;
  logic id_3;
endmodule
