<html><body><samp><pre>
<!@TC:1435165358>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

<a name=compilerReport1>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435165364> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435165364> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1435165364> | Setting time resolution to ns
@N: : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N::@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435165364> | Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:323:12:323:16:@W:CD266:@XP_MSG">SimpleVGA.vhdl(323)</a><!@TM:1435165364> | ncs1 is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:324:13:324:18:@W:CD266:@XP_MSG">SimpleVGA.vhdl(324)</a><!@TM:1435165364> | sclk1 is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:CD630:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435165364> | Synthesizing work.simplevga.vga 
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:152:34:152:55:@W:CD609:@XP_MSG">LEDBoardFont.vhdl(152)</a><!@TM:1435165364> | Index value 0 to 11 could be out of prefix range 0 to 7 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:152:34:152:58:@W:CD609:@XP_MSG">LEDBoardFont.vhdl(152)</a><!@TM:1435165364> | Index value 0 to 9 could be out of prefix range 0 to 7 </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:4:7:4:10:@N:CD630:@XP_MSG">PLL.vhd(4)</a><!@TM:1435165364> | Synthesizing work.pll.behavior 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@W:CD280:@XP_MSG">PLL.vhd(14)</a><!@TM:1435165364> | Unbound component SB_PLL40_CORE mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@N:CD630:@XP_MSG">PLL.vhd(14)</a><!@TM:1435165364> | Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Input extfeedback of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 0 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 1 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 2 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 3 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 4 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 5 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 6 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Bit 7 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Input latchinputvalue of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Input sdi of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435165364> | Input sclk of instance PLL_inst is floating</font>
Post processing for work.simplevga.vga
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:133:8:133:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(133)</a><!@TM:1435165364> | Register bit Reset is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_0(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_0(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_0(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_0(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_0(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_1(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_1(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_1(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_1(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_1(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_2(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_2(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_2(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_2(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_2(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_3(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_3(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_3(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_3(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_3(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_4(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_4(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_4(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_4(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_4(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_5(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_5(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_5(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_5(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_5(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_6(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_6(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_6(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_6(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_6(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_7(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_7(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_7(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_7(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_7(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_8(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_8(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_8(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_8(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_8(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_9(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_9(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_9(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_9(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_9(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_10(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_10(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_10(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_10(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_10(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_11(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_11(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_11(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_11(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_11(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_12(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_12(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_12(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_12(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_0_12(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_0(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_0(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_1(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_1(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_2(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_2(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_4(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_4(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_5(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_5(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_6(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_6(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_7(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_7(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_8(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_8(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_9(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_9(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_10(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_10(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_11(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_11(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_0_12(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 3 to 1 of ScreenBuffer_0_12(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(31) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_0(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_0(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_1(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_1(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_2(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_2(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_3(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit ScreenBuffer_1_3(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_1_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_1_2(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_1_1(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 7 to 6 of ScreenBuffer_1_0(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL260:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bit 31 of counter(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(10) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(11) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(12) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(13) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(14) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(15) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(16) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(17) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(18) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(19) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(20) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(21) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(22) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(23) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(24) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(25) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(26) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(27) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(28) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(29) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Register bit counter(30) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bits 30 to 10 of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL260:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bit 5 of ScreenBuffer_1_2(5 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL260:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bit 5 of ScreenBuffer_1_0(5 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL260:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bit 5 of ScreenBuffer_1_1(5 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:242:8:242:10:@W:CL260:@XP_MSG">SimpleVGA.vhdl(242)</a><!@TM:1435165364> | Pruning register bit 5 of ScreenBuffer_1_3(5 downto 0)  </font>

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 43MB peak: 47MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Jun 24 19:02:43 2015

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435165364> | Running in 32-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435165364> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435165364> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 19:02:44 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 24 19:02:44 2015

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435165365> | Running in 32-bit mode 
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435165365> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435165365> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 19:02:45 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Linked File: <a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt:@XP_FILE">SimpleVGA_iCEstick_scck.rpt</a>
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1435165366> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1435165366> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)



<a name=mapperReport6>@S |Clock Summary</a>
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     8.6 MHz       116.724       derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             2.0 MHz       488.795       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:MT529:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165366> | Found inferred clock SimpleVGA|Clock12MHz which controls 160 sequential elements including voltage_2[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1435165366> | Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 19:02:46 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1435165403> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1435165403> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1435165403> | Auto Constrain mode is enabled 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:FA239:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | ROM un4_voltage[10:9] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:FA239:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | ROM un4_voltage[6:4] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:FA239:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | ROM un4_voltage[2:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:FA239:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | ROM un4_voltage[10:9] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:MO106:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | Found ROM, 'un4_voltage[10:9]', 13 words by 2 bits 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:FA239:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | ROM un4_voltage[6:4] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:MO106:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | Found ROM, 'un4_voltage[6:4]', 13 words by 3 bits 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:FA239:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | ROM un4_voltage[2:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:260:55:260:72:@N:MO106:@XP_MSG">simplevga.vhdl(260)</a><!@TM:1435165403> | Found ROM, 'un4_voltage[2:0]', 13 words by 3 bits 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:193:30:193:53:@N:MF236:@XP_MSG">simplevga.vhdl(193)</a><!@TM:1435165403> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:190:30:190:56:@N:MF236:@XP_MSG">simplevga.vhdl(190)</a><!@TM:1435165403> | Generating a type div divider 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_12[7:0],  because it is equivalent to instance ScreenBuffer_1_11[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_11[7:0],  because it is equivalent to instance ScreenBuffer_1_9[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_10[7:0],  because it is equivalent to instance ScreenBuffer_1_8[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_9[7:0],  because it is equivalent to instance ScreenBuffer_1_7[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_8[7:0],  because it is equivalent to instance ScreenBuffer_1_6[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_7[7:0],  because it is equivalent to instance ScreenBuffer_1_5[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_6[7:0],  because it is equivalent to instance ScreenBuffer_1_4[7:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@W:BN132:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_5[7:0],  because it is equivalent to instance ScreenBuffer_1_4[7:0]</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)

@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:135:47:135:67:@N:MF237:@XP_MSG">ledboardfont.vhdl(135)</a><!@TM:1435165403> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:168:13:168:21:@N:MF237:@XP_MSG">ledboardfont.vhdl(168)</a><!@TM:1435165403> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:191:30:191:58:@N:MF237:@XP_MSG">simplevga.vhdl(191)</a><!@TM:1435165403> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:134:47:134:66:@N:MF237:@XP_MSG">ledboardfont.vhdl(134)</a><!@TM:1435165403> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:168:33:168:41:@N:MF237:@XP_MSG">ledboardfont.vhdl(168)</a><!@TM:1435165403> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:194:30:194:55:@N:MF237:@XP_MSG">simplevga.vhdl(194)</a><!@TM:1435165403> | Generating a type rem remainder 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[3] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[4] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[5] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[6] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:242:8:242:10:@N:BN362:@XP_MSG">simplevga.vhdl(242)</a><!@TM:1435165403> | Removing sequential instance ScreenBuffer_1_4[7] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 81MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 82MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 82MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 82MB peak: 82MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 98MB peak: 109MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 97MB peak: 109MB)


Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 97MB peak: 109MB)


Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 99MB peak: 130MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:24s		   -17.09ns		 673 /        86
   2		0h:00m:24s		   -17.09ns		 672 /        86
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:29s		   -15.69ns		 711 /        86
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:29s		   -14.29ns		 712 /        86
------------------------------------------------------------

@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:9:8:9:18:@N:FX1016:@XP_MSG">simplevga.vhdl(9)</a><!@TM:1435165403> | SB_GB_IO inserted on the port Clock12MHz.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:122:4:122:14:@N:FX1017:@XP_MSG">simplevga.vhdl(122)</a><!@TM:1435165403> | SB_GB inserted on the net PixelClock.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1435165403> | SB_GB inserted on the net voltage_0_0_sqmuxa_1. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 99MB peak: 130MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 99MB peak: 130MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
<a href="@|S:Clock12MHz_ibuf_gb_io@|E:counter[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock12MHz_ibuf_gb_io     SB_GB_IO               62         counter[0]     
<a href="@|S:Clock50MHz.PLL_inst@|E:beamY[2]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Clock50MHz.PLL_inst       SB_PLL40_CORE          24         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:30s; Memory used current: 96MB peak: 130MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:31s; Memory used current: 97MB peak: 130MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1435165403> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1435165403> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:31s; Memory used current: 97MB peak: 130MB)


Start final timing analysis (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:32s; Memory used current: 96MB peak: 130MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1435165403> | Found inferred clock SimpleVGA|Clock12MHz with period 50.58ns. Please declare a user-defined clock on object "p:Clock12MHz"</font> 

Found clock PLL|PLLOUTCORE_derived_clock with period 50.58ns 


<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Jun 24 19:03:22 2015
#


Top view:               SimpleVGA
Requested Frequency:    19.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1435165403> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1435165403> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -8.925

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     19.8 MHz      16.8 MHz      50.576        59.501        -8.925     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             19.8 MHz      34.3 MHz      50.576        29.130        21.446     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  50.576      33.938  |  No paths    -      |  No paths    -      |  No paths    -    
SimpleVGA|Clock12MHz          PLL|PLLOUTCORE_derived_clock  |  50.576      21.446  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  50.576      -8.925  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.925
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.785
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -8.645
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -8.505
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -8.364
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -8.224
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -8.084
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -8.058
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.944
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.804
================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

              Starting                                                             Required           
Instance      Reference                        Type        Pin     Net             Time         Slack 
              Clock                                                                                   
------------------------------------------------------------------------------------------------------
Pixel         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0         50.471       -8.925
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2         50.471       41.232
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]      50.471       41.246
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]      50.471       41.253
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1         50.471       41.253
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]     50.471       41.281
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]      50.471       42.849
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]      50.471       42.849
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]      50.471       42.849
beamY[9]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]      50.471       42.884
======================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:43969:69889:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.471

    - Propagation time:                      59.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.925

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      I2       In      -         35.907      -         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      O        Out     0.379     36.286      -         
charx[23]                                                              Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.743      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.869      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.255      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.542      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.362      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.267      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      I3       In      -         41.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      O        Out     0.316     42.226      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNITU0P65     SB_LUT4      I1       In      -         43.597      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNITU0P65     SB_LUT4      O        Out     0.400     43.997      -         
font\.un3_pixel[28]                                                    Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      I0       In      -         45.368      -         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      O        Out     0.386     45.754      -         
font\.un61_pixel                                                       Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      I0       In      -         47.124      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      O        Out     0.449     47.573      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      I2       In      -         48.944      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      O        Out     0.379     49.323      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      I3       In      -         50.694      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      O        Out     0.316     51.010      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              Net          -        -       1.371     -           2         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      I2       In      -         52.381      -         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      O        Out     0.379     52.759      -         
un113_pixel_4_0_15_.g0_0_2                                             Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      I3       In      -         54.130      -         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      O        Out     0.316     54.446      -         
N_1_0                                                                  Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      I0       In      -         55.817      -         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      O        Out     0.386     56.203      -         
un113_pixel_4_0_15_.g0_i_a3_2                                          Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      I3       In      -         57.574      -         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      O        Out     0.316     57.889      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         59.396      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 59.501 is 17.413(29.3%) logic and 42.088(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      50.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.471

    - Propagation time:                      59.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.897

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      I2       In      -         35.907      -         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      O        Out     0.379     36.286      -         
charx[23]                                                              Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.743      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.869      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.255      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.542      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.362      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.267      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      I3       In      -         41.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      O        Out     0.316     42.226      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIKML437     SB_LUT4      I2       In      -         43.597      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIKML437     SB_LUT4      O        Out     0.379     43.976      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           4         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      I1       In      -         45.347      -         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      O        Out     0.379     45.725      -         
font\.un61_pixel                                                       Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      I0       In      -         47.096      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      O        Out     0.449     47.545      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      I2       In      -         48.916      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      O        Out     0.379     49.295      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      I3       In      -         50.666      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      O        Out     0.316     50.982      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              Net          -        -       1.371     -           2         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      I2       In      -         52.353      -         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      O        Out     0.379     52.731      -         
un113_pixel_4_0_15_.g0_0_2                                             Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      I3       In      -         54.102      -         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      O        Out     0.316     54.418      -         
N_1_0                                                                  Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      I0       In      -         55.789      -         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      O        Out     0.386     56.175      -         
un113_pixel_4_0_15_.g0_i_a3_2                                          Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      I3       In      -         57.546      -         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      O        Out     0.316     57.861      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         59.368      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 59.473 is 17.385(29.2%) logic and 42.088(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      50.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.471

    - Propagation time:                      59.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.806

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      I2       In      -         35.907      -         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      O        Out     0.379     36.286      -         
charx[23]                                                              Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.743      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.869      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.255      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.542      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.362      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.267      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      I3       In      -         41.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      O        Out     0.316     42.226      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_2_c_RNI5D2AEA     SB_LUT4      I3       In      -         43.597      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_2_c_RNI5D2AEA     SB_LUT4      O        Out     0.316     43.913      -         
font\.un3_pixel[30]                                                    Net          -        -       1.371     -           2         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      I2       In      -         45.284      -         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      O        Out     0.351     45.634      -         
font\.un61_pixel                                                       Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      I0       In      -         47.005      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      O        Out     0.449     47.454      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      I2       In      -         48.825      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      O        Out     0.379     49.204      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      I3       In      -         50.575      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      O        Out     0.316     50.890      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              Net          -        -       1.371     -           2         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      I2       In      -         52.261      -         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      O        Out     0.379     52.640      -         
un113_pixel_4_0_15_.g0_0_2                                             Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      I3       In      -         54.011      -         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      O        Out     0.316     54.327      -         
N_1_0                                                                  Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      I0       In      -         55.698      -         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      O        Out     0.386     56.083      -         
un113_pixel_4_0_15_.g0_i_a3_2                                          Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      I3       In      -         57.454      -         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      O        Out     0.316     57.770      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         59.277      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 59.382 is 17.294(29.1%) logic and 42.088(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      50.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.471

    - Propagation time:                      59.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.785

    Number of logic level(s):                62
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      I2       In      -         35.767      -         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      O        Out     0.379     36.145      -         
charx[23]                                                              Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNITU0P65     SB_LUT4      I1       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNITU0P65     SB_LUT4      O        Out     0.400     43.857      -         
font\.un3_pixel[28]                                                    Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      I0       In      -         45.228      -         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      O        Out     0.386     45.613      -         
font\.un61_pixel                                                       Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      I0       In      -         46.984      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      O        Out     0.449     47.433      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      I2       In      -         48.804      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      O        Out     0.379     49.183      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      I3       In      -         50.554      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      O        Out     0.316     50.869      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              Net          -        -       1.371     -           2         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      I2       In      -         52.240      -         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      O        Out     0.379     52.619      -         
un113_pixel_4_0_15_.g0_0_2                                             Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      I3       In      -         53.990      -         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      O        Out     0.316     54.306      -         
N_1_0                                                                  Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      I0       In      -         55.677      -         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      O        Out     0.386     56.062      -         
un113_pixel_4_0_15_.g0_i_a3_2                                          Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      I3       In      -         57.433      -         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      O        Out     0.316     57.749      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         59.256      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 59.361 is 17.287(29.1%) logic and 42.074(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      50.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.471

    - Propagation time:                      59.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.785

    Number of logic level(s):                62
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_0                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIHLER8_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIH08LF_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIMELHU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI1QD7R1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNINBIHR1               Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      I2       In      -         35.767      -         
charx_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIE3GVR1               SB_LUT4      O        Out     0.379     36.145      -         
charx[23]                                                              Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNILUG5B3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNITU0P65     SB_LUT4      I1       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNITU0P65     SB_LUT4      O        Out     0.400     43.857      -         
font\.un3_pixel[28]                                                    Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      I0       In      -         45.228      -         
un113_pixel_4_0_15_.font\.un61_pixel                                   SB_LUT4      O        Out     0.386     45.613      -         
font\.un61_pixel                                                       Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      I0       In      -         46.984      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            SB_LUT4      O        Out     0.449     47.433      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_1                            Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      I2       In      -         48.804      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            SB_LUT4      O        Out     0.379     49.183      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6_3                            Net          -        -       1.371     -           3         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      I3       In      -         50.554      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              SB_LUT4      O        Out     0.316     50.869      -         
un113_pixel_4_0_15_.font\.un125_pixel_m_6                              Net          -        -       1.371     -           2         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      I2       In      -         52.240      -         
un113_pixel_4_0_15_.g0_0_2                                             SB_LUT4      O        Out     0.379     52.619      -         
un113_pixel_4_0_15_.g0_0_2                                             Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      I3       In      -         53.990      -         
un113_pixel_4_0_15_.g0_1                                               SB_LUT4      O        Out     0.316     54.306      -         
N_1_0                                                                  Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      I0       In      -         55.677      -         
un113_pixel_4_0_15_.g0                                                 SB_LUT4      O        Out     0.386     56.062      -         
un113_pixel_4_0_15_.g0_i_a3_2                                          Net          -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      I3       In      -         57.433      -         
un113_pixel_4_0_15_.g0_0                                               SB_LUT4      O        Out     0.316     57.749      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         59.256      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 59.361 is 17.287(29.1%) logic and 42.074(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: SimpleVGA|Clock12MHz</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                            Starting                                                              Arrival           
Instance                    Reference                Type        Pin     Net                      Time        Slack 
                            Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------
ScreenBuffer_0_10[0]        SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_10[0]     0.540       21.446
ScreenBuffer_0_2[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_2[0]      0.540       21.495
ScreenBuffer_0_8[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_8[0]      0.540       21.530
ScreenBuffer_1_2_e_0[0]     SimpleVGA|Clock12MHz     SB_DFFE     Q       ScreenBuffer_1_2[0]      0.540       21.544
ScreenBuffer_0_11[0]        SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_11[0]     0.540       21.663
ScreenBuffer_0_9[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_9[0]      0.540       21.670
ScreenBuffer_0_0[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_0[0]      0.540       23.217
ScreenBuffer_1_0_e_0[0]     SimpleVGA|Clock12MHz     SB_DFFE     Q       ScreenBuffer_1_0[0]      0.540       23.266
ScreenBuffer_0_3[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_3[0]      0.540       23.413
ScreenBuffer_0_1[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       ScreenBuffer_0_1[0]      0.540       23.420
====================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                 Starting                                                              Required           
Instance         Reference                Type         Pin     Net                     Time         Slack 
                 Clock                                                                                    
----------------------------------------------------------------------------------------------------------
Pixel            SimpleVGA|Clock12MHz     SB_DFF       D       Pixel_0                 50.471       21.446
voltage_1[3]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_1_9_0_i[3]      50.471       33.938
voltage_0[2]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_0_10_0_i[2]     50.471       34.057
voltage_1[2]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_1_9_0_i[2]      50.471       34.078
voltage_2[2]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_2_9_0_i[2]      50.471       34.175
voltage_0[1]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_0_10_0_i[1]     50.471       34.197
voltage_1[1]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_1_9_0_i[1]      50.471       34.218
voltage_2[1]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_2_9_0_i[1]      50.471       34.269
voltage_0[3]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_0_10_0_i[3]     50.471       35.603
voltage_2[3]     SimpleVGA|Clock12MHz     SB_DFFSR     D       voltage_2_9_0_i[3]      50.471       35.722
==========================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:184125:188973:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.471

    - Propagation time:                      29.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 21.446

    Number of logic level(s):                15
    Starting point:                          ScreenBuffer_0_10[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
ScreenBuffer_0_10[0]                  SB_DFF      Q        Out     0.540     0.540       -         
ScreenBuffer_0_10[0]                  Net         -        -       1.599     -           2         
ScreenBuffer_0_10_RNIGDGIE9[0]        SB_LUT4     I0       In      -         2.139       -         
ScreenBuffer_0_10_RNIGDGIE9[0]        SB_LUT4     O        Out     0.449     2.588       -         
ScreenBuffer_0_10_RNIGDGIE9[0]        Net         -        -       1.371     -           2         
ScreenBuffer_0_10_RNIB0Q4B12_0[0]     SB_LUT4     I0       In      -         3.959       -         
ScreenBuffer_0_10_RNIB0Q4B12_0[0]     SB_LUT4     O        Out     0.449     4.408       -         
ScreenBuffer_0_10_RNIB0Q4B12_0[0]     Net         -        -       1.371     -           1         
ScreenBuffer_1_0_e_0_RNI1J74DN[0]     SB_LUT4     I1       In      -         5.779       -         
ScreenBuffer_1_0_e_0_RNI1J74DN[0]     SB_LUT4     O        Out     0.400     6.178       -         
ScreenBuffer_1_0_e_0_RNI1J74DN[0]     Net         -        -       1.371     -           1         
ScreenBuffer_1_0_e_0_RNI3EKU1A[0]     SB_LUT4     I0       In      -         7.549       -         
ScreenBuffer_1_0_e_0_RNI3EKU1A[0]     SB_LUT4     O        Out     0.449     7.998       -         
ScreenBuffer_1_0_e_0_RNI3EKU1A[0]     Net         -        -       1.371     -           6         
ScreenBuffer_0_7_RNIS4U201[0]         SB_LUT4     I1       In      -         9.369       -         
ScreenBuffer_0_7_RNIS4U201[0]         SB_LUT4     O        Out     0.379     9.748       -         
un115_pixel_5_am_sx[1]                Net         -        -       1.371     -           1         
ScreenBuffer_0_6_RNITJ4B17[0]         SB_LUT4     I3       In      -         11.119      -         
ScreenBuffer_0_6_RNITJ4B17[0]         SB_LUT4     O        Out     0.316     11.434      -         
ScreenBuffer_0_6_RNITJ4B17[0]         Net         -        -       1.371     -           2         
beamY_RNIJIDRG11[0]                   SB_LUT4     I0       In      -         12.805      -         
beamY_RNIJIDRG11[0]                   SB_LUT4     O        Out     0.449     13.254      -         
beamY_RNIJIDRG11[0]                   Net         -        -       1.371     -           1         
beamY_RNIRG0LHO1[0]                   SB_LUT4     I1       In      -         14.625      -         
beamY_RNIRG0LHO1[0]                   SB_LUT4     O        Out     0.400     15.025      -         
beamY_RNIRG0LHO1[0]                   Net         -        -       1.371     -           2         
un113_pixel_7_1_7_.g0_2_x0            SB_LUT4     I0       In      -         16.396      -         
un113_pixel_7_1_7_.g0_2_x0            SB_LUT4     O        Out     0.449     16.845      -         
g0_2_x0                               Net         -        -       1.371     -           1         
un113_pixel_7_1_7_.g0_2_ns            SB_LUT4     I1       In      -         18.216      -         
un113_pixel_7_1_7_.g0_2_ns            SB_LUT4     O        Out     0.400     18.615      -         
N_1331_0                              Net         -        -       1.371     -           2         
un113_pixel_4_0_15_.g0_16_x0          SB_LUT4     I1       In      -         19.986      -         
un113_pixel_4_0_15_.g0_16_x0          SB_LUT4     O        Out     0.400     20.386      -         
g0_16_x0                              Net         -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_16_ns          SB_LUT4     I1       In      -         21.757      -         
un113_pixel_4_0_15_.g0_16_ns          SB_LUT4     O        Out     0.400     22.157      -         
N_4560_0                              Net         -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_10             SB_LUT4     I0       In      -         23.528      -         
un113_pixel_4_0_15_.g0_10             SB_LUT4     O        Out     0.449     23.977      -         
N_2075                                Net         -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_4              SB_LUT4     I1       In      -         25.348      -         
un113_pixel_4_0_15_.g0_4              SB_LUT4     O        Out     0.400     25.747      -         
N_1342                                Net         -        -       1.371     -           1         
un113_pixel_4_0_15_.g0_0              SB_LUT4     I1       In      -         27.118      -         
un113_pixel_4_0_15_.g0_0              SB_LUT4     O        Out     0.400     27.518      -         
Pixel_0                               Net         -        -       1.507     -           1         
Pixel                                 SB_DFF      D        In      -         29.025      -         
===================================================================================================
Total path delay (propagation time + setup) of 29.130 is 6.830(23.4%) logic and 22.300(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:32s; Memory used current: 96MB peak: 130MB)

---------------------------------------
<a name=resourceUsage21>Resource Usage Report for SimpleVGA </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        170 uses
SB_DFF          34 uses
SB_DFFE         24 uses
SB_DFFSR        27 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         741 uses

I/O ports: 10
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   SimpleVGA|Clock12MHz: 1
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 741 (57%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 741 = 741 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:32s; Memory used current: 42MB peak: 130MB)

Process took 0h:00m:36s realtime, 0h:00m:32s cputime
# Wed Jun 24 19:03:23 2015

###########################################################]

</pre></samp></body></html>
