;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 20, @92
	CMP 0, @0
	DJN -1, @-50
	JMN 0, <-25
	ADD -308, <-50
	ADD #270, <2
	ADD 20, @92
	ADD 20, @92
	SUB @127, 106
	JMN 0, <-25
	JMZ 210, 30
	SLT 300, 80
	JMN @12, #500
	SUB #121, 103
	DJN 3, #210
	JMN @12, #500
	JMN @12, #500
	ADD 210, 60
	ADD 30, 9
	SUB @127, 106
	SUB @127, 106
	JMZ <130, 8
	SUB 300, 80
	SUB 210, 40
	SUB @127, 106
	SUB #121, 802
	CMP #121, 103
	DJN -1, @-50
	JMN 0, <-25
	SLT -1, <-50
	DJN -1, @-50
	SLT -1, <-50
	ADD 270, 60
	CMP #121, 103
	SPL 0, -40
	JMN <121, 103
	MOV -7, <-20
	JMP <130, 8
	JMN @12, #501
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	CMP -207, <-130
	CMP -207, <-130
	SPL 0, <402
	DJN @270, @1
