// Seed: 136252663
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  wire id_3;
  always id_2 <= -1'b0;
  wire id_4;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3
);
  initial
    if (id_1) id_3 = -1'd0;
    else id_3 = id_1;
  uwire id_5;
  assign id_3 = id_0;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_2 = 0;
  wire id_6;
  assign id_5 = -1;
endmodule
