Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Mon Jan 11 13:03:40 2021
| Host              : skie running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file zynqmp_top_wrapper_timing_summary_routed.rpt -pb zynqmp_top_wrapper_timing_summary_routed.pb -rpx zynqmp_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zynqmp_top_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.943        0.000                      0               280198        0.004        0.000                      0               280182        5.166        0.000                       0                 99845  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk_pl_0                                                                                             {0.000 6.667}      13.333          75.002          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   1.943        0.000                      0               198365        0.004        0.000                      0               198365        5.166        0.000                       0                 99350  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.693        0.000                      0                 1055        0.029        0.000                      0                 1055       24.468        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.382        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.879        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   9.085        0.000                      0                80662        0.133        0.000                      0                80662  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.984        0.000                      0                  100        0.113        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 1.654ns (15.002%)  route 9.371ns (84.998%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 15.093 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.362ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.645    13.110    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X54Y329        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.630    15.093    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X54Y329        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][10]/C
                         clock pessimism              0.161    15.254    
                         clock uncertainty           -0.141    15.113    
    SLICE_X54Y329        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    15.053    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][10]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.654ns (15.001%)  route 9.372ns (84.999%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 15.148 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.362ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.646    13.111    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X57Y328        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.685    15.148    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X57Y328        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][31]/C
                         clock pessimism              0.166    15.314    
                         clock uncertainty           -0.141    15.173    
    SLICE_X57Y328        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    15.113    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][31]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][41]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.654ns (15.001%)  route 9.372ns (84.999%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 15.148 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.362ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.646    13.111    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X57Y328        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.685    15.148    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X57Y328        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][41]/C
                         clock pessimism              0.166    15.314    
                         clock uncertainty           -0.141    15.173    
    SLICE_X57Y328        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    15.113    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][41]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 1.600ns (14.370%)  route 9.534ns (85.630%))
  Logic Levels:           26  (LUT2=2 LUT4=3 LUT5=6 LUT6=13 MUXF7=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 15.283 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.362ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.407    11.755    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X66Y359        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065    11.820 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[0][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.312    12.132    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X68Y356        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    12.169 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][bp][predict_address][63]_i_1/O
                         net (fo=128, routed)         1.050    13.219    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][bp][predict_address][63]_i_1_n_0
    SLICE_X87Y331        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.820    15.283    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X87Y331        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][30]/C
                         clock pessimism              0.169    15.452    
                         clock uncertainty           -0.141    15.310    
    SLICE_X87Y331        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    15.249    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.932ns  (logic 1.654ns (15.130%)  route 9.278ns (84.870%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 15.090 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.362ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.552    13.017    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X54Y330        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.627    15.090    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X54Y330        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][29]/C
                         clock pessimism              0.161    15.251    
                         clock uncertainty           -0.141    15.110    
    SLICE_X54Y330        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    15.050    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][29]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.994ns  (logic 1.654ns (15.045%)  route 9.340ns (84.955%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 15.149 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.362ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.614    13.079    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X57Y326        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.686    15.149    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X57Y326        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][11]/C
                         clock pessimism              0.166    15.315    
                         clock uncertainty           -0.141    15.174    
    SLICE_X57Y326        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    15.114    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.123ns  (logic 1.600ns (14.385%)  route 9.523ns (85.615%))
  Logic Levels:           26  (LUT2=2 LUT4=3 LUT5=6 LUT6=13 MUXF7=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 15.288 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.362ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.407    11.755    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X66Y359        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065    11.820 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[0][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.312    12.132    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X68Y356        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    12.169 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][bp][predict_address][63]_i_1/O
                         net (fo=128, routed)         1.039    13.208    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][bp][predict_address][63]_i_1_n_0
    SLICE_X87Y334        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.825    15.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X87Y334        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][19]/C
                         clock pessimism              0.169    15.457    
                         clock uncertainty           -0.141    15.315    
    SLICE_X87Y334        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    15.254    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.995ns  (logic 1.654ns (15.043%)  route 9.341ns (84.957%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 15.163 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.362ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.615    13.080    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X58Y322        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.700    15.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X58Y322        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][3]/C
                         clock pessimism              0.166    15.329    
                         clock uncertainty           -0.141    15.188    
    SLICE_X58Y322        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    15.127    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][3]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 1.654ns (15.058%)  route 9.330ns (84.942%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 15.156 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.362ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.604    13.069    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X57Y322        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.693    15.156    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X57Y322        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][9]/C
                         clock pessimism              0.166    15.322    
                         clock uncertainty           -0.141    15.181    
    SLICE_X57Y322        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    15.121    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][9]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][38]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 1.654ns (15.087%)  route 9.309ns (84.913%))
  Logic Levels:           26  (LUT2=1 LUT4=3 LUT5=6 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 15.141 - 13.333 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.403ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.362ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.922     2.085    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X63Y341        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y341        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep/Q
                         net (fo=122, routed)         0.840     3.006    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep_0
    SLICE_X71Y377        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     3.076 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/i__i_9__0/O
                         net (fo=21, routed)          0.989     4.065    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][op][5]
    SLICE_X72Y333        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.163 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_17/O
                         net (fo=1, routed)           0.232     4.395    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[5]
    SLICE_X71Y332        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.444 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_8/O
                         net (fo=3, routed)           0.226     4.670    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_25
    SLICE_X70Y329        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.709 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=8, routed)           0.238     4.947    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X68Y334        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.108 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0/O
                         net (fo=2, routed)           0.240     5.348    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5__0_n_0
    SLICE_X68Y334        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.385 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.146     5.531    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X70Y333        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.568 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=6, routed)           0.238     5.806    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]
    SLICE_X72Y333        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.857 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_i_5/O
                         net (fo=76, routed)          0.300     6.157    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X72Y321        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.192 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/csr_regfile_i/i__i_7__1/O
                         net (fo=9, routed)           0.281     6.473    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y324        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.525 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=123, routed)         0.843     7.368    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X50Y356        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     7.434 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_15/O
                         net (fo=68, routed)          0.529     7.963    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X58Y361        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.001 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_11/O
                         net (fo=38, routed)          0.542     8.543    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X69Y370        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     8.642 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137/O
                         net (fo=1, routed)           0.009     8.651    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_137_n_0
    SLICE_X69Y370        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     8.714 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_111/O
                         net (fo=3, routed)           0.181     8.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54_2
    SLICE_X69Y369        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.930 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85/O
                         net (fo=1, routed)           0.133     9.063    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_85_n_0
    SLICE_X69Y368        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.114 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/operand_a_q[63]_i_54/O
                         net (fo=2, routed)           0.286     9.400    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/rs1_fwd_req335_out
    SLICE_X66Y365        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     9.450 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[63]_i_75/O
                         net (fo=3, routed)           0.104     9.554    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32_1[0]
    SLICE_X66Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.651 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66/O
                         net (fo=6, routed)           0.151     9.802    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_66_n_0
    SLICE_X67Y367        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     9.853 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26/O
                         net (fo=65, routed)          0.310    10.163    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_26_n_0
    SLICE_X68Y373        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.215 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_30/O
                         net (fo=1, routed)           0.252    10.467    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/rs1_valid
    SLICE_X71Y378        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.517 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10/O
                         net (fo=2, routed)           0.046    10.563    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_10_n_0
    SLICE_X71Y378        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    10.614 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=18, routed)          0.350    10.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mult_valid_q_reg
    SLICE_X71Y362        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.999 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_8/O
                         net (fo=2, routed)           0.299    11.298    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X72Y355        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.348 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3/O
                         net (fo=22, routed)          0.350    11.698    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[7][is_rd_fpr_flag]_i_3_n_0
    SLICE_X69Y360        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068    11.766 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q[6][is_rd_fpr_flag]_i_1/O
                         net (fo=86, routed)          0.611    12.377    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X64Y339        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088    12.465 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][63]_i_1/O
                         net (fo=64, routed)          0.583    13.048    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][0]_0[0]
    SLICE_X57Y330        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.678    15.141    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/out
    SLICE_X57Y330        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][38]/C
                         clock pessimism              0.167    15.308    
                         clock uncertainty           -0.141    15.166    
    SLICE_X57Y330        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    15.106    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][38]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  2.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[msg][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[hsize][0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.093ns (39.574%)  route 0.142ns (60.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.587ns (routing 0.362ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.403ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.587     1.717    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/out
    SLICE_X46Y182        FDCE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[msg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.775 r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[msg][0]/Q
                         net (fo=7, routed)           0.112     1.887    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[msg_n_0_][0]
    SLICE_X46Y178        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     1.922 r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r[hsize][0]_i_1/O
                         net (fo=1, routed)           0.030     1.952    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/v[hsize][0]
    SLICE_X46Y178        FDPE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[hsize][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.803     1.966    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/out
    SLICE_X46Y178        FDPE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[hsize][0]/C
                         clock pessimism             -0.078     1.888    
    SLICE_X46Y178        FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.948    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/no_cache_coherence.noc2ahbmst_1/r_reg[hsize][0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[20][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[20][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.624ns (routing 0.362ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.403ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.624     1.754    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/out
    SLICE_X31Y290        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[20][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y290        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.812 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[20][31]/Q
                         net (fo=2, routed)           0.106     1.918    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[20]_565[31]
    SLICE_X30Y291        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[20][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.838     2.001    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/out
    SLICE_X30Y291        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[20][31]/C
                         clock pessimism             -0.155     1.846    
    SLICE_X30Y291        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.908    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[20][31]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[49][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[49][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.611ns (routing 0.362ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.403ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.611     1.741    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/out
    SLICE_X47Y280        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[49][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y280        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.800 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[49][9]/Q
                         net (fo=2, routed)           0.105     1.905    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[49]_593[9]
    SLICE_X45Y279        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[49][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.825     1.988    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/out
    SLICE_X45Y279        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[49][9]/C
                         clock pessimism             -0.155     1.833    
    SLICE_X45Y279        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.895    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[49][9]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.a_data_q_reg[data][41]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_data_q_reg[data][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.061ns (32.796%)  route 0.125ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.598ns (routing 0.362ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.403ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.598     1.728    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/out
    SLICE_X39Y256        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.a_data_q_reg[data][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y256        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.789 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.a_data_q_reg[data][41]/Q
                         net (fo=2, routed)           0.125     1.914    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.a_data_q_reg[data_n_0_][41]
    SLICE_X42Y255        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_data_q_reg[data][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.834     1.997    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/out
    SLICE_X42Y255        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_data_q_reg[data][41]/C
                         clock pessimism             -0.155     1.842    
    SLICE_X42Y255        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.904    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_data_q_reg[data][41]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.059ns (29.208%)  route 0.143ns (70.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.598ns (routing 0.362ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.403ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.598     1.728    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/s_dclk_o
    SLICE_X49Y119        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.787 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.143     1.930    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/s_do_o[4]
    SLICE_X48Y120        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.790     1.953    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/s_dclk_o
    SLICE_X48Y120        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[3]/C
                         clock pessimism             -0.096     1.857    
    SLICE_X48Y120        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.919    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.060ns (34.682%)  route 0.113ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.653ns (routing 0.362ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.403ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.653     1.783    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[0]_1
    SLICE_X63Y222        FDCE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y222        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.843 r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[2]/Q
                         net (fo=1, routed)           0.113     1.956    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw[2]
    SLICE_X64Y221        FDCE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.879     2.042    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[0]_1
    SLICE_X64Y221        FDCE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[3]/C
                         clock pessimism             -0.159     1.883    
    SLICE_X64Y221        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.945    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_q_1/fifo_3/usedw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_data_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_data_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.674ns (routing 0.362ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.403ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.674     1.804    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/out
    SLICE_X24Y257        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_data_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y257        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.862 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_data_q_reg[data][26]/Q
                         net (fo=2, routed)           0.137     1.999    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_data_q_reg[data][26]
    SLICE_X23Y255        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_data_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.924     2.087    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/out
    SLICE_X23Y255        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_data_q_reg[data][26]/C
                         clock pessimism             -0.161     1.926    
    SLICE_X23Y255        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.988    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi_xbar/axi_slice_master_port[1].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_data_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_out_reg[1][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_1/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i/QUEUE_INST.queue/REGS[2].reg_reg[2][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.575ns (routing 0.362ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.403ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.575     1.705    esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/priority_mask_reg[3][2]
    SLICE_X37Y197        FDCE                                         r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_out_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y197        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.763 r  esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_out_reg[1][27]/Q
                         net (fo=5, routed)           0.116     1.879    esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_1/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i/QUEUE_INST.queue/D[27]
    SLICE_X35Y196        FDCE                                         r  esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_1/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i/QUEUE_INST.queue/REGS[2].reg_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.794     1.957    esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_1/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i/QUEUE_INST.queue/REGS[3].reg_reg[3][65]_0
    SLICE_X35Y196        FDCE                                         r  esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_1/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i/QUEUE_INST.queue/REGS[2].reg_reg[2][27]/C
                         clock pessimism             -0.151     1.806    
    SLICE_X35Y196        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.868    esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_1/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i/QUEUE_INST.queue/REGS[2].reg_reg[2][27]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.603ns (routing 0.362ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.403ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.603     1.733    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X45Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.792 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.110     1.902    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_do_o[2]
    SLICE_X47Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.825     1.988    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X47Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism             -0.159     1.829    
    SLICE_X47Y61         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.891    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[12][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[12][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.613ns (routing 0.362ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.403ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.613     1.743    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/out
    SLICE_X32Y282        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[12][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y282        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.801 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[12][26]/Q
                         net (fo=2, routed)           0.114     1.915    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_reg[12]_561[26]
    SLICE_X30Y284        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[12][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.834     1.997    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/out
    SLICE_X30Y284        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[12][26]/C
                         clock pessimism             -0.155     1.842    
    SLICE_X30Y284        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.904    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/count_value_reg[12][26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         13.333      10.333     PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         13.333      10.333     PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         13.333      10.333     PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         13.333      10.333     PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         13.333      11.764     RAMB36_X8Y64  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         13.333      11.764     RAMB36_X8Y64  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         13.333      11.764     RAMB36_X7Y63  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         13.333      11.764     RAMB36_X7Y63  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         13.333      11.764     RAMB36_X7Y61  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         13.333      11.764     RAMB36_X7Y61  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         6.667       5.166      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.666       6.124      RAMB36_X7Y61  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.666       6.124      RAMB18_X8Y46  esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram/CLKARDCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         6.667       5.166      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         6.667       5.166      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         6.667       5.167      PS8_X0Y0      zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.666       6.124      RAMB36_X8Y64  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.666       6.124      RAMB36_X8Y64  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.363ns (22.121%)  route 1.278ns (77.879%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.666ns (routing 0.704ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.666     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.597     8.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y88         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     8.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.152     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X82Y88         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.529     9.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.578ns  (logic 5.246ns (79.751%)  route 1.332ns (20.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 52.093 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.856ns (routing 0.382ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.452    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X61Y73         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033    31.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.074    31.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.092    31.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.856    52.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.093    
                         clock uncertainty           -0.235    51.858    
    SLICE_X60Y74         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.044    51.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.578ns  (logic 5.246ns (79.751%)  route 1.332ns (20.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 52.093 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.856ns (routing 0.382ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.452    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X61Y73         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033    31.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.074    31.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.092    31.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.856    52.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.093    
                         clock uncertainty           -0.235    51.858    
    SLICE_X60Y74         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    51.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.578ns  (logic 5.246ns (79.751%)  route 1.332ns (20.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 52.093 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.856ns (routing 0.382ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.452    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X61Y73         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033    31.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.074    31.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.092    31.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.856    52.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.093    
                         clock uncertainty           -0.235    51.858    
    SLICE_X60Y74         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.044    51.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.578ns  (logic 5.246ns (79.751%)  route 1.332ns (20.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 52.093 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.856ns (routing 0.382ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.452    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X61Y73         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033    31.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.074    31.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.092    31.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.856    52.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.093    
                         clock uncertainty           -0.235    51.858    
    SLICE_X60Y74         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    51.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.578ns  (logic 5.246ns (79.751%)  route 1.332ns (20.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 52.093 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.856ns (routing 0.382ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.452    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X61Y73         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033    31.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.074    31.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.092    31.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.856    52.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.093    
                         clock uncertainty           -0.235    51.858    
    SLICE_X60Y74         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.044    51.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.578ns  (logic 5.246ns (79.751%)  route 1.332ns (20.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 52.093 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.856ns (routing 0.382ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.452    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X61Y73         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033    31.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.074    31.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.092    31.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.856    52.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.093    
                         clock uncertainty           -0.235    51.858    
    SLICE_X60Y74         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    51.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.492ns  (logic 5.181ns (79.806%)  route 1.311ns (20.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 52.096 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.859ns (routing 0.382ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.386    31.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X61Y73         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.060    31.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.233    31.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.859    52.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    52.096    
                         clock uncertainty           -0.235    51.861    
    SLICE_X60Y73         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    51.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         51.817    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 20.325    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.492ns  (logic 5.181ns (79.806%)  route 1.311ns (20.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 52.096 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.859ns (routing 0.382ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.386    31.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X61Y73         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.060    31.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.233    31.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.859    52.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    52.096    
                         clock uncertainty           -0.235    51.861    
    SLICE_X60Y73         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    51.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         51.817    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 20.325    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.492ns  (logic 5.181ns (79.806%)  route 1.311ns (20.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 52.096 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.859ns (routing 0.382ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.692    30.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y89         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.021    30.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.386    31.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X61Y73         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.060    31.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.233    31.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755    51.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.859    52.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    52.096    
                         clock uncertainty           -0.235    51.861    
    SLICE_X60Y73         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.044    51.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         51.817    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 20.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.425ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    4.386ns
  Clock Net Delay (Source):      1.475ns (routing 0.642ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.704ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.475     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/Q
                         net (fo=1, routed)           0.063     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[24]
    SLICE_X84Y94         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[23]_i_1/O
                         net (fo=1, routed)           0.024     3.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[23]_i_1_n_0
    SLICE_X84Y94         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.660     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y94         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
                         clock pessimism             -4.386     3.039    
    SLICE_X84Y94         FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    4.430ns
  Clock Net Delay (Source):      1.390ns (routing 0.642ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.704ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.390     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X54Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.083     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[12]
    SLICE_X54Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.587     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X54Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -4.430     2.922    
    SLICE_X54Y58         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.285ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    4.174ns
  Clock Net Delay (Source):      0.855ns (routing 0.382ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.422ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.855     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X61Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.064     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X61Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.964     6.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X61Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.174     2.111    
    SLICE_X61Y70         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.291ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.422ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     2.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X64Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.970     6.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.186     2.105    
    SLICE_X64Y67         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.038ns (30.159%)  route 0.088ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.914ns (routing 0.382ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.422ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.914     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/Q
                         net (fo=2, routed)           0.088     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[27]
    SLICE_X81Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.018     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                         clock pessimism             -4.151     2.188    
    SLICE_X81Y86         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.282ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.174ns
  Clock Net Delay (Source):      0.849ns (routing 0.382ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.422ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.849     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X61Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.072     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/D[0]
    SLICE_X61Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.961     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X61Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism             -4.174     2.108    
    SLICE_X61Y82         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.286ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    4.174ns
  Clock Net Delay (Source):      0.860ns (routing 0.382ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.422ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.860     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.067     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X61Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.965     6.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.174     2.112    
    SLICE_X61Y66         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.293ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    4.187ns
  Clock Net Delay (Source):      0.863ns (routing 0.382ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.422ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X64Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.972     6.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -4.187     2.106    
    SLICE_X64Y67         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.293ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.188ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.422ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.056     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X64Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.972     6.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -4.188     2.105    
    SLICE_X64Y68         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.290ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    4.187ns
  Clock Net Delay (Source):      0.860ns (routing 0.382ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.422ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.860     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.056     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X61Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.969     6.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                         clock pessimism             -4.187     2.103    
    SLICE_X61Y65         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X55Y58  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.382ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.643ns  (logic 0.077ns (11.975%)  route 0.566ns (88.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y65         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.566     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y64         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 49.382    

Slack (MET) :             49.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.540ns  (logic 0.081ns (15.000%)  route 0.459ns (85.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y64         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y64         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 49.485    

Slack (MET) :             49.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X57Y64         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.384     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y64         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 49.562    

Slack (MET) :             49.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.451ns  (logic 0.078ns (17.295%)  route 0.373ns (82.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y57         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.373     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X57Y57         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 49.574    

Slack (MET) :             49.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.436ns  (logic 0.077ns (17.661%)  route 0.359ns (82.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y56         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y55         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 49.589    

Slack (MET) :             49.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.359ns  (logic 0.078ns (21.727%)  route 0.281ns (78.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y56         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.281     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y56         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                 49.666    

Slack (MET) :             49.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.302ns  (logic 0.078ns (25.828%)  route 0.224ns (74.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y56         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y55         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 49.723    

Slack (MET) :             49.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.251ns  (logic 0.079ns (31.474%)  route 0.172ns (68.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X57Y64         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.172     0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y64         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                 49.774    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.879ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.479ns  (logic 0.078ns (16.284%)  route 0.401ns (83.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y56         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.401     0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X55Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X55Y56         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 12.879    

Slack (MET) :             12.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.420ns  (logic 0.079ns (18.810%)  route 0.341ns (81.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X58Y64         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X58Y65         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 12.938    

Slack (MET) :             12.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.393ns  (logic 0.076ns (19.338%)  route 0.317ns (80.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y56         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.317     0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X53Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X53Y57         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                 12.965    

Slack (MET) :             13.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.300ns  (logic 0.077ns (25.667%)  route 0.223ns (74.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X56Y56         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.223     0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X54Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X54Y56         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 13.058    

Slack (MET) :             13.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.252ns  (logic 0.076ns (30.159%)  route 0.176ns (69.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X58Y64         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.176     0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X58Y63         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 13.106    

Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.241ns  (logic 0.079ns (32.780%)  route 0.162ns (67.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y56         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.162     0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X54Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X54Y56         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.238ns  (logic 0.078ns (32.773%)  route 0.160ns (67.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X58Y64         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.160     0.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X57Y64         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                 13.120    

Slack (MET) :             13.126ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.232ns  (logic 0.079ns (34.052%)  route 0.153ns (65.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X57Y63         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.153     0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X57Y64         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                 13.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][37]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.195ns (4.944%)  route 3.749ns (95.056%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 15.126 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.362ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       2.003     5.908    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg_rep__0_1
    SLICE_X44Y364        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.663    15.126    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/out
    SLICE_X44Y364        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][37]/C
                         clock pessimism              0.074    15.200    
                         clock uncertainty           -0.141    15.059    
    SLICE_X44Y364        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    14.993    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][37]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][46]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.195ns (4.944%)  route 3.749ns (95.056%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 15.126 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.362ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       2.003     5.908    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg_rep__0_1
    SLICE_X44Y364        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.663    15.126    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/out
    SLICE_X44Y364        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][46]/C
                         clock pessimism              0.074    15.200    
                         clock uncertainty           -0.141    15.059    
    SLICE_X44Y364        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    14.993    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][46]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][38]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.195ns (4.957%)  route 3.739ns (95.043%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 15.117 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.362ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       1.993     5.898    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_3
    SLICE_X44Y379        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.654    15.117    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/out
    SLICE_X44Y379        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][38]/C
                         clock pessimism              0.074    15.191    
                         clock uncertainty           -0.141    15.050    
    SLICE_X44Y379        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.984    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][38]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.195ns (4.957%)  route 3.739ns (95.043%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 15.117 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.362ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       1.993     5.898    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_3
    SLICE_X44Y379        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.654    15.117    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/out
    SLICE_X44Y379        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]/C
                         clock pessimism              0.074    15.191    
                         clock uncertainty           -0.141    15.050    
    SLICE_X44Y379        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    14.984    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/res_q_reg[57]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.195ns (4.964%)  route 3.733ns (95.036%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 15.111 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.362ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       1.987     5.892    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/FSM_sequential_state_q_reg[0]_0
    SLICE_X41Y360        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/res_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.648    15.111    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/out
    SLICE_X41Y360        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/res_q_reg[57]/C
                         clock pessimism              0.074    15.185    
                         clock uncertainty           -0.141    15.044    
    SLICE_X41Y360        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    14.978    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_div/res_q_reg[57]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.195ns (4.953%)  route 3.742ns (95.047%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 15.120 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.362ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       1.996     5.901    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_3
    SLICE_X44Y376        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.657    15.120    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/out
    SLICE_X44Y376        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/C
                         clock pessimism              0.074    15.194    
                         clock uncertainty           -0.141    15.053    
    SLICE_X44Y376        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.987    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.195ns (4.953%)  route 3.742ns (95.047%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 15.120 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.362ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       1.996     5.901    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_3
    SLICE_X44Y376        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.657    15.120    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/out
    SLICE_X44Y376        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]/C
                         clock pessimism              0.074    15.194    
                         clock uncertainty           -0.141    15.053    
    SLICE_X44Y376        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    14.987    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.195ns (4.953%)  route 3.742ns (95.047%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 15.120 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.362ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       1.996     5.901    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_3
    SLICE_X44Y376        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.657    15.120    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/out
    SLICE_X44Y376        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][16]/C
                         clock pessimism              0.074    15.194    
                         clock uncertainty           -0.141    15.053    
    SLICE_X44Y376        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    14.987    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][16]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.087ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/word_op_q_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.195ns (4.948%)  route 3.746ns (95.052%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 15.125 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.362ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       2.000     5.905    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/mult_result_q_reg[0]__7
    SLICE_X44Y364        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/word_op_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.662    15.125    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/out
    SLICE_X44Y364        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/word_op_q_reg/C
                         clock pessimism              0.074    15.199    
                         clock uncertainty           -0.141    15.058    
    SLICE_X44Y364        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    14.992    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/word_op_q_reg
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  9.087    

Slack (MET) :             9.087ns  (required time - arrival time)
  Source:                 esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][37]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pl_0 rise@13.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.195ns (4.948%)  route 3.746ns (95.052%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 15.125 - 13.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.403ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.362ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.801     1.964    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/out
    SLICE_X46Y237        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y237        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.043 r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/FSM_sequential_cpu_rstn_state_reg[3]/Q
                         net (fo=6, routed)           0.245     2.288    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][valid]_0[3]
    SLICE_X46Y237        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.376 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/unaligned_q_i_2/O
                         net (fo=1, routed)           1.501     3.877    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.905 f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst/O
                         net (fo=28214, routed)       2.000     5.905    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg_rep__0_1
    SLICE_X44Y364        FDCE                                         f  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     13.333    13.333 r  
    PS8_X0Y0             PS8                          0.000    13.333 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    13.438    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    13.463 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.662    15.125    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/out
    SLICE_X44Y364        FDCE                                         r  esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][37]/C
                         clock pessimism              0.074    15.199    
                         clock uncertainty           -0.141    15.058    
    SLICE_X44Y364        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    14.992    esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][37]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  9.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.r_reg[0]/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.r_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.r_reg[1]/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.r_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.r_reg[2]/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.r_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.r_reg[3]/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.r_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.r_reg[4]/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.rstoutl_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.rstoutl_reg/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            esptop_i/rst0/async.rstoutl_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.038ns (routing 0.220ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.249ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.038     1.131    zynqmpsoc_i/rst_ps8_0_75M/U0/slowest_sync_clk
    SLICE_X73Y142        FDRE                                         r  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.170 f  zynqmpsoc_i/rst_ps8_0_75M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=7, routed)           0.119     1.289    esptop_i/rst0/reset
    SLICE_X72Y143        FDCE                                         f  esptop_i/rst0/async.rstoutl_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.167     1.283    esptop_i/rst0/clk
    SLICE_X72Y143        FDCE                                         r  esptop_i/rst0/async.rstoutl_reg_lopt_replica/C
                         clock pessimism             -0.107     1.176    
    SLICE_X72Y143        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.156    esptop_i/rst0/async.rstoutl_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.286%)  route 0.136ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.031ns (routing 0.220ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.249ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.031     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.136     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.176     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.112     1.180    
    SLICE_X60Y70         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.286%)  route 0.136ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.031ns (routing 0.220ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.249ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.031     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.136     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.176     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.112     1.180    
    SLICE_X60Y70         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.042ns (routing 0.220ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.249ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.042     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.094     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynqmpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=99370, routed)       1.174     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.141     1.148    
    SLICE_X59Y70         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.379ns (21.449%)  route 1.388ns (78.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.642ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.973     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.375    52.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.383    57.244    
                         clock uncertainty           -0.035    57.209    
    SLICE_X61Y74         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    57.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.984    

Slack (MET) :             48.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.379ns (22.086%)  route 1.337ns (77.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 52.859 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.642ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.922     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.373    52.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.383    57.242    
                         clock uncertainty           -0.035    57.207    
    SLICE_X62Y73         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.141    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                 48.033    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.379ns (22.073%)  route 1.338ns (77.927%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 52.863 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.642ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.923     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.377    52.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.383    57.246    
                         clock uncertainty           -0.035    57.211    
    SLICE_X61Y72         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.145    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.379ns (22.073%)  route 1.338ns (77.927%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 52.863 - 50.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    4.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.704ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.642ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.437     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.627     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X81Y90         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     7.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.923     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.997    51.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.377    52.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.383    57.246    
                         clock uncertainty           -0.035    57.211    
    SLICE_X61Y72         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.145    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 48.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.745%)  route 0.149ns (79.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    4.124ns
  Clock Net Delay (Source):      0.874ns (routing 0.382ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.422ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.874     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.149     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X53Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.009     6.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X53Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.124     2.206    
    SLICE_X53Y60         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.745%)  route 0.149ns (79.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    4.124ns
  Clock Net Delay (Source):      0.874ns (routing 0.382ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.422ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.874     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.149     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X53Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.009     6.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X53Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.124     2.206    
    SLICE_X53Y60         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.422ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.966     6.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.180     2.107    
    SLICE_X57Y66         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.422ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.966     6.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.180     2.107    
    SLICE_X57Y66         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.422ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.966     6.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X57Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.180     2.107    
    SLICE_X57Y66         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.422ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.966     6.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X57Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.180     2.107    
    SLICE_X57Y66         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.290ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    4.147ns
  Clock Net Delay (Source):      0.857ns (routing 0.382ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.422ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.857     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.133 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X57Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.969     6.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.147     2.143    
    SLICE_X57Y71         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.422ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X56Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.980     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -4.173     2.128    
    SLICE_X56Y65         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.422ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X56Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.980     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -4.173     2.128    
    SLICE_X56Y65         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.862ns (routing 0.382ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.422ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.755     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X56Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.002     5.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.980     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -4.173     2.128    
    SLICE_X56Y65         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.137    





