
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118448                       # Number of seconds simulated
sim_ticks                                118447951027                       # Number of ticks simulated
final_tick                               1176306772340                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135615                       # Simulator instruction rate (inst/s)
host_op_rate                                   171141                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3638342                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940600                       # Number of bytes of host memory used
host_seconds                                 32555.48                       # Real time elapsed on the host
sim_insts                                  4415006578                       # Number of instructions simulated
sim_ops                                    5571585756                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       761728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1252352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       322816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       478080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2821760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1961984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1961984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5951                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3735                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15328                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15328                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6430909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10573015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2725383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4036203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23822784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57274                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16564102                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16564102                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16564102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6430909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10573015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2725383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4036203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40386887                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142194420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173698                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085646                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931889                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9376050                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670581                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436948                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87434                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104457426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128052921                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173698                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107529                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27191822                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261277                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4454507                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140401237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113209415     80.63%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782051      1.98%     82.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363649      1.68%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380168      1.70%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271419      1.62%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1122654      0.80%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779183      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978594      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514104      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140401237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162972                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.900548                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103292597                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5864801                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843185                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109625                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291020                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3728697                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154453044                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51162                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291020                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103808424                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3435060                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1279213                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426243                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1161269                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153006838                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          600                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400696                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9774                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214070644                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713186035                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713186035                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45811419                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33499                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17477                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3804416                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309660                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1680897                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149139727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139202577                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25202366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57148361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140401237                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.991463                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83035533     59.14%     59.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23710654     16.89%     76.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948574      8.51%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815177      5.57%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902831      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705203      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066835      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120545      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95885      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140401237                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976105     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157349     12.05%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172609     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114966277     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013066      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362351     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844861      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139202577                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.978959                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306063                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009382                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420218876                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174376260                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135090729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140508640                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201655                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975829                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1391                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158711                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291020                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2776316                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249233                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149173225                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187958                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17476                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13089                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084628                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234100                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136830890                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112389                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371687                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955765                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19289926                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843376                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.962280                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135097509                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135090729                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81527831                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221168653                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.950042                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368623                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26758570                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956803                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136110217                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714419                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87014283     63.93%     63.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504240     16.53%     80.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10806491      7.94%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814561      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765585      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539210      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563448      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097259      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005140      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136110217                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005140                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282285563                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302652262                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1793183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421944                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421944                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703262                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703262                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618343087                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186411616                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145828221                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142194420                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23764198                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19257562                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2061872                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9580975                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9120219                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2541272                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91444                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103685756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130801858                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23764198                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11661491                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28581718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6701511                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2860665                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12101977                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1665684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139721006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111139288     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2687653      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2048322      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5028809      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1137735      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1625498      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225789      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          772785      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14055127     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139721006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167125                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.919880                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102478681                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4439790                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28140329                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112050                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4550147                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4101677                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42726                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157828193                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80404                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4550147                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103346469                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1226685                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1771525                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27375282                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1450890                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156194233                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14271                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271108                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609648                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       134616                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219395120                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    727486545                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    727486545                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173082112                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46313004                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39111                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22346                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5037106                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15097355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7359765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121078                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1636579                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153417401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142441202                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       191097                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28120121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60962266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139721006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019469                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565945                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80087597     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25046798     17.93%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11697920      8.37%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8591271      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7646433      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3033261      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3001842      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       465410      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150474      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139721006                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571501     68.40%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118947     14.24%     82.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145073     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119552873     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2139866      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16765      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13444918      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7286780      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142441202                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.001736                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             835521                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005866                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425630028                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181577050                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138856065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143276723                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345231                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3706413                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1027                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          427                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235812                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4550147                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         786661                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92282                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153456502                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15097355                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7359765                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22335                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          427                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2298288                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139874545                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12920318                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2566657                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20205378                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19862738                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7285060                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983685                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139038456                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138856065                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83274248                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230768268                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.976523                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360857                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101397675                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124525907                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28931894                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2065654                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135170859                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921248                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84087253     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23903280     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10533111      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5519514      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4397827      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1580245      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1344051      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1003600      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2801978      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135170859                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101397675                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124525907                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18514895                       # Number of memory references committed
system.switch_cpus1.commit.loads             11390942                       # Number of loads committed
system.switch_cpus1.commit.membars              16766                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17891978                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112202306                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2535110                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2801978                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285826682                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311465983                       # The number of ROB writes
system.switch_cpus1.timesIdled                  67326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2473414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101397675                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124525907                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101397675                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.402344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.402344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713092                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713092                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630692992                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193399730                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147610812                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33532                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142194420                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24017256                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19676550                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2037269                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9761794                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9484842                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2458232                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93711                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106558353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128908708                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24017256                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11943074                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27927896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6104884                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3138227                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12467748                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1592805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141674551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.113507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.538084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113746655     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2255277      1.59%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3823915      2.70%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2225598      1.57%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1740952      1.23%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1536054      1.08%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          940479      0.66%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2356260      1.66%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13049361      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141674551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168904                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.906567                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105883028                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4331112                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27338315                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72294                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4049796                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3937176                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155406929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4049796                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106419090                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         607915                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2807826                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26857051                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       932868                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154350018                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94586                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       538450                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217914854                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    718070644                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    718070644                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174403486                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43511368                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34707                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17382                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2714277                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14354299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7326687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71131                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1667588                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149286943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140110472                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90564                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22283925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49472919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141674551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988960                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.548497                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84506820     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21938586     15.49%     75.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11816245      8.34%     83.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8780203      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8557869      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3165661      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2406308      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       321714      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181145      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141674551                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124758     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166891     37.46%     65.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153867     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118257990     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1897066      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17325      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12636527      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7301564      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140110472                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985344                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             445516                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003180                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    422431575                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171605817                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137117193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140555988                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       284775                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3021710                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120181                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4049796                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         406974                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54424                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149321651                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       774991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14354299                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7326687                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17382                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44123                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1170243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1085671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2255914                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137928262                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12318186                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2182210                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19619546                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19519642                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7301360                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969998                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137117255                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137117193                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81071042                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224605295                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964294                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360949                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101402954                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124993541                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24328363                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2054372                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137624755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.908220                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.716086                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87071879     63.27%     63.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24368361     17.71%     80.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9525773      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5010282      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4264861      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2053148      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       965195      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1495614      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2869642      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137624755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101402954                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124993541                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18539095                       # Number of memory references committed
system.switch_cpus2.commit.loads             11332589                       # Number of loads committed
system.switch_cpus2.commit.membars              17326                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18135183                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112526416                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2585231                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2869642                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284077017                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          302695342                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 519869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101402954                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124993541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101402954                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.402271                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.402271                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713129                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713129                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       620231664                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191448905                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145062349                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34652                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142194420                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22199661                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18299681                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984013                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9130509                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8517108                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2330115                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87600                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108235929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             121934357                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22199661                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10847223                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25489060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5864836                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2799365                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12556522                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140372159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114883099     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1325130      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1877664      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2463262      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762239      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2053379      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1181608      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1744878      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12080900      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140372159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.156122                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.857519                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107044544                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4389183                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25032517                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58343                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3847571                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3546261                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147150302                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3847571                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107783957                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1047981                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2013485                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24354395                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1324764                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146169336                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          478                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266883                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          374                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203837454                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682872933                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682872933                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166607921                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37229502                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38676                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22412                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4000778                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13893390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7219602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119436                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1575028                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142070916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        132979384                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26842                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20400007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48128182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140372159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947334                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506413                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84095123     59.91%     59.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22668980     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12560466      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8096458      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7427830      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2961805      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1798909      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514405      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248183      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140372159                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64140     22.78%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93934     33.37%     56.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123457     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111643974     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2027773      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16264      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12127908      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7163465      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     132979384                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.935194                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281531                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406639299                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162509880                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130439667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133260915                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       322352                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2898959                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172524                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           70                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3847571                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         786598                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108044                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142109547                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1319129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13893390                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7219602                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22367                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2285692                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131181516                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11962786                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1797867                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19124635                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18382562                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7161849                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.922550                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130439874                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130439667                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76405095                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207541049                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.917333                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368144                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97574090                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119922686                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22195155                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016468                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136524588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878396                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87912562     64.39%     64.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23373404     17.12%     81.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9179226      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4724605      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4120666      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1980437      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1714296      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808746      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2710646      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136524588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97574090                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119922686                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18041505                       # Number of memory references committed
system.switch_cpus3.commit.loads             10994427                       # Number of loads committed
system.switch_cpus3.commit.membars              16264                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17199649                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108094095                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2446927                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2710646                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           275931783                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288083319                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1822261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97574090                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119922686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97574090                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.457297                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.457297                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.686202                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.686202                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591102918                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      180980160                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137833098                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32528                       # number of misc regfile writes
system.l2.replacements                          22045                       # number of replacements
system.l2.tagsinuse                      131071.982399                       # Cycle average of tags in use
system.l2.total_refs                          3105019                       # Total number of references to valid blocks.
system.l2.sampled_refs                         153117                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.278735                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33745.791932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.812414                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3126.900430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.826013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5110.288703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.009084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1282.239479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.995882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1899.329044                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             39.101277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23037.988804                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28627.178438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst             77.217022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          13590.346161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          20482.957715                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.257460                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023856                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.038988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009783                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014491                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.175766                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.218408                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.103686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.156273                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90949                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        64308                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30867                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        47320                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  233444                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            97869                       # number of Writeback hits
system.l2.Writeback_hits::total                 97869                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        64308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30867                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        47320                       # number of demand (read+write) hits
system.l2.demand_hits::total                   233444                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90949                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        64308                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30867                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        47320                       # number of overall hits
system.l2.overall_hits::total                  233444                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5951                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9784                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2522                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3731                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22041                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5951                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2522                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3735                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22045                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5951                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9784                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2522                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3735                       # number of overall misses
system.l2.overall_misses::total                 22045                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1770886                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1200072198                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2270073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1889326682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2672684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    513927069                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2290504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    750929147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4363259243                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       769350                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        769350                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1770886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1200072198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2270073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1889326682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2672684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    513927069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2290504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    751698497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4364028593                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1770886                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1200072198                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2270073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1889326682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2672684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    513927069                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2290504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    751698497                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4364028593                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74092                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              255485                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        97869                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             97869                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96900                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74092                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33389                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51055                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               255489                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96900                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74092                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33389                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51055                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              255489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.061414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.132052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.075534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.073084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086271                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.061414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.132052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.075534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.073156                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086286                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.061414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.132052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.075534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.073156                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086286                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 177088.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 201658.914132                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       174621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 193103.708299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 167042.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 203777.584853                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 163607.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 201267.528009                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197961.038202                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 192337.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 192337.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 177088.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 201658.914132                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       174621                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 193103.708299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 167042.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 203777.584853                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 163607.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 201257.964391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197960.017827                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 177088.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 201658.914132                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       174621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 193103.708299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 167042.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 203777.584853                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 163607.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 201257.964391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197960.017827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15328                       # number of writebacks
system.l2.writebacks::total                     15328                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5951                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9784                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3731                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22041                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22045                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1188685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    853343794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1513980                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1319281678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1742182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    367028845                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1473277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    533453255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3079025696                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       537409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       537409                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1188685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    853343794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1513980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1319281678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1742182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    367028845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1473277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    533990664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3079563105                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1188685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    853343794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1513980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1319281678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1742182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    367028845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1473277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    533990664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3079563105                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.061414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.075534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.073084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.086271                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.061414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.132052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.075534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.073156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.061414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.132052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.075534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.073156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086286                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118868.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143395.025038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       116460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 134840.727514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 108886.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145530.866376                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 105234.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142978.626374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139695.372079                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 134352.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134352.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 118868.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 143395.025038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       116460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 134840.727514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 108886.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 145530.866376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 105234.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142969.387952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139694.402586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 118868.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 143395.025038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       116460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 134840.727514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 108886.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 145530.866376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 105234.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142969.387952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139694.402586                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812409                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109015                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840198.209091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812409                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101354                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101354                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101354                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101354                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101354                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101354                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1973232                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1973232                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1973232                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1973232                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1973232                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1973232                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197323.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197323.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197323.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197323.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197323.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197323.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1868432                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1868432                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1868432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1868432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1868432                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1868432                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 186843.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 186843.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 186843.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 186843.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 186843.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 186843.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96900                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191231120                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97156                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1968.289349                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495374                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504626                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10966748                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10966748                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17108                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18676168                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18676168                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18676168                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18676168                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399608                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399608                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399713                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399713                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34362369102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34362369102                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11025809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11025809                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34373394911                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34373394911                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34373394911                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34373394911                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075881                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075881                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075881                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075881                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035157                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020954                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020954                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85990.193144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85990.193144                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105007.704762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105007.704762                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 85995.188825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85995.188825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 85995.188825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85995.188825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        33882                       # number of writebacks
system.cpu0.dcache.writebacks::total            33882                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302708                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302813                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302813                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96900                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96900                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96900                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96900                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7363969567                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7363969567                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7363969567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7363969567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7363969567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7363969567                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005080                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005080                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005080                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005080                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75995.557967                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75995.557967                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75995.557967                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75995.557967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75995.557967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75995.557967                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996227                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017182715                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050771.602823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996227                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12101960                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12101960                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12101960                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12101960                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12101960                       # number of overall hits
system.cpu1.icache.overall_hits::total       12101960                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3065061                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3065061                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3065061                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3065061                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3065061                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3065061                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12101977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12101977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12101977                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12101977                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12101977                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12101977                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 180297.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 180297.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 180297.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 180297.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 180297.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 180297.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2379236                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2379236                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2379236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2379236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2379236                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2379236                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183018.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 183018.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 183018.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 183018.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 183018.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 183018.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74092                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180593946                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74348                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2429.035697                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.750902                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.249098                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9731159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9731159                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7090422                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7090422                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22039                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22039                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16766                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16766                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16821581                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16821581                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16821581                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16821581                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178241                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178241                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178241                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178241                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178241                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17429367134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17429367134                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17429367134                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17429367134                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17429367134                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17429367134                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9909400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9909400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7090422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7090422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16999822                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16999822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16999822                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16999822                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017987                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017987                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010485                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97785.398051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97785.398051                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97785.398051                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97785.398051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97785.398051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97785.398051                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26872                       # number of writebacks
system.cpu1.dcache.writebacks::total            26872                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104149                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104149                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104149                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104149                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74092                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74092                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74092                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74092                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74092                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6202639348                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6202639348                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6202639348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6202639348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6202639348                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6202639348                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83715.372078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83715.372078                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83715.372078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83715.372078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83715.372078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83715.372078                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.009076                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018818296                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205234.406926                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.009076                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024053                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738797                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12467731                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12467731                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12467731                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12467731                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12467731                       # number of overall hits
system.cpu2.icache.overall_hits::total       12467731                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3056288                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3056288                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3056288                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3056288                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3056288                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3056288                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12467748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12467748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12467748                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12467748                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12467748                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12467748                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 179781.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 179781.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 179781.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 179781.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 179781.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 179781.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2805824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2805824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2805824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2805824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2805824                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2805824                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       175364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       175364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       175364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       175364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       175364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       175364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33389                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163536434                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33645                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4860.645980                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.009545                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.990455                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902381                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097619                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9189195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9189195                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7171855                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7171855                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17356                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17326                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17326                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16361050                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16361050                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16361050                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16361050                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85323                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85323                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85323                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85323                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85323                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85323                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7463417806                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7463417806                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7463417806                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7463417806                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7463417806                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7463417806                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9274518                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9274518                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7171855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7171855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16446373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16446373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16446373                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16446373                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009200                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009200                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 87472.519790                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87472.519790                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 87472.519790                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87472.519790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 87472.519790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 87472.519790                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11028                       # number of writebacks
system.cpu2.dcache.writebacks::total            11028                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51934                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51934                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51934                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51934                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51934                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51934                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33389                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33389                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33389                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2565030355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2565030355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2565030355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2565030355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2565030355                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2565030355                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76822.616880                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76822.616880                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76822.616880                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76822.616880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76822.616880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76822.616880                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995875                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015779927                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043822.790744                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995875                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12556506                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12556506                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12556506                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12556506                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12556506                       # number of overall hits
system.cpu3.icache.overall_hits::total       12556506                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2789417                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2789417                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2789417                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2789417                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2789417                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2789417                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12556522                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12556522                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12556522                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12556522                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12556522                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12556522                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 174338.562500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 174338.562500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 174338.562500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 174338.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 174338.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 174338.562500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2406904                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2406904                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2406904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2406904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2406904                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2406904                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 171921.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 171921.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 171921.714286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 171921.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 171921.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 171921.714286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51055                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172423368                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51311                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3360.358753                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.211391                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.788609                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910982                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089018                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8910053                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8910053                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7010767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7010767                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17123                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17123                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16264                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16264                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15920820                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15920820                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15920820                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15920820                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148134                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148134                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2797                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2797                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150931                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150931                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150931                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150931                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13517104452                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13517104452                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    443979700                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    443979700                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13961084152                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13961084152                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13961084152                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13961084152                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9058187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9058187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7013564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7013564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16264                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16264                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16071751                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16071751                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16071751                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16071751                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016354                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016354                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000399                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000399                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009391                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009391                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009391                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009391                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 91249.169347                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91249.169347                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158734.250983                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158734.250983                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 92499.779051                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92499.779051                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 92499.779051                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92499.779051                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       986830                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 123353.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26087                       # number of writebacks
system.cpu3.dcache.writebacks::total            26087                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97083                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97083                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2793                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99876                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99876                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51051                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51051                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51055                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51055                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3896293733                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3896293733                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       802550                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       802550                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3897096283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3897096283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3897096283                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3897096283                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76321.594739                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76321.594739                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 200637.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 200637.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 76331.334502                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76331.334502                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 76331.334502                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76331.334502                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
