<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1686): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Tue Apr 19 11:46:07 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/musefpgawin/Trigger/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  102.135MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.
Report:  258.799MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.
Report:  289.603MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz (0 errors)</A></LI>            7 items scored, 0 timing errors detected.
Report:  500.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  500.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_8' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.734ns  (20.4% logic, 79.6% route), 11 logic levels.

 Constraint Details:

      9.734ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
     -0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.943ns) by 0.209ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C41A.CLK to     R53C41A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777 (from clk_100_i)
ROUTE        36     1.657     R53C41A.Q0 to     R64C52A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]
CTOOFX_DEL  ---     0.281     R64C52A.D1 to   R64C52A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_13/SLICE_5843
ROUTE         1     0.886   R64C52A.OFX0 to     R66C58D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1142
CTOOFX_DEL  ---     0.281     R66C58D.C1 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.734   (20.4% logic, 79.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R53C41A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[25]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.670ns  (20.5% logic, 79.5% route), 11 logic levels.

 Constraint Details:

      9.670ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
     -0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.943ns) by 0.273ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C38B.CLK to     R53C38B.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774 (from clk_100_i)
ROUTE        36     2.069     R53C38B.Q1 to     R65C52D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[25]
CTOOFX_DEL  ---     0.281     R65C52D.C1 to   R65C52D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_18/SLICE_5844
ROUTE         1     0.724   R65C52D.OFX0 to     R65C59D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1147
CTOOFX_DEL  ---     0.281     R65C59D.D0 to   R65C59D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_30/SLICE_5630
ROUTE         1     0.341   R65C59D.OFX0 to     R65C59A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1159
CTOF_DEL    ---     0.147     R65C59A.D0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.670   (20.5% logic, 79.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R53C38B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.642ns  (20.5% logic, 79.5% route), 11 logic levels.

 Constraint Details:

      9.642ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 0.297ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R51C39B.CLK to     R51C39B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772 (from clk_100_i)
ROUTE        35     1.680     R51C39B.Q0 to     R65C57B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R65C57B.C0 to   R65C57B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_6/SLICE_5841
ROUTE         1     0.771   R65C57B.OFX0 to     R66C58D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1135
CTOOFX_DEL  ---     0.281     R66C58D.B0 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.642   (20.5% logic, 79.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C39B.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.320ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[6]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.623ns  (20.6% logic, 79.4% route), 11 logic levels.

 Constraint Details:

      9.623ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4765 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
     -0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.943ns) by 0.320ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4765 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R56C40A.CLK to     R56C40A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4765 (from clk_100_i)
ROUTE        35     1.546     R56C40A.Q0 to     R64C52A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[6]
CTOOFX_DEL  ---     0.281     R64C52A.C0 to   R64C52A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_13/SLICE_5843
ROUTE         1     0.886   R64C52A.OFX0 to     R66C58D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1142
CTOOFX_DEL  ---     0.281     R66C58D.C1 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.623   (20.6% logic, 79.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4765:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R56C40A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.582ns  (20.7% logic, 79.3% route), 11 logic levels.

 Constraint Details:

      9.582ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4770 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 0.357ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4770 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R51C38C.CLK to     R51C38C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4770 (from clk_100_i)
ROUTE        35     1.624     R51C38C.Q0 to     R60C58C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]
CTOOFX_DEL  ---     0.281     R60C58C.C0 to   R60C58C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_3/SLICE_5840
ROUTE         1     0.767   R60C58C.OFX0 to     R66C58D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1132
CTOOFX_DEL  ---     0.281     R66C58D.D0 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.582   (20.7% logic, 79.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4770:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C38C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.365ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               9.574ns  (20.7% logic, 79.3% route), 11 logic levels.

 Constraint Details:

      9.574ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 0.365ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C41A.CLK to     R53C41A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777 (from clk_100_i)
ROUTE        36     1.657     R53C41A.Q0 to     R64C52A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]
CTOOFX_DEL  ---     0.281     R64C52A.D1 to   R64C52A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_13/SLICE_5843
ROUTE         1     0.886   R64C52A.OFX0 to     R66C58D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1142
CTOOFX_DEL  ---     0.281     R66C58D.C1 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.372     R57C32D.F0 to     R58C32A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R58C32A.D1 to     R58C32A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4824
ROUTE         1     0.504     R58C32A.F1 to     R56C32B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R56C32B.D1 to     R56C32B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4818
ROUTE         4     0.530     R56C32B.F1 to     R56C30B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R56C30B.D1 to     R56C30B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4320
ROUTE         2     0.354     R56C30B.F1 to     R56C30A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R56C30A.B1 to     R56C30A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281
ROUTE         1     0.000     R56C30A.F1 to    R56C30A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    9.574   (20.7% logic, 79.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4777:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R53C41A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R56C30A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.365ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[28]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.578ns  (20.7% logic, 79.3% route), 11 logic levels.

 Constraint Details:

      9.578ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4776 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
     -0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.943ns) by 0.365ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4776 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C39C.CLK to     R54C39C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4776 (from clk_100_i)
ROUTE        36     1.616     R54C39C.Q0 to     R65C57B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[28]
CTOOFX_DEL  ---     0.281     R65C57B.C1 to   R65C57B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_6/SLICE_5841
ROUTE         1     0.771   R65C57B.OFX0 to     R66C58D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1135
CTOOFX_DEL  ---     0.281     R66C58D.B0 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.578   (20.7% logic, 79.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4776:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R54C39C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[25]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               9.510ns  (20.8% logic, 79.2% route), 11 logic levels.

 Constraint Details:

      9.510ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 0.429ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C38B.CLK to     R53C38B.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774 (from clk_100_i)
ROUTE        36     2.069     R53C38B.Q1 to     R65C52D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[25]
CTOOFX_DEL  ---     0.281     R65C52D.C1 to   R65C52D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_18/SLICE_5844
ROUTE         1     0.724   R65C52D.OFX0 to     R65C59D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1147
CTOOFX_DEL  ---     0.281     R65C59D.D0 to   R65C59D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_30/SLICE_5630
ROUTE         1     0.341   R65C59D.OFX0 to     R65C59A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1159
CTOF_DEL    ---     0.147     R65C59A.D0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.372     R57C32D.F0 to     R58C32A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R58C32A.D1 to     R58C32A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4824
ROUTE         1     0.504     R58C32A.F1 to     R56C32B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R56C32B.D1 to     R56C32B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4818
ROUTE         4     0.530     R56C32B.F1 to     R56C30B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R56C30B.D1 to     R56C30B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4320
ROUTE         2     0.354     R56C30B.F1 to     R56C30A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R56C30A.B1 to     R56C30A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281
ROUTE         1     0.000     R56C30A.F1 to    R56C30A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    9.510   (20.8% logic, 79.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R53C38B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R56C30A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.453ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               9.482ns  (20.9% logic, 79.1% route), 11 logic levels.

 Constraint Details:

      9.482ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281 meets
     10.000ns delay constraint less
      0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.935ns) by 0.453ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R51C39B.CLK to     R51C39B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772 (from clk_100_i)
ROUTE        35     1.680     R51C39B.Q0 to     R65C57B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R65C57B.C0 to   R65C57B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_6/SLICE_5841
ROUTE         1     0.771   R65C57B.OFX0 to     R66C58D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1135
CTOOFX_DEL  ---     0.281     R66C58D.B0 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.372     R57C32D.F0 to     R58C32A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R58C32A.D1 to     R58C32A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4824
ROUTE         1     0.504     R58C32A.F1 to     R56C32B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R56C32B.D1 to     R56C32B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4818
ROUTE         4     0.530     R56C32B.F1 to     R56C30B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R56C30B.D1 to     R56C30B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4320
ROUTE         2     0.354     R56C30B.F1 to     R56C30A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R56C30A.B1 to     R56C30A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281
ROUTE         1     0.000     R56C30A.F1 to    R56C30A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    9.482   (20.9% logic, 79.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4772:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C39B.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R56C30A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.475ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[2]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               9.464ns  (20.9% logic, 79.1% route), 11 logic levels.

 Constraint Details:

      9.464ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4763 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 0.475ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4763 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C40A.CLK to     R50C40A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4763 (from clk_100_i)
ROUTE        36     1.932     R50C40A.Q0 to     R64C58D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[2]
CTOOFX_DEL  ---     0.281     R64C58D.B0 to   R64C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_10/SLICE_5842
ROUTE         1     0.341   R64C58D.OFX0 to     R66C58D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1139
CTOOFX_DEL  ---     0.281     R66C58D.D1 to   R66C58D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop13.un1099_t_15/SLICE_5629
ROUTE         1     0.655   R66C58D.OFX0 to     R65C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1144
CTOF_DEL    ---     0.147     R65C59A.C0 to     R65C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4517
ROUTE         1     0.573     R65C59A.F0 to     R65C58C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1094_t_0
CTOF_DEL    ---     0.147     R65C58C.B0 to     R65C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6294
ROUTE         1     1.756     R65C58C.F0 to     R57C32D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R57C32D.C1 to     R57C32D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         1     0.306     R57C32D.F1 to     R57C32D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R57C32D.D0 to     R57C32D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6289
ROUTE         4     0.341     R57C32D.F0 to     R57C33A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R57C33A.D1 to     R57C33A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4823
ROUTE         1     0.655     R57C33A.F1 to     R53C33B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R53C33B.C1 to     R53C33B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4817
ROUTE         4     0.598     R53C33B.F1 to     R51C33B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R51C33B.D1 to     R51C33B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         2     0.326     R51C33B.F1 to     R51C33A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R51C33A.D1 to     R51C33A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280
ROUTE         1     0.000     R51C33A.F1 to    R51C33A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    9.464   (20.9% logic, 79.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4763:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R50C40A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R51C33A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

Report:  102.135MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.478ns  (15.4% logic, 84.6% route), 3 logic levels.

 Constraint Details:

      3.478ns physical path delay THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3445 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.136ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C105C.CLK to   R108C105C.Q1 THE_MEDIA_UPLINK/SLICE_3406 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.598   R108C105C.Q1 to   R107C104A.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C104A.B1 to   R107C104A.F1 THE_MEDIA_UPLINK/SLICE_6677
ROUTE         2     0.534   R107C104A.F1 to   R107C104D.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104D.A0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.478   (15.4% logic, 84.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               3.478ns  (15.4% logic, 84.6% route), 3 logic levels.

 Constraint Details:

      3.478ns physical path delay THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3446 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.136ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C105C.CLK to   R108C105C.Q1 THE_MEDIA_UPLINK/SLICE_3406 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.598   R108C105C.Q1 to   R107C104A.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C104A.B1 to   R107C104A.F1 THE_MEDIA_UPLINK/SLICE_6677
ROUTE         2     0.534   R107C104A.F1 to   R107C104D.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104D.A0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.478   (15.4% logic, 84.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.187ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.478ns  (15.4% logic, 84.6% route), 3 logic levels.

 Constraint Details:

      3.478ns physical path delay THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3447 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.187ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C105C.CLK to   R108C105C.Q1 THE_MEDIA_UPLINK/SLICE_3406 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.598   R108C105C.Q1 to   R107C104A.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C104A.B1 to   R107C104A.F1 THE_MEDIA_UPLINK/SLICE_6677
ROUTE         2     0.534   R107C104A.F1 to   R107C104D.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104D.A0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.478   (15.4% logic, 84.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.943ns  (18.2% logic, 81.8% route), 3 logic levels.

 Constraint Details:

      2.943ns physical path delay THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3446 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.671ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C103A.CLK to   R111C103A.Q0 THE_MEDIA_UPLINK/SLICE_3409 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.057   R111C103A.Q0 to   R107C103A.A1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R107C103A.A1 to   R107C103A.F1 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         3     0.540   R107C103A.F1 to   R107C104D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104D.B0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.943   (18.2% logic, 81.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.943ns  (18.2% logic, 81.8% route), 3 logic levels.

 Constraint Details:

      2.943ns physical path delay THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3445 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.671ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C103A.CLK to   R111C103A.Q0 THE_MEDIA_UPLINK/SLICE_3409 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.057   R111C103A.Q0 to   R107C103A.A1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R107C103A.A1 to   R107C103A.F1 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         3     0.540   R107C103A.F1 to   R107C104D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104D.B0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.943   (18.2% logic, 81.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.722ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.943ns  (18.2% logic, 81.8% route), 3 logic levels.

 Constraint Details:

      2.943ns physical path delay THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3447 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.722ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C103A.CLK to   R111C103A.Q0 THE_MEDIA_UPLINK/SLICE_3409 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.057   R111C103A.Q0 to   R107C103A.A1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R107C103A.A1 to   R107C103A.F1 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         3     0.540   R107C103A.F1 to   R107C104D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104D.B0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.943   (18.2% logic, 81.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.756ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.make_trbnet_reset  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.183ns  (21.5% logic, 78.5% route), 4 logic levels.

 Constraint Details:

      3.183ns physical path delay THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3441 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.756ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C105C.CLK to   R108C105C.Q1 THE_MEDIA_UPLINK/SLICE_3406 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.598   R108C105C.Q1 to   R107C104A.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C104A.B1 to   R107C104A.F1 THE_MEDIA_UPLINK/SLICE_6677
ROUTE         2     0.354   R107C104A.F1 to   R107C104A.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104A.B0 to   R107C104A.F0 THE_MEDIA_UPLINK/SLICE_6677
ROUTE         2     0.547   R107C104A.F0 to   R107C103A.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_0
CTOF_DEL    ---     0.147   R107C103A.A0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         1     0.000   R107C103A.F0 to  R107C103A.DI0 THE_MEDIA_UPLINK/make_trbnet_reset_3 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.183   (21.5% logic, 78.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R107C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.838ns  (18.9% logic, 81.1% route), 3 logic levels.

 Constraint Details:

      2.838ns physical path delay THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3446 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.776ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C103A.CLK to   R111C103A.Q1 THE_MEDIA_UPLINK/SLICE_3409 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.952   R111C103A.Q1 to   R107C103A.C1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R107C103A.C1 to   R107C103A.F1 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         3     0.540   R107C103A.F1 to   R107C104D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104D.B0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.838   (18.9% logic, 81.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.838ns  (18.9% logic, 81.1% route), 3 logic levels.

 Constraint Details:

      2.838ns physical path delay THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3445 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.776ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C103A.CLK to   R111C103A.Q1 THE_MEDIA_UPLINK/SLICE_3409 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.952   R111C103A.Q1 to   R107C103A.C1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R107C103A.C1 to   R107C103A.F1 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         3     0.540   R107C103A.F1 to   R107C104D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104D.B0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.838   (18.9% logic, 81.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.838ns  (18.9% logic, 81.1% route), 3 logic levels.

 Constraint Details:

      2.838ns physical path delay THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3447 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.827ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3409 to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C103A.CLK to   R111C103A.Q1 THE_MEDIA_UPLINK/SLICE_3409 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.952   R111C103A.Q1 to   R107C103A.C1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R107C103A.C1 to   R107C103A.F1 THE_MEDIA_UPLINK/SLICE_3441
ROUTE         3     0.540   R107C103A.F1 to   R107C104D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104D.B0 to   R107C104D.F0 THE_MEDIA_UPLINK/SLICE_6388
ROUTE         3     0.809   R107C104D.F0 to  R112C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.838   (18.9% logic, 81.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

Report:  258.799MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[8]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[7]

   Delay:               3.084ns  (12.6% logic, 87.4% route), 2 logic levels.

 Constraint Details:

      3.084ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1719 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.547ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.816     R48C75B.F0 to    R47C70B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    3.084   (12.6% logic, 87.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C70B.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[10]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[9]

   Delay:               3.084ns  (12.6% logic, 87.4% route), 2 logic levels.

 Constraint Details:

      3.084ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1720 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.547ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1720:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.816     R48C75B.F0 to    R47C70C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    3.084   (12.6% logic, 87.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C70C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[6]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[5]

   Delay:               3.084ns  (12.6% logic, 87.4% route), 2 logic levels.

 Constraint Details:

      3.084ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1718 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.547ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.816     R48C75B.F0 to    R47C70A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    3.084   (12.6% logic, 87.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C70A.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[14]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[13]

   Delay:               3.049ns  (12.8% logic, 87.2% route), 2 logic levels.

 Constraint Details:

      3.049ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1722 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.582ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1722:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.781     R48C75B.F0 to    R47C71B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    3.049   (12.8% logic, 87.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C71B.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[12]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[11]

   Delay:               3.049ns  (12.8% logic, 87.2% route), 2 logic levels.

 Constraint Details:

      3.049ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1721 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.582ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1721:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.781     R48C75B.F0 to    R47C71A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    3.049   (12.8% logic, 87.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C71A.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[15]  (to clk_200_i_0 +)

   Delay:               3.094ns  (12.6% logic, 87.4% route), 2 logic levels.

 Constraint Details:

      3.094ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1723 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.335ns LSR_SET requirement (totaling 4.682ns) by 1.588ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.826     R48C75B.F0 to    R47C71C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    3.094   (12.6% logic, 87.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C71C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.735ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[2]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[1]

   Delay:               2.896ns  (13.5% logic, 86.5% route), 2 logic levels.

 Constraint Details:

      2.896ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1716 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.735ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1716:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.628     R48C75B.F0 to    R47C69B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.896   (13.5% logic, 86.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1716:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C69B.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.735ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[4]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[3]

   Delay:               2.896ns  (13.5% logic, 86.5% route), 2 logic levels.

 Constraint Details:

      2.896ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1717 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.631ns) by 1.735ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.628     R48C75B.F0 to    R47C69C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.896   (13.5% logic, 86.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C69C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.786ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.896ns  (13.5% logic, 86.5% route), 2 logic levels.

 Constraint Details:

      2.896ns physical path delay THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_3523 meets
      5.000ns delay constraint less
     -0.017ns skew and
      0.335ns LSR_SET requirement (totaling 4.682ns) by 1.786ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3516 to THE_RESET_HANDLER/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C91B.CLK to     R67C91B.Q0 THE_RESET_HANDLER/SLICE_3516 (from clk_200_i_0)
ROUTE         2     1.878     R67C91B.Q0 to     R48C75B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R48C75B.D0 to     R48C75B.F0 THE_RESET_HANDLER/SLICE_3524
ROUTE         9     0.628     R48C75B.F0 to    R48C70A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.896   (13.5% logic, 86.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C91B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R48C70A.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.954ns  (23.2% logic, 76.8% route), 4 logic levels.

 Constraint Details:

      2.954ns physical path delay THE_RESET_HANDLER/SLICE_1717 to THE_RESET_HANDLER/SLICE_3522 meets
      5.000ns delay constraint less
      0.013ns skew and
      0.061ns DIN_SET requirement (totaling 4.926ns) by 1.972ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1717 to THE_RESET_HANDLER/SLICE_3522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R47C69C.CLK to     R47C69C.Q1 THE_RESET_HANDLER/SLICE_1717 (from clk_200_i_0)
ROUTE         2     0.568     R47C69C.Q1 to     R47C71D.A0 THE_RESET_HANDLER/reset_cnt[4]
CTOF_DEL    ---     0.147     R47C71D.A0 to     R47C71D.F0 THE_RESET_HANDLER/SLICE_7471
ROUTE         1     0.540     R47C71D.F0 to     R47C70D.A0 THE_RESET_HANDLER/un5_reset_cnt_10
CTOF_DEL    ---     0.147     R47C70D.A0 to     R47C70D.F0 THE_RESET_HANDLER/SLICE_6389
ROUTE         2     1.162     R47C70D.F0 to     R48C75A.A0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R48C75A.A0 to     R48C75A.F0 THE_RESET_HANDLER/SLICE_3522
ROUTE         1     0.000     R48C75A.F0 to    R48C75A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.954   (23.2% logic, 76.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R47C69C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R48C75A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:  289.603MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801

   Delay:               2.000ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 3.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               1.005ns  (24.2% logic, 75.8% route), 1 logic levels.

 Constraint Details:

      1.005ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 3.861ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R63C60A.CLK to     R63C60A.Q1 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.762     R63C60A.Q1 to     R59C60C.M0 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.005   (24.2% logic, 75.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R63C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.748ns  (32.5% logic, 67.5% route), 1 logic levels.

 Constraint Details:

      0.748ns physical path delay BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 4.118ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C62C.CLK to     R67C62C.Q1 BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.505     R67C62C.Q1 to     R67C61A.M0 BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.748   (32.5% logic, 67.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R67C62C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R67C61A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[4]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.550ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.550ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_6079 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 4.316ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_6079:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R59C60C.CLK to     R59C60C.Q1 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.307     R59C60C.Q1 to     R59C60A.M0 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.550   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_6079:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R59C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.550ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.550ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 4.316ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R59C60C.CLK to     R59C60C.Q0 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.307     R59C60C.Q0 to     R59C60C.M1 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.550   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 4.323ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C61A.CLK to     R67C61A.Q0 BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.300     R67C61A.Q0 to     R67C61A.M1 BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R67C61A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R67C61A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 4.323ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R63C60A.CLK to     R63C60A.Q0 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.300     R63C60A.Q0 to     R63C60A.M1 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R63C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R63C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.866ns) by 4.323ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C62C.CLK to     R67C62C.Q0 BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.300     R67C62C.Q0 to     R67C62C.M1 BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R67C62C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.128      U20.PADDI to    R67C62C.CLK CLK_PCLK_RIGHT_c
                  --------
                    2.128   (0.0% logic, 100.0% route), 0 logic levels.

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3413

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 25.495ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               3.420ns  (7.1% logic, 92.9% route), 1 logic levels.

 Constraint Details:

      3.420ns physical path delay THE_RESET_HANDLER/SLICE_3522 to THE_RESET_HANDLER/SLICE_3521 meets
     30.000ns delay constraint less
      0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.915ns) by 25.495ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3522 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C75A.CLK to     R48C75A.Q0 THE_RESET_HANDLER/SLICE_3522 (from clk_200_i_0)
ROUTE         1     3.177     R48C75A.Q0 to      R2C90A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    3.420   (7.1% logic, 92.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3522:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R48C75A.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 26.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               3.369ns  (7.2% logic, 92.8% route), 1 logic levels.

 Constraint Details:

      3.369ns physical path delay THE_RESET_HANDLER/SLICE_3521 to SLICE_4999 meets
     30.000ns delay constraint less
      0.004ns skew and
      0.134ns M_SET requirement (totaling 29.862ns) by 26.493ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3521 to SLICE_4999:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C90A.CLK to      R2C90A.Q0 THE_RESET_HANDLER/SLICE_3521 (from clk_100_i)
ROUTE         2     3.126      R2C90A.Q0 to     R62C84C.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    3.369   (7.2% logic, 92.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_4999:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to    R62C84C.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_3521 to THE_RESET_HANDLER/SLICE_3521 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3521 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C90A.CLK to      R2C90A.Q0 THE_RESET_HANDLER/SLICE_3521 (from clk_100_i)
ROUTE         2     0.300      R2C90A.Q0 to      R2C90A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    4.505ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 17.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               3.012ns  (8.1% logic, 91.9% route), 1 logic levels.

 Constraint Details:

      3.012ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3515 to THE_RESET_HANDLER/SLICE_3524 meets
     20.000ns delay constraint less
     -0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.817ns) by 17.805ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3515 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C93B.CLK to     R82C93B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3515 (from clk_100_i)
ROUTE         2     2.769     R82C93B.Q0 to     R48C75B.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    3.012   (8.1% logic, 91.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C93B.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R48C75B.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_3524 to THE_RESET_HANDLER/SLICE_3524 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3524 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C75B.CLK to     R48C75B.Q0 THE_RESET_HANDLER/SLICE_3524 (from clk_200_i_0)
ROUTE         1     0.294     R48C75B.Q0 to     R48C75B.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R48C75B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R48C75B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    2.195ns is the minimum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  102.135 MHz|  11  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  258.799 MHz|   3  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  289.603 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     4.505 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     2.195 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 9 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1
      Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;   Transfers: 90

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 7

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4467
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 183149 paths, 29 nets, and 54570 connections (99.27% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Tue Apr 19 11:46:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/musefpgawin/Trigger/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz (0 errors)</A></LI>            7 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[11]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.248ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.248ns physical path delay THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_163 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.076ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_163 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C73A.CLK to     R59C73A.Q0 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_163 (from clk_100_i)
ROUTE         1     0.152     R59C73A.Q0 to *R_R61C71.DI11 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[11] (to clk_100_i)
                  --------
                    0.248   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to    R59C73A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553 *L_R79C5.CLKOP to *R_R61C71.CLKW clk_100_i
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3482 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.083ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3482 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C103B.CLK to   R114C103B.Q1 THE_MEDIA_UPLINK/SLICE_3482 (from clk_100_i)
ROUTE         1     0.307   R114C103B.Q1 to *.FF_TX_D_1_20 THE_MEDIA_UPLINK/tx_k[1] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R114C103B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_16  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R96C62B.CLK to     R96C62B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832 (from clk_100_i)
ROUTE         2     0.121     R96C62B.Q0 to *_R97C62.ADA10 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_6 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R96C62B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R97C62.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_18  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C87A.CLK to     R42C87A.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738 (from clk_100_i)
ROUTE         2     0.121     R42C87A.Q0 to *R_R43C86.ADA8 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wcount_4 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C87A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C86.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/buf_MED_DATA_OUT[1]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_1892 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_1892 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R95C80A.CLK to     R95C80A.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_1892 (from clk_100_i)
ROUTE         1     0.188     R95C80A.Q0 to EBR_R97C80.DI1 THE_ENDPOINT/THE_ENDPOINT/MED_IO_DATA_OUT[33] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_1892:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R95C80A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R97C80.CLKW clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[9]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_162 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_162 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C72C.CLK to     R59C72C.Q0 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_162 (from clk_100_i)
ROUTE         1     0.188     R59C72C.Q0 to EBR_R61C71.DI9 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[9] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to    R59C72C.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553 *L_R79C5.CLKOP to *R_R61C71.CLKW clk_100_i
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/reg_med_data_in[10]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2625 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2625 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R95C64B.CLK to     R95C64B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2625 (from clk_100_i)
ROUTE         1     0.188     R95C64B.Q0 to *_R97C62.DIA10 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_data_in[10] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R95C64B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R97C62.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[7]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_161 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_161 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C72B.CLK to     R59C72B.Q0 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_161 (from clk_100_i)
ROUTE         1     0.188     R59C72B.Q0 to EBR_R61C71.DI7 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[7] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to    R59C72B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553 *L_R79C5.CLKOP to *R_R61C71.CLKW clk_100_i
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_15  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R96C62B.CLK to     R96C62B.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832 (from clk_100_i)
ROUTE         2     0.131     R96C62B.Q1 to *_R97C62.ADA11 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_7 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_832:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R96C62B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R97C62.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_2  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_701 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_701 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R60C101C.CLK to    R60C101C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_701 (from clk_100_i)
ROUTE         2     0.131    R60C101C.Q1 to *R61C101.ADB13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/rcount_9 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_701:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to   R60C101C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.547 *L_R79C5.CLKOP to *_R61C101.CLKB clk_100_i
                  --------
                    0.547   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[12]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.300ns  (32.0% logic, 68.0% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay THE_MEDIA_UPLINK/SLICE_3407 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.127ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3407 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C104C.CLK to   R107C104C.Q0 THE_MEDIA_UPLINK/SLICE_3407 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.204   R107C104C.Q0 to *106C101.DIA12 THE_MEDIA_UPLINK/fifo_rx_din[12] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.300   (32.0% logic, 68.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[7]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.355ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      0.355ns physical path delay THE_MEDIA_UPLINK/SLICE_3404 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.182ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3404 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C104C.CLK to   R112C104C.Q1 THE_MEDIA_UPLINK/SLICE_3404 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.259   R112C104C.Q1 to *R106C101.DIA7 THE_MEDIA_UPLINK/fifo_rx_din[7] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.355   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[13]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.357ns  (26.9% logic, 73.1% route), 1 logic levels.

 Constraint Details:

      0.357ns physical path delay THE_MEDIA_UPLINK/SLICE_3407 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.184ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3407 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C104C.CLK to   R107C104C.Q1 THE_MEDIA_UPLINK/SLICE_3407 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.261   R107C104C.Q1 to *106C101.DIA13 THE_MEDIA_UPLINK/fifo_rx_din[13] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.357   (26.9% logic, 73.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_3447 to THE_MEDIA_UPLINK/SLICE_3447 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3447 to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C106A.CLK to   R112C106A.Q0 THE_MEDIA_UPLINK/SLICE_3447 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.043   R112C106A.Q0 to   R112C106A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R112C106A.D0 to   R112C106A.F0 THE_MEDIA_UPLINK/SLICE_3447
ROUTE         1     0.000   R112C106A.F0 to  R112C106A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.384ns  (25.0% logic, 75.0% route), 1 logic levels.

 Constraint Details:

      0.384ns physical path delay THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.211ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3406 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C105C.CLK to   R108C105C.Q1 THE_MEDIA_UPLINK/SLICE_3406 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.288   R108C105C.Q1 to *106C101.DIA11 THE_MEDIA_UPLINK/fifo_rx_din[11] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.384   (25.0% logic, 75.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_K_SYNC/sync_q[6]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/SLICE_3463 to THE_MEDIA_UPLINK/THE_RX_K_SYNC/SLICE_4997 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3463 to THE_MEDIA_UPLINK/THE_RX_K_SYNC/SLICE_4997:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C103C.CLK to   R107C103C.Q0 THE_MEDIA_UPLINK/SLICE_3463 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R107C103C.Q0 to   R107C103B.M0 THE_MEDIA_UPLINK/send_reset_words (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_SYNC/SLICE_4997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_21  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_9  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3361 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C106C.CLK to   R109C106C.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R109C106C.Q1 to   R109C106B.M1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w5 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[2]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C101A.CLK to   R110C101A.Q1 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R110C101A.Q1 to   R110C101A.M0 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C101A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C101A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_22  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_10  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3361 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C106C.CLK to   R109C106C.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R109C106C.Q0 to   R109C106B.M0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w4 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[45]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.last_rx[5]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3459 to THE_MEDIA_UPLINK/SLICE_3438 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3459 to THE_MEDIA_UPLINK/SLICE_3438:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C105A.CLK to   R107C105A.Q1 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3459 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.092   R107C105A.Q1 to   R107C105C.M1 THE_MEDIA_UPLINK/rx_data[13] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3459:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C105A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3438:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C105B.CLK to   R112C105B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418 (from clk_200_i_0)
ROUTE         2     0.042   R112C105B.Q0 to   R112C105B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]
CTOF_DEL    ---     0.058   R112C105B.D0 to   R112C105B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418
ROUTE         1     0.000   R112C105B.F0 to  R112C105B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/N_18_i_i (to clk_200_i_0)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C105B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C105B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C104B.CLK to   R111C104B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429 (from clk_200_i_0)
ROUTE         3     0.043   R111C104B.Q0 to   R111C104B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]
CTOF_DEL    ---     0.058   R111C104B.D0 to   R111C104B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429
ROUTE         1     0.000   R111C104B.F0 to  R111C104B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/N_1104_i (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C104B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C104B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C104A.CLK to   R111C104A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430 (from clk_200_i_0)
ROUTE         4     0.043   R111C104A.Q0 to   R111C104A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R111C104A.D0 to   R111C104A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430
ROUTE         1     0.000   R111C104A.F0 to  R111C104A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C104A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C104A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_RESET_HANDLER/SLICE_3523 to THE_RESET_HANDLER/SLICE_3523 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3523 to THE_RESET_HANDLER/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R48C70A.CLK to     R48C70A.Q0 THE_RESET_HANDLER/SLICE_3523 (from clk_200_i_0)
ROUTE         3     0.043     R48C70A.Q0 to     R48C70A.D0 THE_RESET_HANDLER/reset_cnt[0]
CTOF_DEL    ---     0.058     R48C70A.D0 to     R48C70A.F0 THE_RESET_HANDLER/SLICE_3523
ROUTE         1     0.000     R48C70A.F0 to    R48C70A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R48C70A.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R48C70A.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3517 to THE_RESET_HANDLER/SLICE_3517 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3517 to THE_RESET_HANDLER/SLICE_3517:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R80C91B.CLK to     R80C91B.Q0 THE_RESET_HANDLER/SLICE_3517 (from clk_200_i_0)
ROUTE         1     0.090     R80C91B.Q0 to     R80C91B.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R80C91B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R80C91B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[6]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[7]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3520 to THE_RESET_HANDLER/SLICE_3520 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3520 to THE_RESET_HANDLER/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C91A.CLK to     R67C91A.Q0 THE_RESET_HANDLER/SLICE_3520 (from clk_200_i_0)
ROUTE         2     0.092     R67C91A.Q0 to     R67C91A.M1 THE_RESET_HANDLER/async_sampler[6] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C91A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C91A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[6]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3519 to THE_RESET_HANDLER/SLICE_3520 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3519 to THE_RESET_HANDLER/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C91C.CLK to     R67C91C.Q1 THE_RESET_HANDLER/SLICE_3519 (from clk_200_i_0)
ROUTE         2     0.092     R67C91C.Q1 to     R67C91A.M0 THE_RESET_HANDLER/async_sampler[5] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C91C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C91A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3518 to THE_RESET_HANDLER/SLICE_3518 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3518 to THE_RESET_HANDLER/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C91C.CLK to     R69C91C.Q0 THE_RESET_HANDLER/SLICE_3518 (from clk_200_i_0)
ROUTE         2     0.092     R69C91C.Q0 to     R69C91C.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R69C91C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R69C91C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.228ns  (67.5% logic, 32.5% route), 2 logic levels.

 Constraint Details:

      0.228ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.239ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C106C.CLK to   R113C106C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420 (from clk_200_i_0)
ROUTE         5     0.074   R113C106C.Q0 to   R113C106C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R113C106C.C0 to   R113C106C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420
ROUTE         1     0.000   R113C106C.F0 to  R113C106C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.228   (67.5% logic, 32.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C106C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C106C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3519 to THE_RESET_HANDLER/SLICE_3519 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3519 to THE_RESET_HANDLER/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C91C.CLK to     R67C91C.Q0 THE_RESET_HANDLER/SLICE_3519 (from clk_200_i_0)
ROUTE         2     0.096     R67C91C.Q0 to     R67C91C.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C91C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C91C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C62C.CLK to     R67C62C.Q0 BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.092     R67C62C.Q0 to     R67C62C.M1 BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R67C62C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R67C62C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R63C60A.CLK to     R63C60A.Q0 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.092     R63C60A.Q0 to     R63C60A.M1 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R63C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R63C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C61A.CLK to     R67C61A.Q0 BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.092     R67C61A.Q0 to     R67C61A.M1 BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R67C61A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R67C61A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[4]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_6079 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_6079:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C60C.CLK to     R59C60C.Q1 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.096     R59C60C.Q1 to     R59C60A.M0 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_6079:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R59C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C60C.CLK to     R59C60C.Q0 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.096     R59C60C.Q0 to     R59C60C.M1 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.259ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:

      0.259ns physical path delay BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.308ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C62C.CLK to     R67C62C.Q1 BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.163     R67C62C.Q1 to     R67C61A.M0 BM_VetoTriggeringing/Stretch_BM_out/latch_stretched[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.259   (37.1% logic, 62.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R67C62C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_BM_out/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R67C61A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.361ns  (26.6% logic, 73.4% route), 1 logic levels.

 Constraint Details:

      0.361ns physical path delay BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.410ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R63C60A.CLK to     R63C60A.Q1 BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.265     R63C60A.Q1 to     R59C60C.M0 BM_VetoTriggeringing/Stretch_VetoNot_out/latch_stretched[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.361   (26.6% logic, 73.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R63C60A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Stretch_VetoNot_out/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.973      U20.PADDI to    R59C60C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.973   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3521 to THE_RESET_HANDLER/SLICE_3521 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3521 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C90A.CLK to      R2C90A.Q0 THE_RESET_HANDLER/SLICE_3521 (from clk_100_i)
ROUTE         2     0.092      R2C90A.Q0 to      R2C90A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.265ns  (7.6% logic, 92.4% route), 1 logic levels.

 Constraint Details:

      1.265ns physical path delay THE_RESET_HANDLER/SLICE_3521 to SLICE_4999 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.001ns skew requirement (totaling -0.050ns) by 1.315ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3521 to SLICE_4999:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C90A.CLK to      R2C90A.Q0 THE_RESET_HANDLER/SLICE_3521 (from clk_100_i)
ROUTE         2     1.169      R2C90A.Q0 to     R62C84C.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.265   (7.6% logic, 92.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_4999:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R62C84C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.239ns  (7.7% logic, 92.3% route), 1 logic levels.

 Constraint Details:

      1.239ns physical path delay THE_RESET_HANDLER/SLICE_3522 to THE_RESET_HANDLER/SLICE_3521 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.541ns skew less
      0.000ns feedback compensation requirement (totaling -0.590ns) by 1.829ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3522 to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R48C75A.CLK to     R48C75A.Q0 THE_RESET_HANDLER/SLICE_3522 (from clk_200_i_0)
ROUTE         1     1.143     R48C75A.Q0 to      R2C90A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.239   (7.7% logic, 92.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3522:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R48C75A.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90A.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3524 to THE_RESET_HANDLER/SLICE_3524 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3524 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R48C75B.CLK to     R48C75B.Q0 THE_RESET_HANDLER/SLICE_3524 (from clk_200_i_0)
ROUTE         1     0.090     R48C75B.Q0 to     R48C75B.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R48C75B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R48C75B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               1.086ns  (8.8% logic, 91.2% route), 1 logic levels.

 Constraint Details:

      1.086ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3515 to THE_RESET_HANDLER/SLICE_3524 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.541ns skew less
      0.000ns feedback compensation requirement (totaling 0.492ns) by 0.594ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3515 to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R82C93B.CLK to     R82C93B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3515 (from clk_100_i)
ROUTE         2     0.990     R82C93B.Q0 to     R48C75B.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    1.086   (8.8% logic, 91.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R82C93B.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R48C75B.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.076 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.127 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.207 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   1  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 9 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1
      Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;   Transfers: 90

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 7

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4467
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 183149 paths, 29 nets, and 54570 connections (99.27% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
