{
  "Top": "k732_hls_fir_filter_ip",
  "RtlTop": "k732_hls_fir_filter_ip",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "input": {
      "index": "0",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "input_r"
      }
    },
    "fir_time": {
      "index": "1",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "fir_time"
      }
    },
    "output": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "output_r"
      }
    },
    "result_valid": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "result_valid"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "k732_hls_fir_filter_ip",
    "Version": "1.0",
    "DisplayName": "K732_hls_fir_filter_ip",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/k732_hls_fir_filter_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/k732_hls_fir_filtbkb.vhd",
      "impl\/vhdl\/k732_hls_fir_filtcud.vhd",
      "impl\/vhdl\/k732_hls_fir_filter_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/k732_hls_fir_filtbkb.v",
      "impl\/verilog\/k732_hls_fir_filtbkb_ram.dat",
      "impl\/verilog\/k732_hls_fir_filtcud.v",
      "impl\/verilog\/k732_hls_fir_filter_ip.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Administrator\/Desktop\/k732_hls_fir_filter_ip\/solution1\/.autopilot\/db\/k732_hls_fir_filter_ip.design.xml",
    "DebugDir": "C:\/Users\/Administrator\/Desktop\/k732_hls_fir_filter_ip\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/Administrator\/Desktop\/k732_hls_fir_filter_ip\/solution1\/.debug\/k732_hls_fir_filter_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "fir_time": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "fir_time",
      "bundle_role": "default"
    },
    "input_r": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "input_r",
      "bundle_role": "default"
    },
    "output_r": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "output_r",
      "bundle_role": "default"
    },
    "result_valid": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "result_valid",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "input_r": {
      "dir": "in",
      "width": "32"
    },
    "fir_time": {
      "dir": "in",
      "width": "8"
    },
    "output_r": {
      "dir": "out",
      "width": "32"
    },
    "result_valid": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "k732_hls_fir_filter_ip"},
    "Info": {"k732_hls_fir_filter_ip": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"k732_hls_fir_filter_ip": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "554",
          "PipelineIIMin": "2",
          "PipelineIIMax": "555",
          "PipelineII": "2 ~ 555",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.794"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "510",
            "Latency": "0 ~ 510",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "746",
          "LUT": "755",
          "URAM": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "k732_hls_fir_filter_ip",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-29 22:00:39 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
