###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       238937   # Number of WRITE/WRITEP commands
num_reads_done                 =       553459   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       444161   # Number of read row buffer hits
num_read_cmds                  =       553457   # Number of READ/READP commands
num_writes_done                =       238941   # Number of read requests issued
num_write_row_hits             =       172218   # Number of write row buffer hits
num_act_cmds                   =       176659   # Number of ACT commands
num_pre_cmds                   =       176635   # Number of PRE commands
num_ondemand_pres              =       154057   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9468382   # Cyles of rank active rank.0
rank_active_cycles.1           =      9206350   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       531618   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       793650   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       739679   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6119   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2413   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1676   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1663   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2739   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3433   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5186   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9583   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18805   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          811   # Write cmd latency (cycles)
write_latency[40-59]           =         1369   # Write cmd latency (cycles)
write_latency[60-79]           =         3650   # Write cmd latency (cycles)
write_latency[80-99]           =         7605   # Write cmd latency (cycles)
write_latency[100-119]         =        10315   # Write cmd latency (cycles)
write_latency[120-139]         =        14785   # Write cmd latency (cycles)
write_latency[140-159]         =        15872   # Write cmd latency (cycles)
write_latency[160-179]         =        16976   # Write cmd latency (cycles)
write_latency[180-199]         =        17205   # Write cmd latency (cycles)
write_latency[200-]            =       150323   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       240380   # Read request latency (cycles)
read_latency[40-59]            =        79087   # Read request latency (cycles)
read_latency[60-79]            =        79299   # Read request latency (cycles)
read_latency[80-99]            =        25463   # Read request latency (cycles)
read_latency[100-119]          =        17558   # Read request latency (cycles)
read_latency[120-139]          =        14389   # Read request latency (cycles)
read_latency[140-159]          =        10467   # Read request latency (cycles)
read_latency[160-179]          =         8364   # Read request latency (cycles)
read_latency[180-199]          =         6932   # Read request latency (cycles)
read_latency[200-]             =        71517   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.19277e+09   # Write energy
read_energy                    =  2.23154e+09   # Read energy
act_energy                     =  4.83339e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.55177e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.80952e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90827e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74476e+09   # Active standby energy rank.1
average_read_latency           =      107.976   # Average read request latency (cycles)
average_interarrival           =      12.6199   # Average request interarrival latency (cycles)
total_energy                   =  1.69015e+10   # Total energy (pJ)
average_power                  =      1690.15   # Average power (mW)
average_bandwidth              =      6.76181   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       234887   # Number of WRITE/WRITEP commands
num_reads_done                 =       545376   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       451712   # Number of read row buffer hits
num_read_cmds                  =       545376   # Number of READ/READP commands
num_writes_done                =       234892   # Number of read requests issued
num_write_row_hits             =       183685   # Number of write row buffer hits
num_act_cmds                   =       145354   # Number of ACT commands
num_pre_cmds                   =       145326   # Number of PRE commands
num_ondemand_pres              =       123064   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9340127   # Cyles of rank active rank.0
rank_active_cycles.1           =      9319571   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       659873   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       680429   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       727162   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6601   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2430   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1629   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1061   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1663   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2738   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3342   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5201   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9537   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18908   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =          837   # Write cmd latency (cycles)
write_latency[40-59]           =         1913   # Write cmd latency (cycles)
write_latency[60-79]           =         4612   # Write cmd latency (cycles)
write_latency[80-99]           =         9138   # Write cmd latency (cycles)
write_latency[100-119]         =        12186   # Write cmd latency (cycles)
write_latency[120-139]         =        14919   # Write cmd latency (cycles)
write_latency[140-159]         =        14743   # Write cmd latency (cycles)
write_latency[160-179]         =        15353   # Write cmd latency (cycles)
write_latency[180-199]         =        15805   # Write cmd latency (cycles)
write_latency[200-]            =       145354   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       251382   # Read request latency (cycles)
read_latency[40-59]            =        80131   # Read request latency (cycles)
read_latency[60-79]            =        72729   # Read request latency (cycles)
read_latency[80-99]            =        24990   # Read request latency (cycles)
read_latency[100-119]          =        17246   # Read request latency (cycles)
read_latency[120-139]          =        13851   # Read request latency (cycles)
read_latency[140-159]          =         9129   # Read request latency (cycles)
read_latency[160-179]          =         7464   # Read request latency (cycles)
read_latency[180-199]          =         6085   # Read request latency (cycles)
read_latency[200-]             =        62368   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.17256e+09   # Write energy
read_energy                    =  2.19896e+09   # Read energy
act_energy                     =  3.97689e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.16739e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.26606e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82824e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81541e+09   # Active standby energy rank.1
average_read_latency           =      97.6084   # Average read request latency (cycles)
average_interarrival           =       12.816   # Average request interarrival latency (cycles)
total_energy                   =  1.67608e+10   # Total energy (pJ)
average_power                  =      1676.08   # Average power (mW)
average_bandwidth              =      6.65829   # Average bandwidth
