Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 00:20:27 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 1072        0.092        0.000                      0                 1072        3.750        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.208        0.000                      0                 1068        0.092        0.000                      0                 1068        3.750        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.502        0.000                      0                    4        0.973        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 2.747ns (29.878%)  route 6.447ns (70.122%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.560 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.788 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.788    alum/out_sig0_carry__1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.010 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.582    12.593    alum/p_1_in
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.299    12.892 f  alum/ram_reg_i_18/O
                         net (fo=3, routed)           0.465    13.357    sm/ram_reg_6
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.481 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.867    14.348    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.731ns (29.887%)  route 6.407ns (70.113%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.560 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.987 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.609    12.596    sm/data0[11]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.306    12.902 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.464    13.366    sm/ram_reg_i_17_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I4_O)        0.124    13.490 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.802    14.292    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 1.830ns (19.144%)  route 7.729ns (80.856%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=114, routed)         1.350     7.021    sm/D_states_q_reg[0]_rep_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.433     7.578    sm/out_sig0_carry_i_65_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124     7.702 r  sm/out_sig0_carry_i_41/O
                         net (fo=49, routed)          0.835     8.537    sm/out_sig0_carry_i_41_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.808     9.469    L_reg/M_sm_ra1[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.593 f  L_reg/out_sig0_carry__0_i_14/O
                         net (fo=9, routed)           1.147    10.740    L_reg/D_registers_q_reg[7][5]_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.864 r  L_reg/D_states_q[5]_i_34/O
                         net (fo=3, routed)           0.880    11.744    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I2_O)        0.116    11.860 r  L_reg/D_states_q[4]_i_24/O
                         net (fo=1, routed)           0.707    12.567    sm/D_states_q[4]_i_6_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.328    12.895 r  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.404    13.299    sm/D_states_q[4]_i_15_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  sm/D_states_q[4]_i_6/O
                         net (fo=3, routed)           0.692    14.115    sm/D_states_q[4]_i_6_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.239 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.474    14.713    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X53Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.452    14.857    sm/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)       -0.081    15.000    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 2.731ns (30.264%)  route 6.293ns (69.736%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.560 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.987 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.609    12.596    sm/data0[11]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.306    12.902 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.469    13.371    display/ram_reg
    SLICE_X47Y39         LUT5 (Prop_lut5_I2_O)        0.124    13.495 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.684    14.178    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 2.747ns (30.476%)  route 6.267ns (69.524%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.560 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.788 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.788    alum/out_sig0_carry__1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.010 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.582    12.593    alum/p_1_in
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.299    12.892 f  alum/ram_reg_i_18/O
                         net (fo=3, routed)           0.486    13.378    sm/ram_reg_6
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.502 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.666    14.168    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 2.749ns (30.525%)  route 6.257ns (69.475%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.560 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.008 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.590    12.599    sm/data0[9]
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.303    12.902 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.327    13.229    display/ram_reg_2
    SLICE_X46Y39         LUT5 (Prop_lut5_I2_O)        0.124    13.353 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.807    14.160    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 2.749ns (30.550%)  route 6.249ns (69.449%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.560 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.008 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.590    12.599    sm/data0[9]
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.303    12.902 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.326    13.228    sm/ram_reg_i_17_2
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.124    13.352 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.800    14.153    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 2.617ns (29.106%)  route 6.374ns (70.894%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.559    10.785    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.909 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.909    alum/ram_reg_i_42_2[1]
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.459 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.459    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.772 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.633    12.405    sm/data1[7]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.306    12.711 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.735    13.446    display/ram_reg_4
    SLICE_X49Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.570 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.576    14.146    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 2.617ns (29.178%)  route 6.352ns (70.821%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.559    10.785    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.909 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.909    alum/ram_reg_i_42_2[1]
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.459 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.459    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.772 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.633    12.405    sm/data1[7]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.306    12.711 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.477    13.188    sm/ram_reg_i_17_4
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.312 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.812    14.123    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 2.004ns (22.909%)  route 6.744ns (77.091%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=93, routed)          1.245     6.855    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X50Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.979 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=2, routed)           0.610     7.588    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.712 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.455     8.167    sm/out_sig0_carry_i_72_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.291 r  sm/out_sig0_carry_i_53/O
                         net (fo=1, routed)           0.412     8.703    sm/out_sig0_carry_i_53_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  sm/out_sig0_carry_i_29/O
                         net (fo=8, routed)           0.462     9.289    sm/M_sm_bsel[0]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.690    10.103    sm/D_states_q_reg[7]_10
    SLICE_X45Y38         LUT4 (Prop_lut4_I2_O)        0.124    10.227 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.660    10.886    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.010 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.010    alum/ram_reg_i_42_0[1]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.237 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.656    11.893    sm/data0[1]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.303    12.196 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.835    13.031    sm/ram_reg_i_17_10
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.150    13.181 r  sm/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.721    13.902    brams/bram2/ram_reg_1[1]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.768    14.355    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.636%)  route 0.278ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    sr2/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.954    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.636%)  route 0.278ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    sr2/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.954    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.636%)  route 0.278ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    sr2/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.954    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.636%)  route 0.278ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    sr2/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.954    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.590     1.534    sr1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.859     2.049    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.547    
    SLICE_X60Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.590     1.534    sr1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.859     2.049    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.547    
    SLICE_X60Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.590     1.534    sr1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.859     2.049    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.547    
    SLICE_X60Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.590     1.534    sr1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.859     2.049    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y36         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.547    
    SLICE_X60Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.977%)  route 0.329ns (70.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    sr3/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.329     2.006    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y37         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.860     2.050    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y37         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.570    
    SLICE_X60Y37         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.879    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.977%)  route 0.329ns (70.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    sr3/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.329     2.006    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y37         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.860     2.050    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y37         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.570    
    SLICE_X60Y37         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.879    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y40   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y43   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y46   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.704ns (17.344%)  route 3.355ns (82.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=93, routed)          2.028     7.638    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.762 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.620     8.382    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.707     9.213    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    14.715    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.704ns (17.344%)  route 3.355ns (82.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=93, routed)          2.028     7.638    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.762 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.620     8.382    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.707     9.213    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    14.715    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.704ns (17.344%)  route 3.355ns (82.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=93, routed)          2.028     7.638    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.762 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.620     8.382    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.707     9.213    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    14.715    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.704ns (17.344%)  route 3.355ns (82.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=93, routed)          2.028     7.638    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.762 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.620     8.382    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.707     9.213    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    14.715    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.488%)  route 0.722ns (79.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.467     2.143    sm/M_display_reading
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.188 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.444    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X54Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.488%)  route 0.722ns (79.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.467     2.143    sm/M_display_reading
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.188 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.444    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X54Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.488%)  route 0.722ns (79.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.467     2.143    sm/M_display_reading
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.188 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.444    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X54Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.488%)  route 0.722ns (79.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.467     2.143    sm/M_display_reading
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.188 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.444    fifo_reset_cond/AS[0]
    SLICE_X54Y35         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X54Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.973    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.401ns  (logic 10.623ns (29.182%)  route 25.779ns (70.818%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=7 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 f  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.457    34.479    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.153    34.632 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.170    37.802    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    41.553 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.553    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.177ns  (logic 10.390ns (28.720%)  route 25.787ns (71.280%))
  Logic Levels:           30  (CARRY4=6 LUT3=2 LUT4=6 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.471    34.493    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT3 (Prop_lut3_I2_O)        0.124    34.617 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.164    37.782    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.328 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.328    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.939ns  (logic 10.672ns (29.695%)  route 25.267ns (70.305%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=7 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.374    34.397    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I3_O)        0.150    34.547 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.740    37.287    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    41.091 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.091    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.878ns  (logic 10.369ns (28.900%)  route 25.510ns (71.100%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=7 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 f  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.374    34.397    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.124    34.521 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.983    37.504    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    41.030 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.030    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.717ns  (logic 10.417ns (29.165%)  route 25.300ns (70.835%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=7 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 f  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.377    34.400    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.124    34.524 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.771    37.295    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    40.869 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.869    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.625ns  (logic 10.596ns (29.743%)  route 25.029ns (70.257%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=7 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.377    34.400    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I1_O)        0.150    34.550 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.499    37.049    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    40.776 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.776    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.297ns  (logic 10.360ns (29.350%)  route 24.937ns (70.650%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=7 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.381     7.988    L_reg/D_registers_q_reg[6][11]_0[3]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  L_reg/L_08368424_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.483     8.596    L_reg/L_08368424_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.720 r  L_reg/L_08368424_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     9.576    L_reg/L_08368424_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.883    10.583    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.735 r  L_reg/L_08368424_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.578    11.312    L_reg/L_08368424_remainder0__0_carry_i_9__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.660 r  L_reg/L_08368424_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.660    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.210 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.210    timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.432 r  timerseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           1.030    13.462    L_reg/L_08368424_remainder0_1[4]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.327    13.789 r  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          1.346    15.135    L_reg/i__carry__0_i_26_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.326    15.461 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.871    16.332    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.148    16.480 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.049    17.529    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    17.857 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.669    18.526    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.650 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.792    19.442    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.566 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.757    20.323    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.447 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.447    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.845 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.084 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.276    22.360    L_reg/L_08368424_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.302    22.662 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.676    24.338    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.462 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.829    25.291    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124    25.415 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.708    26.122    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    26.246 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    27.089    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.213 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.213    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.763 r  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.764    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 f  timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    28.903    timerseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.303    29.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.640    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.764 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.978    30.742    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.866 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.738    31.603    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    31.727 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.171    32.899    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.023 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.457    34.479    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I1_O)        0.124    34.603 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.328    36.931    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.448 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.448    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.243ns  (logic 11.559ns (34.772%)  route 21.684ns (65.228%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=2 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=19, routed)          1.389     6.997    L_reg/D_registers_q_reg[4][11]_0[9]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.121 r  L_reg/L_08368424_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.483     7.604    L_reg/L_08368424_remainder0__0_carry_i_20_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.728 f  L_reg/L_08368424_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.806     8.534    L_reg/L_08368424_remainder0__0_carry_i_14_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.150     8.684 r  L_reg/L_08368424_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.715     9.398    L_reg/L_08368424_remainder0__0_carry_i_11_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.374     9.772 r  L_reg/L_08368424_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.010    10.783    L_reg/L_08368424_remainder0__0_carry_i_9_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.328    11.111 r  L_reg/L_08368424_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.111    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.661 r  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.661    bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.775    bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.997 f  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__1/O[0]
                         net (fo=4, routed)           0.894    12.890    L_reg/L_08368424_remainder0[8]
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.189 f  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           1.077    14.267    L_reg/i__carry_i_26__0_n_0
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.152    14.419 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.340    15.759    L_reg/i__carry_i_18__0_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.326    16.085 f  L_reg/i__carry_i_25__0/O
                         net (fo=2, routed)           0.636    16.721    L_reg/i__carry_i_25__0_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150    16.871 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           0.864    17.735    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I3_O)        0.326    18.061 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.906    18.967    L_reg/i__carry_i_12__2_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.149    19.116 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.193    19.309    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.037 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.037    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.276 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.783    21.059    L_reg/L_08368424_remainder0_inferred__1/i__carry__1[2]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.301    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.686    22.047    L_reg/i__carry_i_25_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.171 r  L_reg/i__carry__0_i_11/O
                         net (fo=9, routed)           1.277    23.448    L_reg/i__carry__0_i_11_n_0
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152    23.600 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.835    24.435    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.326    24.761 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.960    25.721    L_reg/i__carry_i_12_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124    25.845 r  L_reg/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    25.845    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[0]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.358 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.358    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.475 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.475    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.592 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.592    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.811 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    27.584    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.295    27.879 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.312    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.436 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.553    28.989    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I3_O)        0.118    29.107 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.128    30.236    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    30.562 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.932    32.494    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I0_O)        0.150    32.644 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.009    34.652    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    38.395 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.395    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.115ns  (logic 11.587ns (34.991%)  route 21.528ns (65.009%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=2 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=19, routed)          1.389     6.997    L_reg/D_registers_q_reg[4][11]_0[9]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.121 r  L_reg/L_08368424_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.483     7.604    L_reg/L_08368424_remainder0__0_carry_i_20_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.728 f  L_reg/L_08368424_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.806     8.534    L_reg/L_08368424_remainder0__0_carry_i_14_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.150     8.684 r  L_reg/L_08368424_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.715     9.398    L_reg/L_08368424_remainder0__0_carry_i_11_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.374     9.772 r  L_reg/L_08368424_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.010    10.783    L_reg/L_08368424_remainder0__0_carry_i_9_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.328    11.111 r  L_reg/L_08368424_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.111    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.661 r  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.661    bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.775    bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.997 f  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__1/O[0]
                         net (fo=4, routed)           0.894    12.890    L_reg/L_08368424_remainder0[8]
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.189 f  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           1.077    14.267    L_reg/i__carry_i_26__0_n_0
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.152    14.419 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.340    15.759    L_reg/i__carry_i_18__0_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.326    16.085 f  L_reg/i__carry_i_25__0/O
                         net (fo=2, routed)           0.636    16.721    L_reg/i__carry_i_25__0_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150    16.871 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           0.864    17.735    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I3_O)        0.326    18.061 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.906    18.967    L_reg/i__carry_i_12__2_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.149    19.116 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.193    19.309    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.037 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.037    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.276 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.783    21.059    L_reg/L_08368424_remainder0_inferred__1/i__carry__1[2]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.301    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.686    22.047    L_reg/i__carry_i_25_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.171 r  L_reg/i__carry__0_i_11/O
                         net (fo=9, routed)           1.277    23.448    L_reg/i__carry__0_i_11_n_0
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152    23.600 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.835    24.435    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.326    24.761 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.960    25.721    L_reg/i__carry_i_12_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124    25.845 r  L_reg/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    25.845    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[0]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.358 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.358    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.475 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.475    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.592 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.592    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.811 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    27.584    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.295    27.879 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.312    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.436 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.553    28.989    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I3_O)        0.118    29.107 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.128    30.236    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    30.562 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.922    32.484    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I3_O)        0.152    32.636 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863    34.498    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.768    38.266 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.266    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.015ns  (logic 11.559ns (35.012%)  route 21.456ns (64.988%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=2 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=19, routed)          1.389     6.997    L_reg/D_registers_q_reg[4][11]_0[9]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.121 r  L_reg/L_08368424_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.483     7.604    L_reg/L_08368424_remainder0__0_carry_i_20_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.728 f  L_reg/L_08368424_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.806     8.534    L_reg/L_08368424_remainder0__0_carry_i_14_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.150     8.684 r  L_reg/L_08368424_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.715     9.398    L_reg/L_08368424_remainder0__0_carry_i_11_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.374     9.772 r  L_reg/L_08368424_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.010    10.783    L_reg/L_08368424_remainder0__0_carry_i_9_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.328    11.111 r  L_reg/L_08368424_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.111    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.661 r  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.661    bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.775    bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.997 f  bseg_driver/decimal_renderer/L_08368424_remainder0__0_carry__1/O[0]
                         net (fo=4, routed)           0.894    12.890    L_reg/L_08368424_remainder0[8]
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.189 f  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           1.077    14.267    L_reg/i__carry_i_26__0_n_0
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.152    14.419 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.340    15.759    L_reg/i__carry_i_18__0_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.326    16.085 f  L_reg/i__carry_i_25__0/O
                         net (fo=2, routed)           0.636    16.721    L_reg/i__carry_i_25__0_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150    16.871 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           0.864    17.735    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I3_O)        0.326    18.061 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.906    18.967    L_reg/i__carry_i_12__2_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.149    19.116 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.193    19.309    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.037 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.037    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.276 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.783    21.059    L_reg/L_08368424_remainder0_inferred__1/i__carry__1[2]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.301    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.686    22.047    L_reg/i__carry_i_25_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.171 r  L_reg/i__carry__0_i_11/O
                         net (fo=9, routed)           1.277    23.448    L_reg/i__carry__0_i_11_n_0
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152    23.600 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.835    24.435    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.326    24.761 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.960    25.721    L_reg/i__carry_i_12_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124    25.845 r  L_reg/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    25.845    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[0]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.358 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.358    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.475 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.475    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.592 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.592    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.811 r  bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    27.584    bseg_driver/decimal_renderer/L_08368424_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.295    27.879 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.312    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.436 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.553    28.989    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I3_O)        0.118    29.107 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.128    30.236    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    30.562 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.706    32.268    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.153    32.421 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.006    34.427    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.739    38.166 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.166    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.386ns (79.941%)  route 0.348ns (20.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.048    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.270 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.270    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.425ns (80.522%)  route 0.345ns (19.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.345     2.029    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.306 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.306    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.390ns (76.127%)  route 0.436ns (23.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     2.136    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.361 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.361    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.414ns (77.006%)  route 0.422ns (22.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.664 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.086    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.372 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.428ns (76.618%)  route 0.436ns (23.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.436     2.119    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.399 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.399    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.393ns (71.129%)  route 0.565ns (28.871%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.231     1.906    aseg_driver/ctr/S[1]
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.951 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.286    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.493 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.493    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.386ns (70.117%)  route 0.591ns (29.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.591     2.267    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.512 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.512    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1532516791[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.461ns (73.666%)  route 0.522ns (26.334%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    forLoop_idx_0_1532516791[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1532516791[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_1532516791[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.797    forLoop_idx_0_1532516791[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.098     1.895 r  forLoop_idx_0_1532516791[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.390     2.285    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.519 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.519    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1532516791[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.455ns (73.262%)  route 0.531ns (26.738%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    forLoop_idx_0_1532516791[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  forLoop_idx_0_1532516791[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_1532516791[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    forLoop_idx_0_1532516791[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  forLoop_idx_0_1532516791[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.417     2.294    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.523 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.523    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.369ns (67.451%)  route 0.660ns (32.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.660     2.337    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.565 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.565    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.746ns  (logic 1.615ns (34.026%)  route 3.131ns (65.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.489     3.979    forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.103 r  forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.643     4.746    forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_2021958255[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.619ns (34.829%)  route 3.029ns (65.171%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.410     3.905    forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.029 r  forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.618     4.647    forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y50         SRLC32E                                      r  forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.510     4.914    forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y50         SRLC32E                                      r  forLoop_idx_0_2021958255[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.393ns  (logic 1.625ns (36.983%)  route 2.768ns (63.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.297     3.798    forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.922 r  forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.471     4.393    forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.505     4.909    forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.617ns (37.895%)  route 2.651ns (62.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.173     3.667    forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.791 r  forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.477     4.268    forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y50         SRLC32E                                      r  forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.510     4.914    forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y50         SRLC32E                                      r  forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.628ns (40.649%)  route 2.377ns (59.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.353    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.528     4.004    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.628ns (40.649%)  route 2.377ns (59.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.353    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.528     4.004    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.628ns (40.649%)  route 2.377ns (59.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.353    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.528     4.004    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.628ns (40.649%)  route 2.377ns (59.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.353    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.528     4.004    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.628ns (40.649%)  route 2.377ns (59.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.353    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.528     4.004    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 1.622ns (40.840%)  route 2.350ns (59.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.184    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.308 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.665     3.973    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.300ns (26.884%)  route 0.815ns (73.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.565     0.819    forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.864 r  forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.250     1.115    forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1532516791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.307ns (27.541%)  route 0.808ns (72.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.478     0.740    forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.785 r  forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.330     1.115    forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1532516791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.597%)  route 0.920ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.018    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.063 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.173     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.597%)  route 0.920ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.018    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.063 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.173     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.597%)  route 0.920ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.018    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.063 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.173     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.597%)  route 0.920ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.018    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.063 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.173     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.597%)  route 0.920ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.018    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.063 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.173     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.311ns (24.764%)  route 0.945ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.966    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.011 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.246     1.256    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.306ns (23.105%)  route 1.019ns (76.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.843     1.104    forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.149 r  forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.175     1.325    forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y50         SRLC32E                                      r  forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.864     2.054    forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y50         SRLC32E                                      r  forLoop_idx_0_2021958255[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.313ns (22.292%)  route 1.092ns (77.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.929     1.198    forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.243 r  forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.163     1.406    forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.859     2.049    forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_2021958255[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





