#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001de59f64580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001de59fe0640_0 .net "PC", 31 0, v000001de59fd8bb0_0;  1 drivers
v000001de59fdfba0_0 .var "clk", 0 0;
v000001de59fe0960_0 .net "clkout", 0 0, L_000001de59f9d280;  1 drivers
v000001de59fdfce0_0 .net "cycles_consumed", 31 0, v000001de59fdf380_0;  1 drivers
v000001de59fe0c80_0 .var "rst", 0 0;
S_000001de59f06580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001de59f64580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001de59f80740 .param/l "RType" 0 4 2, C4<000000>;
P_000001de59f80778 .param/l "add" 0 4 5, C4<100000>;
P_000001de59f807b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001de59f807e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001de59f80820 .param/l "and_" 0 4 5, C4<100100>;
P_000001de59f80858 .param/l "andi" 0 4 8, C4<001100>;
P_000001de59f80890 .param/l "beq" 0 4 10, C4<000100>;
P_000001de59f808c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001de59f80900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001de59f80938 .param/l "j" 0 4 12, C4<000010>;
P_000001de59f80970 .param/l "jal" 0 4 12, C4<000011>;
P_000001de59f809a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001de59f809e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001de59f80a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001de59f80a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001de59f80a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001de59f80ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001de59f80af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001de59f80b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001de59f80b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001de59f80ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001de59f80bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001de59f80c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001de59f80c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001de59f80c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001de59f80cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001de59f9dd00 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9d1a0 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9da60 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9d3d0 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9dc90 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9d8a0 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9d750 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9d910 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9d280 .functor OR 1, v000001de59fdfba0_0, v000001de59f6b220_0, C4<0>, C4<0>;
L_000001de59f9dbb0 .functor OR 1, L_000001de5a029800, L_000001de5a02ae80, C4<0>, C4<0>;
L_000001de59f9d130 .functor AND 1, L_000001de5a029b20, L_000001de5a0293a0, C4<1>, C4<1>;
L_000001de59f9dc20 .functor NOT 1, v000001de59fe0c80_0, C4<0>, C4<0>, C4<0>;
L_000001de59f9dd70 .functor OR 1, L_000001de5a02ade0, L_000001de5a029120, C4<0>, C4<0>;
L_000001de59f9dde0 .functor OR 1, L_000001de59f9dd70, L_000001de5a029d00, C4<0>, C4<0>;
L_000001de59f9db40 .functor OR 1, L_000001de5a02a2a0, L_000001de5a040b90, C4<0>, C4<0>;
L_000001de59f9de50 .functor AND 1, L_000001de5a02a020, L_000001de59f9db40, C4<1>, C4<1>;
L_000001de59f9d6e0 .functor OR 1, L_000001de5a03fa10, L_000001de5a03f330, C4<0>, C4<0>;
L_000001de59f9d440 .functor AND 1, L_000001de5a03fc90, L_000001de59f9d6e0, C4<1>, C4<1>;
L_000001de59f9d7c0 .functor NOT 1, L_000001de59f9d280, C4<0>, C4<0>, C4<0>;
v000001de59fd8ed0_0 .net "ALUOp", 3 0, v000001de59f69ba0_0;  1 drivers
v000001de59fd8f70_0 .net "ALUResult", 31 0, v000001de59fd86b0_0;  1 drivers
v000001de59fd9010_0 .net "ALUSrc", 0 0, v000001de59f6b040_0;  1 drivers
v000001de59fdb400_0 .net "ALUin2", 31 0, L_000001de5a03f650;  1 drivers
v000001de59fdba40_0 .net "MemReadEn", 0 0, v000001de59f69d80_0;  1 drivers
v000001de59fdbae0_0 .net "MemWriteEn", 0 0, v000001de59f6b0e0_0;  1 drivers
v000001de59fdc6c0_0 .net "MemtoReg", 0 0, v000001de59f69e20_0;  1 drivers
v000001de59fdbb80_0 .net "PC", 31 0, v000001de59fd8bb0_0;  alias, 1 drivers
v000001de59fdc080_0 .net "PCPlus1", 31 0, L_000001de5a02a520;  1 drivers
v000001de59fdbc20_0 .net "PCsrc", 0 0, v000001de59fda2d0_0;  1 drivers
v000001de59fdbcc0_0 .net "RegDst", 0 0, v000001de59f6a000_0;  1 drivers
v000001de59fdb2c0_0 .net "RegWriteEn", 0 0, v000001de59f6b180_0;  1 drivers
v000001de59fdbf40_0 .net "WriteRegister", 4 0, L_000001de5a0298a0;  1 drivers
v000001de59fdb5e0_0 .net *"_ivl_0", 0 0, L_000001de59f9dd00;  1 drivers
L_000001de59fe0fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001de59fdc3a0_0 .net/2u *"_ivl_10", 4 0, L_000001de59fe0fd0;  1 drivers
L_000001de59fe13c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdc620_0 .net *"_ivl_101", 15 0, L_000001de59fe13c0;  1 drivers
v000001de59fdbd60_0 .net *"_ivl_102", 31 0, L_000001de5a02aca0;  1 drivers
L_000001de59fe1408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdcc60_0 .net *"_ivl_105", 25 0, L_000001de59fe1408;  1 drivers
L_000001de59fe1450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdb360_0 .net/2u *"_ivl_106", 31 0, L_000001de59fe1450;  1 drivers
v000001de59fdcd00_0 .net *"_ivl_108", 0 0, L_000001de5a029b20;  1 drivers
L_000001de59fe1498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001de59fdc300_0 .net/2u *"_ivl_110", 5 0, L_000001de59fe1498;  1 drivers
v000001de59fdb4a0_0 .net *"_ivl_112", 0 0, L_000001de5a0293a0;  1 drivers
v000001de59fdb680_0 .net *"_ivl_115", 0 0, L_000001de59f9d130;  1 drivers
v000001de59fdcda0_0 .net *"_ivl_116", 47 0, L_000001de5a02a8e0;  1 drivers
L_000001de59fe14e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdca80_0 .net *"_ivl_119", 15 0, L_000001de59fe14e0;  1 drivers
L_000001de59fe1018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de59fdc260_0 .net/2u *"_ivl_12", 5 0, L_000001de59fe1018;  1 drivers
v000001de59fdb720_0 .net *"_ivl_120", 47 0, L_000001de5a029080;  1 drivers
L_000001de59fe1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdc440_0 .net *"_ivl_123", 15 0, L_000001de59fe1528;  1 drivers
v000001de59fdbfe0_0 .net *"_ivl_125", 0 0, L_000001de5a029bc0;  1 drivers
v000001de59fdc4e0_0 .net *"_ivl_126", 31 0, L_000001de5a02a980;  1 drivers
v000001de59fdb220_0 .net *"_ivl_128", 47 0, L_000001de5a029e40;  1 drivers
v000001de59fdbe00_0 .net *"_ivl_130", 47 0, L_000001de5a02aa20;  1 drivers
v000001de59fdbea0_0 .net *"_ivl_132", 47 0, L_000001de5a02a5c0;  1 drivers
v000001de59fdce40_0 .net *"_ivl_134", 47 0, L_000001de5a02aac0;  1 drivers
v000001de59fdc760_0 .net *"_ivl_14", 0 0, L_000001de59fe00a0;  1 drivers
v000001de59fdb540_0 .net *"_ivl_140", 0 0, L_000001de59f9dc20;  1 drivers
L_000001de59fe15b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdafa0_0 .net/2u *"_ivl_142", 31 0, L_000001de59fe15b8;  1 drivers
L_000001de59fe1690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001de59fdb7c0_0 .net/2u *"_ivl_146", 5 0, L_000001de59fe1690;  1 drivers
v000001de59fdb860_0 .net *"_ivl_148", 0 0, L_000001de5a02ade0;  1 drivers
L_000001de59fe16d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001de59fdc800_0 .net/2u *"_ivl_150", 5 0, L_000001de59fe16d8;  1 drivers
v000001de59fdc940_0 .net *"_ivl_152", 0 0, L_000001de5a029120;  1 drivers
v000001de59fdb900_0 .net *"_ivl_155", 0 0, L_000001de59f9dd70;  1 drivers
L_000001de59fe1720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001de59fdc580_0 .net/2u *"_ivl_156", 5 0, L_000001de59fe1720;  1 drivers
v000001de59fdc8a0_0 .net *"_ivl_158", 0 0, L_000001de5a029d00;  1 drivers
L_000001de59fe1060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001de59fdc120_0 .net/2u *"_ivl_16", 4 0, L_000001de59fe1060;  1 drivers
v000001de59fdb9a0_0 .net *"_ivl_161", 0 0, L_000001de59f9dde0;  1 drivers
L_000001de59fe1768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdc9e0_0 .net/2u *"_ivl_162", 15 0, L_000001de59fe1768;  1 drivers
v000001de59fdc1c0_0 .net *"_ivl_164", 31 0, L_000001de5a0291c0;  1 drivers
v000001de59fdcb20_0 .net *"_ivl_167", 0 0, L_000001de5a0294e0;  1 drivers
v000001de59fdb0e0_0 .net *"_ivl_168", 15 0, L_000001de5a02a3e0;  1 drivers
v000001de59fdb040_0 .net *"_ivl_170", 31 0, L_000001de5a029580;  1 drivers
v000001de59fdcbc0_0 .net *"_ivl_174", 31 0, L_000001de5a029f80;  1 drivers
L_000001de59fe17b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdb180_0 .net *"_ivl_177", 25 0, L_000001de59fe17b0;  1 drivers
L_000001de59fe17f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdcfb0_0 .net/2u *"_ivl_178", 31 0, L_000001de59fe17f8;  1 drivers
v000001de59fded10_0 .net *"_ivl_180", 0 0, L_000001de5a02a020;  1 drivers
L_000001de59fe1840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdd370_0 .net/2u *"_ivl_182", 5 0, L_000001de59fe1840;  1 drivers
v000001de59fdd870_0 .net *"_ivl_184", 0 0, L_000001de5a02a2a0;  1 drivers
L_000001de59fe1888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001de59fde9f0_0 .net/2u *"_ivl_186", 5 0, L_000001de59fe1888;  1 drivers
v000001de59fdedb0_0 .net *"_ivl_188", 0 0, L_000001de5a040b90;  1 drivers
v000001de59fdea90_0 .net *"_ivl_19", 4 0, L_000001de59fe0320;  1 drivers
v000001de59fde950_0 .net *"_ivl_191", 0 0, L_000001de59f9db40;  1 drivers
v000001de59fdd550_0 .net *"_ivl_193", 0 0, L_000001de59f9de50;  1 drivers
L_000001de59fe18d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de59fde630_0 .net/2u *"_ivl_194", 5 0, L_000001de59fe18d0;  1 drivers
v000001de59fddaf0_0 .net *"_ivl_196", 0 0, L_000001de5a03ff10;  1 drivers
L_000001de59fe1918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001de59fdee50_0 .net/2u *"_ivl_198", 31 0, L_000001de59fe1918;  1 drivers
L_000001de59fe0f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdd4b0_0 .net/2u *"_ivl_2", 5 0, L_000001de59fe0f88;  1 drivers
v000001de59fdd5f0_0 .net *"_ivl_20", 4 0, L_000001de59fe03c0;  1 drivers
v000001de59fdeb30_0 .net *"_ivl_200", 31 0, L_000001de5a0405f0;  1 drivers
v000001de59fdd410_0 .net *"_ivl_204", 31 0, L_000001de5a03f290;  1 drivers
L_000001de59fe1960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdd690_0 .net *"_ivl_207", 25 0, L_000001de59fe1960;  1 drivers
L_000001de59fe19a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdd730_0 .net/2u *"_ivl_208", 31 0, L_000001de59fe19a8;  1 drivers
v000001de59fdd050_0 .net *"_ivl_210", 0 0, L_000001de5a03fc90;  1 drivers
L_000001de59fe19f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de59fde770_0 .net/2u *"_ivl_212", 5 0, L_000001de59fe19f0;  1 drivers
v000001de59fddcd0_0 .net *"_ivl_214", 0 0, L_000001de5a03fa10;  1 drivers
L_000001de59fe1a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001de59fdd7d0_0 .net/2u *"_ivl_216", 5 0, L_000001de59fe1a38;  1 drivers
v000001de59fdd9b0_0 .net *"_ivl_218", 0 0, L_000001de5a03f330;  1 drivers
v000001de59fdd910_0 .net *"_ivl_221", 0 0, L_000001de59f9d6e0;  1 drivers
v000001de59fdebd0_0 .net *"_ivl_223", 0 0, L_000001de59f9d440;  1 drivers
L_000001de59fe1a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de59fdda50_0 .net/2u *"_ivl_224", 5 0, L_000001de59fe1a80;  1 drivers
v000001de59fde130_0 .net *"_ivl_226", 0 0, L_000001de5a0404b0;  1 drivers
v000001de59fde6d0_0 .net *"_ivl_228", 31 0, L_000001de5a03f3d0;  1 drivers
v000001de59fde810_0 .net *"_ivl_24", 0 0, L_000001de59f9da60;  1 drivers
L_000001de59fe10a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001de59fddb90_0 .net/2u *"_ivl_26", 4 0, L_000001de59fe10a8;  1 drivers
v000001de59fdd0f0_0 .net *"_ivl_29", 4 0, L_000001de59fe0dc0;  1 drivers
v000001de59fdd190_0 .net *"_ivl_32", 0 0, L_000001de59f9d3d0;  1 drivers
L_000001de59fe10f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001de59fde8b0_0 .net/2u *"_ivl_34", 4 0, L_000001de59fe10f0;  1 drivers
v000001de59fddeb0_0 .net *"_ivl_37", 4 0, L_000001de59fdefc0;  1 drivers
v000001de59fde450_0 .net *"_ivl_40", 0 0, L_000001de59f9dc90;  1 drivers
L_000001de59fe1138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdd230_0 .net/2u *"_ivl_42", 15 0, L_000001de59fe1138;  1 drivers
v000001de59fdec70_0 .net *"_ivl_45", 15 0, L_000001de5a0299e0;  1 drivers
v000001de59fdd2d0_0 .net *"_ivl_48", 0 0, L_000001de59f9d8a0;  1 drivers
v000001de59fddc30_0 .net *"_ivl_5", 5 0, L_000001de59fdfd80;  1 drivers
L_000001de59fe1180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fddd70_0 .net/2u *"_ivl_50", 36 0, L_000001de59fe1180;  1 drivers
L_000001de59fe11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fdde10_0 .net/2u *"_ivl_52", 31 0, L_000001de59fe11c8;  1 drivers
v000001de59fddf50_0 .net *"_ivl_55", 4 0, L_000001de5a029260;  1 drivers
v000001de59fddff0_0 .net *"_ivl_56", 36 0, L_000001de5a02a480;  1 drivers
v000001de59fde090_0 .net *"_ivl_58", 36 0, L_000001de5a029da0;  1 drivers
v000001de59fde4f0_0 .net *"_ivl_62", 0 0, L_000001de59f9d750;  1 drivers
L_000001de59fe1210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de59fde270_0 .net/2u *"_ivl_64", 5 0, L_000001de59fe1210;  1 drivers
v000001de59fde1d0_0 .net *"_ivl_67", 5 0, L_000001de5a029300;  1 drivers
v000001de59fde310_0 .net *"_ivl_70", 0 0, L_000001de59f9d910;  1 drivers
L_000001de59fe1258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fde3b0_0 .net/2u *"_ivl_72", 57 0, L_000001de59fe1258;  1 drivers
L_000001de59fe12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fde590_0 .net/2u *"_ivl_74", 31 0, L_000001de59fe12a0;  1 drivers
v000001de59fdf4c0_0 .net *"_ivl_77", 25 0, L_000001de5a02a700;  1 drivers
v000001de59fe0000_0 .net *"_ivl_78", 57 0, L_000001de5a029620;  1 drivers
v000001de59fdf7e0_0 .net *"_ivl_8", 0 0, L_000001de59f9d1a0;  1 drivers
v000001de59fdfa60_0 .net *"_ivl_80", 57 0, L_000001de5a02a7a0;  1 drivers
L_000001de59fe12e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001de59fdfb00_0 .net/2u *"_ivl_84", 31 0, L_000001de59fe12e8;  1 drivers
L_000001de59fe1330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de59fe0aa0_0 .net/2u *"_ivl_88", 5 0, L_000001de59fe1330;  1 drivers
v000001de59fdff60_0 .net *"_ivl_90", 0 0, L_000001de5a029800;  1 drivers
L_000001de59fe1378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001de59fdfc40_0 .net/2u *"_ivl_92", 5 0, L_000001de59fe1378;  1 drivers
v000001de59fe08c0_0 .net *"_ivl_94", 0 0, L_000001de5a02ae80;  1 drivers
v000001de59fdf240_0 .net *"_ivl_97", 0 0, L_000001de59f9dbb0;  1 drivers
v000001de59fdf6a0_0 .net *"_ivl_98", 47 0, L_000001de5a029a80;  1 drivers
v000001de59fe06e0_0 .net "adderResult", 31 0, L_000001de5a029760;  1 drivers
v000001de59fe0460_0 .net "address", 31 0, L_000001de5a02a840;  1 drivers
v000001de59fdf2e0_0 .net "clk", 0 0, L_000001de59f9d280;  alias, 1 drivers
v000001de59fdf380_0 .var "cycles_consumed", 31 0;
v000001de59fe0140_0 .net "extImm", 31 0, L_000001de5a029ee0;  1 drivers
v000001de59fe0b40_0 .net "funct", 5 0, L_000001de5a02ad40;  1 drivers
v000001de59fdfe20_0 .net "hlt", 0 0, v000001de59f6b220_0;  1 drivers
v000001de59fdf740_0 .net "imm", 15 0, L_000001de5a02a660;  1 drivers
v000001de59fe0280_0 .net "immediate", 31 0, L_000001de5a040230;  1 drivers
v000001de59fdf420_0 .net "input_clk", 0 0, v000001de59fdfba0_0;  1 drivers
v000001de59fe01e0_0 .net "instruction", 31 0, L_000001de5a028fe0;  1 drivers
v000001de59fe0500_0 .net "memoryReadData", 31 0, v000001de59fda410_0;  1 drivers
v000001de59fdf880_0 .net "nextPC", 31 0, L_000001de5a029940;  1 drivers
v000001de59fe0a00_0 .net "opcode", 5 0, L_000001de59fdfec0;  1 drivers
v000001de59fdf920_0 .net "rd", 4 0, L_000001de59fe0d20;  1 drivers
v000001de59fe0be0_0 .net "readData1", 31 0, L_000001de59f9d360;  1 drivers
v000001de59fdf100_0 .net "readData1_w", 31 0, L_000001de5a040a50;  1 drivers
v000001de59fdf560_0 .net "readData2", 31 0, L_000001de59f9d2f0;  1 drivers
v000001de59fe0820_0 .net "rs", 4 0, L_000001de59fe0e60;  1 drivers
v000001de59fdf060_0 .net "rst", 0 0, v000001de59fe0c80_0;  1 drivers
v000001de59fdf1a0_0 .net "rt", 4 0, L_000001de5a02a0c0;  1 drivers
v000001de59fe0780_0 .net "shamt", 31 0, L_000001de5a02a200;  1 drivers
v000001de59fe05a0_0 .net "wire_instruction", 31 0, L_000001de59f9d4b0;  1 drivers
v000001de59fdf600_0 .net "writeData", 31 0, L_000001de5a040190;  1 drivers
v000001de59fdf9c0_0 .net "zero", 0 0, L_000001de5a0402d0;  1 drivers
L_000001de59fdfd80 .part L_000001de5a028fe0, 26, 6;
L_000001de59fdfec0 .functor MUXZ 6, L_000001de59fdfd80, L_000001de59fe0f88, L_000001de59f9dd00, C4<>;
L_000001de59fe00a0 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe1018;
L_000001de59fe0320 .part L_000001de5a028fe0, 11, 5;
L_000001de59fe03c0 .functor MUXZ 5, L_000001de59fe0320, L_000001de59fe1060, L_000001de59fe00a0, C4<>;
L_000001de59fe0d20 .functor MUXZ 5, L_000001de59fe03c0, L_000001de59fe0fd0, L_000001de59f9d1a0, C4<>;
L_000001de59fe0dc0 .part L_000001de5a028fe0, 21, 5;
L_000001de59fe0e60 .functor MUXZ 5, L_000001de59fe0dc0, L_000001de59fe10a8, L_000001de59f9da60, C4<>;
L_000001de59fdefc0 .part L_000001de5a028fe0, 16, 5;
L_000001de5a02a0c0 .functor MUXZ 5, L_000001de59fdefc0, L_000001de59fe10f0, L_000001de59f9d3d0, C4<>;
L_000001de5a0299e0 .part L_000001de5a028fe0, 0, 16;
L_000001de5a02a660 .functor MUXZ 16, L_000001de5a0299e0, L_000001de59fe1138, L_000001de59f9dc90, C4<>;
L_000001de5a029260 .part L_000001de5a028fe0, 6, 5;
L_000001de5a02a480 .concat [ 5 32 0 0], L_000001de5a029260, L_000001de59fe11c8;
L_000001de5a029da0 .functor MUXZ 37, L_000001de5a02a480, L_000001de59fe1180, L_000001de59f9d8a0, C4<>;
L_000001de5a02a200 .part L_000001de5a029da0, 0, 32;
L_000001de5a029300 .part L_000001de5a028fe0, 0, 6;
L_000001de5a02ad40 .functor MUXZ 6, L_000001de5a029300, L_000001de59fe1210, L_000001de59f9d750, C4<>;
L_000001de5a02a700 .part L_000001de5a028fe0, 0, 26;
L_000001de5a029620 .concat [ 26 32 0 0], L_000001de5a02a700, L_000001de59fe12a0;
L_000001de5a02a7a0 .functor MUXZ 58, L_000001de5a029620, L_000001de59fe1258, L_000001de59f9d910, C4<>;
L_000001de5a02a840 .part L_000001de5a02a7a0, 0, 32;
L_000001de5a02a520 .arith/sum 32, v000001de59fd8bb0_0, L_000001de59fe12e8;
L_000001de5a029800 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe1330;
L_000001de5a02ae80 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe1378;
L_000001de5a029a80 .concat [ 32 16 0 0], L_000001de5a02a840, L_000001de59fe13c0;
L_000001de5a02aca0 .concat [ 6 26 0 0], L_000001de59fdfec0, L_000001de59fe1408;
L_000001de5a029b20 .cmp/eq 32, L_000001de5a02aca0, L_000001de59fe1450;
L_000001de5a0293a0 .cmp/eq 6, L_000001de5a02ad40, L_000001de59fe1498;
L_000001de5a02a8e0 .concat [ 32 16 0 0], L_000001de59f9d360, L_000001de59fe14e0;
L_000001de5a029080 .concat [ 32 16 0 0], v000001de59fd8bb0_0, L_000001de59fe1528;
L_000001de5a029bc0 .part L_000001de5a02a660, 15, 1;
LS_000001de5a02a980_0_0 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_4 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_8 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_12 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_16 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_20 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_24 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_0_28 .concat [ 1 1 1 1], L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0, L_000001de5a029bc0;
LS_000001de5a02a980_1_0 .concat [ 4 4 4 4], LS_000001de5a02a980_0_0, LS_000001de5a02a980_0_4, LS_000001de5a02a980_0_8, LS_000001de5a02a980_0_12;
LS_000001de5a02a980_1_4 .concat [ 4 4 4 4], LS_000001de5a02a980_0_16, LS_000001de5a02a980_0_20, LS_000001de5a02a980_0_24, LS_000001de5a02a980_0_28;
L_000001de5a02a980 .concat [ 16 16 0 0], LS_000001de5a02a980_1_0, LS_000001de5a02a980_1_4;
L_000001de5a029e40 .concat [ 16 32 0 0], L_000001de5a02a660, L_000001de5a02a980;
L_000001de5a02aa20 .arith/sum 48, L_000001de5a029080, L_000001de5a029e40;
L_000001de5a02a5c0 .functor MUXZ 48, L_000001de5a02aa20, L_000001de5a02a8e0, L_000001de59f9d130, C4<>;
L_000001de5a02aac0 .functor MUXZ 48, L_000001de5a02a5c0, L_000001de5a029a80, L_000001de59f9dbb0, C4<>;
L_000001de5a029760 .part L_000001de5a02aac0, 0, 32;
L_000001de5a029940 .functor MUXZ 32, L_000001de5a02a520, L_000001de5a029760, v000001de59fda2d0_0, C4<>;
L_000001de5a028fe0 .functor MUXZ 32, L_000001de59f9d4b0, L_000001de59fe15b8, L_000001de59f9dc20, C4<>;
L_000001de5a02ade0 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe1690;
L_000001de5a029120 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe16d8;
L_000001de5a029d00 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe1720;
L_000001de5a0291c0 .concat [ 16 16 0 0], L_000001de5a02a660, L_000001de59fe1768;
L_000001de5a0294e0 .part L_000001de5a02a660, 15, 1;
LS_000001de5a02a3e0_0_0 .concat [ 1 1 1 1], L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0;
LS_000001de5a02a3e0_0_4 .concat [ 1 1 1 1], L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0;
LS_000001de5a02a3e0_0_8 .concat [ 1 1 1 1], L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0;
LS_000001de5a02a3e0_0_12 .concat [ 1 1 1 1], L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0, L_000001de5a0294e0;
L_000001de5a02a3e0 .concat [ 4 4 4 4], LS_000001de5a02a3e0_0_0, LS_000001de5a02a3e0_0_4, LS_000001de5a02a3e0_0_8, LS_000001de5a02a3e0_0_12;
L_000001de5a029580 .concat [ 16 16 0 0], L_000001de5a02a660, L_000001de5a02a3e0;
L_000001de5a029ee0 .functor MUXZ 32, L_000001de5a029580, L_000001de5a0291c0, L_000001de59f9dde0, C4<>;
L_000001de5a029f80 .concat [ 6 26 0 0], L_000001de59fdfec0, L_000001de59fe17b0;
L_000001de5a02a020 .cmp/eq 32, L_000001de5a029f80, L_000001de59fe17f8;
L_000001de5a02a2a0 .cmp/eq 6, L_000001de5a02ad40, L_000001de59fe1840;
L_000001de5a040b90 .cmp/eq 6, L_000001de5a02ad40, L_000001de59fe1888;
L_000001de5a03ff10 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe18d0;
L_000001de5a0405f0 .functor MUXZ 32, L_000001de5a029ee0, L_000001de59fe1918, L_000001de5a03ff10, C4<>;
L_000001de5a040230 .functor MUXZ 32, L_000001de5a0405f0, L_000001de5a02a200, L_000001de59f9de50, C4<>;
L_000001de5a03f290 .concat [ 6 26 0 0], L_000001de59fdfec0, L_000001de59fe1960;
L_000001de5a03fc90 .cmp/eq 32, L_000001de5a03f290, L_000001de59fe19a8;
L_000001de5a03fa10 .cmp/eq 6, L_000001de5a02ad40, L_000001de59fe19f0;
L_000001de5a03f330 .cmp/eq 6, L_000001de5a02ad40, L_000001de59fe1a38;
L_000001de5a0404b0 .cmp/eq 6, L_000001de59fdfec0, L_000001de59fe1a80;
L_000001de5a03f3d0 .functor MUXZ 32, L_000001de59f9d360, v000001de59fd8bb0_0, L_000001de5a0404b0, C4<>;
L_000001de5a040a50 .functor MUXZ 32, L_000001de5a03f3d0, L_000001de59f9d2f0, L_000001de59f9d440, C4<>;
S_000001de59f80d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001de59f72d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001de59f9cf70 .functor NOT 1, v000001de59f6b040_0, C4<0>, C4<0>, C4<0>;
v000001de59f6abe0_0 .net *"_ivl_0", 0 0, L_000001de59f9cf70;  1 drivers
v000001de59f6a5a0_0 .net "in1", 31 0, L_000001de59f9d2f0;  alias, 1 drivers
v000001de59f6ae60_0 .net "in2", 31 0, L_000001de5a040230;  alias, 1 drivers
v000001de59f69b00_0 .net "out", 31 0, L_000001de5a03f650;  alias, 1 drivers
v000001de59f6af00_0 .net "s", 0 0, v000001de59f6b040_0;  alias, 1 drivers
L_000001de5a03f650 .functor MUXZ 32, L_000001de5a040230, L_000001de59f9d2f0, L_000001de59f9cf70, C4<>;
S_000001de59f06710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001de59fd80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001de59fd80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001de59fd8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001de59fd8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001de59fd8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001de59fd81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001de59fd81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001de59fd8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001de59fd8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001de59fd8298 .param/l "j" 0 4 12, C4<000010>;
P_000001de59fd82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001de59fd8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001de59fd8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001de59fd8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001de59fd83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001de59fd83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001de59fd8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001de59fd8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001de59fd8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001de59fd84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001de59fd8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001de59fd8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001de59fd8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001de59fd85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001de59fd85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001de59fd8618 .param/l "xori" 0 4 8, C4<001110>;
v000001de59f69ba0_0 .var "ALUOp", 3 0;
v000001de59f6b040_0 .var "ALUSrc", 0 0;
v000001de59f69d80_0 .var "MemReadEn", 0 0;
v000001de59f6b0e0_0 .var "MemWriteEn", 0 0;
v000001de59f69e20_0 .var "MemtoReg", 0 0;
v000001de59f6a000_0 .var "RegDst", 0 0;
v000001de59f6b180_0 .var "RegWriteEn", 0 0;
v000001de59f6a0a0_0 .net "funct", 5 0, L_000001de5a02ad40;  alias, 1 drivers
v000001de59f6b220_0 .var "hlt", 0 0;
v000001de59f6a640_0 .net "opcode", 5 0, L_000001de59fdfec0;  alias, 1 drivers
v000001de59f6a1e0_0 .net "rst", 0 0, v000001de59fe0c80_0;  alias, 1 drivers
E_000001de59f736e0 .event anyedge, v000001de59f6a1e0_0, v000001de59f6a640_0, v000001de59f6a0a0_0;
S_000001de59e969c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001de59f73360 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001de59f9d4b0 .functor BUFZ 32, L_000001de5a02ab60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de59f6b2c0_0 .net "Data_Out", 31 0, L_000001de59f9d4b0;  alias, 1 drivers
v000001de59f6a500 .array "InstMem", 0 1023, 31 0;
v000001de59f6b360_0 .net *"_ivl_0", 31 0, L_000001de5a02ab60;  1 drivers
v000001de59f6b400_0 .net *"_ivl_3", 9 0, L_000001de5a02ac00;  1 drivers
v000001de59f6b540_0 .net *"_ivl_4", 11 0, L_000001de5a029440;  1 drivers
L_000001de59fe1570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de59f696a0_0 .net *"_ivl_7", 1 0, L_000001de59fe1570;  1 drivers
v000001de59f69740_0 .net "addr", 31 0, v000001de59fd8bb0_0;  alias, 1 drivers
v000001de59f697e0_0 .var/i "i", 31 0;
L_000001de5a02ab60 .array/port v000001de59f6a500, L_000001de5a029440;
L_000001de5a02ac00 .part v000001de59fd8bb0_0, 0, 10;
L_000001de5a029440 .concat [ 10 2 0 0], L_000001de5a02ac00, L_000001de59fe1570;
S_000001de59e96b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001de59f9d360 .functor BUFZ 32, L_000001de5a029c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de59f9d2f0 .functor BUFZ 32, L_000001de5a02a340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de59f6a320_0 .net *"_ivl_0", 31 0, L_000001de5a029c60;  1 drivers
v000001de59f6a3c0_0 .net *"_ivl_10", 6 0, L_000001de5a02a160;  1 drivers
L_000001de59fe1648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de59f482e0_0 .net *"_ivl_13", 1 0, L_000001de59fe1648;  1 drivers
v000001de59f491e0_0 .net *"_ivl_2", 6 0, L_000001de5a0296c0;  1 drivers
L_000001de59fe1600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de59fda550_0 .net *"_ivl_5", 1 0, L_000001de59fe1600;  1 drivers
v000001de59fd90b0_0 .net *"_ivl_8", 31 0, L_000001de5a02a340;  1 drivers
v000001de59fd9830_0 .net "clk", 0 0, L_000001de59f9d280;  alias, 1 drivers
v000001de59fd9150_0 .var/i "i", 31 0;
v000001de59fd91f0_0 .net "readData1", 31 0, L_000001de59f9d360;  alias, 1 drivers
v000001de59fd9290_0 .net "readData2", 31 0, L_000001de59f9d2f0;  alias, 1 drivers
v000001de59fd9790_0 .net "readRegister1", 4 0, L_000001de59fe0e60;  alias, 1 drivers
v000001de59fd9330_0 .net "readRegister2", 4 0, L_000001de5a02a0c0;  alias, 1 drivers
v000001de59fd93d0 .array "registers", 31 0, 31 0;
v000001de59fd89d0_0 .net "rst", 0 0, v000001de59fe0c80_0;  alias, 1 drivers
v000001de59fd9650_0 .net "we", 0 0, v000001de59f6b180_0;  alias, 1 drivers
v000001de59fd8a70_0 .net "writeData", 31 0, L_000001de5a040190;  alias, 1 drivers
v000001de59fda370_0 .net "writeRegister", 4 0, L_000001de5a0298a0;  alias, 1 drivers
E_000001de59f727e0/0 .event negedge, v000001de59f6a1e0_0;
E_000001de59f727e0/1 .event posedge, v000001de59fd9830_0;
E_000001de59f727e0 .event/or E_000001de59f727e0/0, E_000001de59f727e0/1;
L_000001de5a029c60 .array/port v000001de59fd93d0, L_000001de5a0296c0;
L_000001de5a0296c0 .concat [ 5 2 0 0], L_000001de59fe0e60, L_000001de59fe1600;
L_000001de5a02a340 .array/port v000001de59fd93d0, L_000001de5a02a160;
L_000001de5a02a160 .concat [ 5 2 0 0], L_000001de5a02a0c0, L_000001de59fe1648;
S_000001de59f04c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001de59e96b50;
 .timescale 0 0;
v000001de59f6a140_0 .var/i "i", 31 0;
S_000001de59f04dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001de59f73220 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001de59f9d980 .functor NOT 1, v000001de59f6a000_0, C4<0>, C4<0>, C4<0>;
v000001de59fd9bf0_0 .net *"_ivl_0", 0 0, L_000001de59f9d980;  1 drivers
v000001de59fda050_0 .net "in1", 4 0, L_000001de5a02a0c0;  alias, 1 drivers
v000001de59fd9c90_0 .net "in2", 4 0, L_000001de59fe0d20;  alias, 1 drivers
v000001de59fda4b0_0 .net "out", 4 0, L_000001de5a0298a0;  alias, 1 drivers
v000001de59fd9d30_0 .net "s", 0 0, v000001de59f6a000_0;  alias, 1 drivers
L_000001de5a0298a0 .functor MUXZ 5, L_000001de59fe0d20, L_000001de5a02a0c0, L_000001de59f9d980, C4<>;
S_000001de59f34a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001de59f735a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001de59f9d210 .functor NOT 1, v000001de59f69e20_0, C4<0>, C4<0>, C4<0>;
v000001de59fda0f0_0 .net *"_ivl_0", 0 0, L_000001de59f9d210;  1 drivers
v000001de59fd8890_0 .net "in1", 31 0, v000001de59fd86b0_0;  alias, 1 drivers
v000001de59fd98d0_0 .net "in2", 31 0, v000001de59fda410_0;  alias, 1 drivers
v000001de59fd9470_0 .net "out", 31 0, L_000001de5a040190;  alias, 1 drivers
v000001de59fda190_0 .net "s", 0 0, v000001de59f69e20_0;  alias, 1 drivers
L_000001de5a040190 .functor MUXZ 32, v000001de59fda410_0, v000001de59fd86b0_0, L_000001de59f9d210, C4<>;
S_000001de59f34c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001de59f20120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001de59f20158 .param/l "AND" 0 9 12, C4<0010>;
P_000001de59f20190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001de59f201c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001de59f20200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001de59f20238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001de59f20270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001de59f202a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001de59f202e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001de59f20318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001de59f20350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001de59f20388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001de59fe1ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de59fd9970_0 .net/2u *"_ivl_0", 31 0, L_000001de59fe1ac8;  1 drivers
v000001de59fd96f0_0 .net "opSel", 3 0, v000001de59f69ba0_0;  alias, 1 drivers
v000001de59fd9dd0_0 .net "operand1", 31 0, L_000001de5a040a50;  alias, 1 drivers
v000001de59fd8d90_0 .net "operand2", 31 0, L_000001de5a03f650;  alias, 1 drivers
v000001de59fd86b0_0 .var "result", 31 0;
v000001de59fd8750_0 .net "zero", 0 0, L_000001de5a0402d0;  alias, 1 drivers
E_000001de59f72920 .event anyedge, v000001de59f69ba0_0, v000001de59fd9dd0_0, v000001de59f69b00_0;
L_000001de5a0402d0 .cmp/eq 32, v000001de59fd86b0_0, L_000001de59fe1ac8;
S_000001de59f203d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001de59fda670 .param/l "RType" 0 4 2, C4<000000>;
P_000001de59fda6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001de59fda6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001de59fda718 .param/l "addu" 0 4 5, C4<100001>;
P_000001de59fda750 .param/l "and_" 0 4 5, C4<100100>;
P_000001de59fda788 .param/l "andi" 0 4 8, C4<001100>;
P_000001de59fda7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001de59fda7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001de59fda830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001de59fda868 .param/l "j" 0 4 12, C4<000010>;
P_000001de59fda8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001de59fda8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001de59fda910 .param/l "lw" 0 4 8, C4<100011>;
P_000001de59fda948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001de59fda980 .param/l "or_" 0 4 5, C4<100101>;
P_000001de59fda9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001de59fda9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001de59fdaa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001de59fdaa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001de59fdaa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001de59fdaad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001de59fdab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001de59fdab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001de59fdab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001de59fdabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001de59fdabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001de59fda2d0_0 .var "PCsrc", 0 0;
v000001de59fd9ab0_0 .net "funct", 5 0, L_000001de5a02ad40;  alias, 1 drivers
v000001de59fd9510_0 .net "opcode", 5 0, L_000001de59fdfec0;  alias, 1 drivers
v000001de59fd9a10_0 .net "operand1", 31 0, L_000001de59f9d360;  alias, 1 drivers
v000001de59fd95b0_0 .net "operand2", 31 0, L_000001de5a03f650;  alias, 1 drivers
v000001de59fd8b10_0 .net "rst", 0 0, v000001de59fe0c80_0;  alias, 1 drivers
E_000001de59f73620/0 .event anyedge, v000001de59f6a1e0_0, v000001de59f6a640_0, v000001de59fd91f0_0, v000001de59f69b00_0;
E_000001de59f73620/1 .event anyedge, v000001de59f6a0a0_0;
E_000001de59f73620 .event/or E_000001de59f73620/0, E_000001de59f73620/1;
S_000001de59fdac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001de59fd87f0 .array "DataMem", 0 1023, 31 0;
v000001de59fd9b50_0 .net "address", 31 0, v000001de59fd86b0_0;  alias, 1 drivers
v000001de59fd9e70_0 .net "clock", 0 0, L_000001de59f9d7c0;  1 drivers
v000001de59fd9f10_0 .net "data", 31 0, L_000001de59f9d2f0;  alias, 1 drivers
v000001de59fd8c50_0 .var/i "i", 31 0;
v000001de59fda410_0 .var "q", 31 0;
v000001de59fd9fb0_0 .net "rden", 0 0, v000001de59f69d80_0;  alias, 1 drivers
v000001de59fda230_0 .net "wren", 0 0, v000001de59f6b0e0_0;  alias, 1 drivers
E_000001de59f72e20 .event posedge, v000001de59fd9e70_0;
S_000001de59fdadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001de59f06580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001de59f733a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001de59fd8930_0 .net "PCin", 31 0, L_000001de5a029940;  alias, 1 drivers
v000001de59fd8bb0_0 .var "PCout", 31 0;
v000001de59fd8cf0_0 .net "clk", 0 0, L_000001de59f9d280;  alias, 1 drivers
v000001de59fd8e30_0 .net "rst", 0 0, v000001de59fe0c80_0;  alias, 1 drivers
    .scope S_000001de59f203d0;
T_0 ;
    %wait E_000001de59f73620;
    %load/vec4 v000001de59fd8b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de59fda2d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001de59fd9510_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001de59fd9a10_0;
    %load/vec4 v000001de59fd95b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001de59fd9510_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001de59fd9a10_0;
    %load/vec4 v000001de59fd95b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001de59fd9510_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001de59fd9510_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001de59fd9510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001de59fd9ab0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001de59fda2d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001de59fdadc0;
T_1 ;
    %wait E_000001de59f727e0;
    %load/vec4 v000001de59fd8e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001de59fd8bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001de59fd8930_0;
    %assign/vec4 v000001de59fd8bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001de59e969c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de59f697e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001de59f697e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de59f697e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %load/vec4 v000001de59f697e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de59f697e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59f6a500, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001de59f06710;
T_3 ;
    %wait E_000001de59f736e0;
    %load/vec4 v000001de59f6a1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001de59f6b220_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de59f6b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de59f69e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de59f69d80_0, 0;
    %assign/vec4 v000001de59f6a000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001de59f6b220_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001de59f69ba0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001de59f6b040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de59f6b180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de59f6b0e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de59f69e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de59f69d80_0, 0, 1;
    %store/vec4 v000001de59f6a000_0, 0, 1;
    %load/vec4 v000001de59f6a640_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b220_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6a000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %load/vec4 v000001de59f6a0a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6a000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de59f6a000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f69d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f69e20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de59f6b040_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de59f69ba0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001de59e96b50;
T_4 ;
    %wait E_000001de59f727e0;
    %fork t_1, S_000001de59f04c30;
    %jmp t_0;
    .scope S_000001de59f04c30;
t_1 ;
    %load/vec4 v000001de59fd89d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de59f6a140_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001de59f6a140_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de59f6a140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd93d0, 0, 4;
    %load/vec4 v000001de59f6a140_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de59f6a140_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001de59fd9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001de59fd8a70_0;
    %load/vec4 v000001de59fda370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd93d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd93d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001de59e96b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001de59e96b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de59fd9150_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001de59fd9150_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001de59fd9150_0;
    %ix/getv/s 4, v000001de59fd9150_0;
    %load/vec4a v000001de59fd93d0, 4;
    %ix/getv/s 4, v000001de59fd9150_0;
    %load/vec4a v000001de59fd93d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001de59fd9150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de59fd9150_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001de59f34c00;
T_6 ;
    %wait E_000001de59f72920;
    %load/vec4 v000001de59fd96f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %add;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %sub;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %and;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %or;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %xor;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %or;
    %inv;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001de59fd9dd0_0;
    %load/vec4 v000001de59fd8d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001de59fd8d90_0;
    %load/vec4 v000001de59fd9dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001de59fd9dd0_0;
    %ix/getv 4, v000001de59fd8d90_0;
    %shiftl 4;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001de59fd9dd0_0;
    %ix/getv 4, v000001de59fd8d90_0;
    %shiftr 4;
    %assign/vec4 v000001de59fd86b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001de59fdac30;
T_7 ;
    %wait E_000001de59f72e20;
    %load/vec4 v000001de59fd9fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001de59fd9b50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001de59fd87f0, 4;
    %assign/vec4 v000001de59fda410_0, 0;
T_7.0 ;
    %load/vec4 v000001de59fda230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001de59fd9f10_0;
    %ix/getv 3, v000001de59fd9b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001de59fdac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de59fd8c50_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001de59fd8c50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de59fd8c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %load/vec4 v000001de59fd8c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de59fd8c50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de59fd87f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001de59fdac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de59fd8c50_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001de59fd8c50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001de59fd8c50_0;
    %load/vec4a v000001de59fd87f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001de59fd8c50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001de59fd8c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de59fd8c50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001de59f06580;
T_10 ;
    %wait E_000001de59f727e0;
    %load/vec4 v000001de59fdf060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001de59fdf380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001de59fdf380_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001de59fdf380_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001de59f64580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de59fdfba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de59fe0c80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001de59f64580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001de59fdfba0_0;
    %inv;
    %assign/vec4 v000001de59fdfba0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001de59f64580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de59fe0c80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de59fe0c80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001de59fdfce0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
