Command: vcs -full64 -sverilog -debug_access+all -timescale=1ns/1ps -P /home/five/synopsys_install/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/home/five/synopsys_install/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
../verification/tb_rdma_rc_pdu.sv ../rtl/pdu/rdma_rc_pdu_parser.v -o tb_rdma_rc_pdu \
-l compile.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Nov 26 00:08:36 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../verification/tb_rdma_rc_pdu.sv'
Parsing design file '../rtl/pdu/rdma_rc_pdu_parser.v'
Top Level Modules:
       tb_rdma_rc_pdu
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_rdma_rc_pdu
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../tb_rdma_rc_pdu.daidir//_csrc0.so objs/amcQw_d.o \

rm -f _csrc0.so
if [ -x ../tb_rdma_rc_pdu ]; then chmod -x ../tb_rdma_rc_pdu; fi
g++  -o ../tb_rdma_rc_pdu    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/tb_rdma_rc_pdu.daidir/ \
-Wl,-rpath=./tb_rdma_rc_pdu.daidir/ -Wl,-rpath='$ORIGIN'/tb_rdma_rc_pdu.daidir//scsim.db.dir \
-rdynamic  -Wl,-rpath=/home/five/synopsys_install/vcs/O-2018.09-SP2/linux64/lib -L/home/five/synopsys_install/vcs/O-2018.09-SP2/linux64/lib \
_95658_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/five/synopsys_install/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /home/five/synopsys_install/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/five/synopsys_install/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/five/synopsys_install/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../tb_rdma_rc_pdu up to date
CPU time: .199 seconds to compile + .213 seconds to elab + .171 seconds to link
