

================================================================
== Vitis HLS Report for 'handle_outcome'
================================================================
* Date:           Thu Oct 20 20:20:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  6.195 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       25|  0.396 us|  0.450 us|   22|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index11 = alloca i32 1"   --->   Operation 12 'alloca' 'loop_index11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:433]   --->   Operation 13 'alloca' 'in_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outcome_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:443]   --->   Operation 14 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%destStream_read = read i297 @_ssdm_op_Read.ap_fifo.volatile.i297P0A, i297 %destStream" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'read' 'destStream_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 297> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_executionId_V = partselect i8 @_ssdm_op_PartSelect.i8.i297.i32.i32, i297 %destStream_read, i32 8, i32 15" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'partselect' 'tmp_executionId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_taskId_V = partselect i8 @_ssdm_op_PartSelect.i8.i297.i32.i32, i297 %destStream_read, i32 32, i32 39" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'partselect' 'tmp_taskId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_fault = bitselect i1 @_ssdm_op_BitSelect.i1.i297.i32, i297 %destStream_read, i32 40" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'bitselect' 'in_fault' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 41, i32 72" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'trunc_ln145_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 73, i32 104" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 105, i32 136" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 137, i32 168" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 169, i32 200" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'trunc_ln145_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 201, i32 232" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 233, i32 264" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 265, i32 296" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %trunc_ln145_5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dout_AOV_addr = getelementptr i32 %in_AOV, i64 0, i64 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'getelementptr' 'dout_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145, i3 %dout_AOV_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i32 %trunc_ln145_6" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitcast' 'bitcast_ln145_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dout_AOV_addr_1 = getelementptr i32 %in_AOV, i64 0, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'getelementptr' 'dout_AOV_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_1, i3 %dout_AOV_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln447 = store i4 0, i4 %loop_index11" [detector_solid/abs_solid_detector.cpp:447]   --->   Operation 33 'store' 'store_ln447' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %trunc_ln145_7" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'bitcast' 'bitcast_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%dout_AOV_addr_2 = getelementptr i32 %in_AOV, i64 0, i64 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'getelementptr' 'dout_AOV_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_2, i3 %dout_AOV_addr_2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %trunc_ln145_8" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'bitcast' 'bitcast_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%dout_AOV_addr_3 = getelementptr i32 %in_AOV, i64 0, i64 3" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'getelementptr' 'dout_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_3, i3 %dout_AOV_addr_3" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %trunc_ln145_9" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'bitcast' 'bitcast_ln145_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%dout_AOV_addr_4 = getelementptr i32 %in_AOV, i64 0, i64 4" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'getelementptr' 'dout_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_4, i3 %dout_AOV_addr_4" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %trunc_ln145_s" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'bitcast' 'bitcast_ln145_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%dout_AOV_addr_5 = getelementptr i32 %in_AOV, i64 0, i64 5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'getelementptr' 'dout_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_5, i3 %dout_AOV_addr_5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 46 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %errorInTask, void "   --->   Operation 47 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i288 %outcomeInRam, void "   --->   Operation 48 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i297 %destStream, void @empty_9, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_15, i32 0, i32 0, void @empty_29, i32 1, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_15, i32 0, i32 0, void @empty_29, i32 1, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_0, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 54 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_1, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 55 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_10, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 56 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_11, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 57 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_12, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 58 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_13, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 59 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_14, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 60 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_15, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 61 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_2, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 62 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_3, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 63 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_4, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 64 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_5, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 65 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_6, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 66 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_7, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 67 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_8, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 68 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_9, i64 1, void @empty_29" [detector_solid/abs_solid_detector.cpp:716]   --->   Operation 69 'specreset' 'specreset_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_24, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %trunc_ln145_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'bitcast' 'bitcast_ln145_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%dout_AOV_addr_6 = getelementptr i32 %in_AOV, i64 0, i64 6" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'getelementptr' 'dout_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_6, i3 %dout_AOV_addr_6" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %trunc_ln145_2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'bitcast' 'bitcast_ln145_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%dout_AOV_addr_7 = getelementptr i32 %in_AOV, i64 0, i64 7" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'getelementptr' 'dout_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_7, i3 %dout_AOV_addr_7" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln447 = br void %load-store-loop10" [detector_solid/abs_solid_detector.cpp:447]   --->   Operation 77 'br' 'br_ln447' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.32>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%loop_index11_load = load i4 %loop_index11"   --->   Operation 78 'load' 'loop_index11_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%loop_index11_cast = zext i4 %loop_index11_load"   --->   Operation 79 'zext' 'loop_index11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.30ns)   --->   "%exitcond4 = icmp_eq  i4 %loop_index11_load, i4 8"   --->   Operation 80 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index11_load, i4 1"   --->   Operation 82 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %load-store-loop10.split, void %memcpy-split9"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%dout_AOV_addr_8 = getelementptr i32 %in_AOV, i64 0, i64 %loop_index11_cast"   --->   Operation 84 'getelementptr' 'dout_AOV_addr_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (2.32ns)   --->   "%dout_AOV_load = load i3 %dout_AOV_addr_8"   --->   Operation 85 'load' 'dout_AOV_load' <Predicate = (!exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index11"   --->   Operation 86 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.58>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %tmp_taskId_V"   --->   Operation 87 'zext' 'zext_ln587' <Predicate = (exitcond4)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i8 %errorInTask, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:450]   --->   Operation 88 'getelementptr' 'errorInTask_addr' <Predicate = (exitcond4)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:450]   --->   Operation 89 'load' 'errorInTask_load' <Predicate = (exitcond4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 90 [1/2] (2.32ns)   --->   "%dout_AOV_load = load i3 %dout_AOV_addr_8"   --->   Operation 90 'load' 'dout_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 %loop_index11_cast"   --->   Operation 91 'getelementptr' 'outcome_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i3 %outcome_AOV_addr"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop10"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.19>
ST_7 : Operation 94 [1/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:450]   --->   Operation 94 'load' 'errorInTask_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln450 = icmp_eq  i8 %errorInTask_load, i8 0" [detector_solid/abs_solid_detector.cpp:450]   --->   Operation 95 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %land.lhs.true, void %if.then" [detector_solid/abs_solid_detector.cpp:450]   --->   Operation 96 'br' 'br_ln450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_0_load = load i8 %p_ZL22failedTaskExecutionIds_0"   --->   Operation 97 'load' 'p_ZL22failedTaskExecutionIds_0_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_1_load = load i8 %p_ZL22failedTaskExecutionIds_1"   --->   Operation 98 'load' 'p_ZL22failedTaskExecutionIds_1_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_2_load = load i8 %p_ZL22failedTaskExecutionIds_2"   --->   Operation 99 'load' 'p_ZL22failedTaskExecutionIds_2_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_3_load = load i8 %p_ZL22failedTaskExecutionIds_3"   --->   Operation 100 'load' 'p_ZL22failedTaskExecutionIds_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_4_load = load i8 %p_ZL22failedTaskExecutionIds_4"   --->   Operation 101 'load' 'p_ZL22failedTaskExecutionIds_4_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_5_load = load i8 %p_ZL22failedTaskExecutionIds_5"   --->   Operation 102 'load' 'p_ZL22failedTaskExecutionIds_5_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_6_load = load i8 %p_ZL22failedTaskExecutionIds_6"   --->   Operation 103 'load' 'p_ZL22failedTaskExecutionIds_6_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_7_load = load i8 %p_ZL22failedTaskExecutionIds_7"   --->   Operation 104 'load' 'p_ZL22failedTaskExecutionIds_7_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_8_load = load i8 %p_ZL22failedTaskExecutionIds_8"   --->   Operation 105 'load' 'p_ZL22failedTaskExecutionIds_8_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_9_load = load i8 %p_ZL22failedTaskExecutionIds_9"   --->   Operation 106 'load' 'p_ZL22failedTaskExecutionIds_9_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_10_load = load i8 %p_ZL22failedTaskExecutionIds_10"   --->   Operation 107 'load' 'p_ZL22failedTaskExecutionIds_10_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_11_load = load i8 %p_ZL22failedTaskExecutionIds_11"   --->   Operation 108 'load' 'p_ZL22failedTaskExecutionIds_11_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_12_load = load i8 %p_ZL22failedTaskExecutionIds_12"   --->   Operation 109 'load' 'p_ZL22failedTaskExecutionIds_12_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_13_load = load i8 %p_ZL22failedTaskExecutionIds_13"   --->   Operation 110 'load' 'p_ZL22failedTaskExecutionIds_13_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_14_load = load i8 %p_ZL22failedTaskExecutionIds_14"   --->   Operation 111 'load' 'p_ZL22failedTaskExecutionIds_14_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL22failedTaskExecutionIds_15_load = load i8 %p_ZL22failedTaskExecutionIds_15"   --->   Operation 112 'load' 'p_ZL22failedTaskExecutionIds_15_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (2.06ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i8, i8 %p_ZL22failedTaskExecutionIds_0_load, i8 %p_ZL22failedTaskExecutionIds_1_load, i8 %p_ZL22failedTaskExecutionIds_2_load, i8 %p_ZL22failedTaskExecutionIds_3_load, i8 %p_ZL22failedTaskExecutionIds_4_load, i8 %p_ZL22failedTaskExecutionIds_5_load, i8 %p_ZL22failedTaskExecutionIds_6_load, i8 %p_ZL22failedTaskExecutionIds_7_load, i8 %p_ZL22failedTaskExecutionIds_8_load, i8 %p_ZL22failedTaskExecutionIds_9_load, i8 %p_ZL22failedTaskExecutionIds_10_load, i8 %p_ZL22failedTaskExecutionIds_11_load, i8 %p_ZL22failedTaskExecutionIds_12_load, i8 %p_ZL22failedTaskExecutionIds_13_load, i8 %p_ZL22failedTaskExecutionIds_14_load, i8 %p_ZL22failedTaskExecutionIds_15_load, i8 %tmp_taskId_V"   --->   Operation 113 'mux' 'tmp_s' <Predicate = (!icmp_ln450)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (1.55ns)   --->   "%icmp_ln1065 = icmp_eq  i8 %tmp_s, i8 %tmp_executionId_V"   --->   Operation 114 'icmp' 'icmp_ln1065' <Predicate = (!icmp_ln450)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln1065, void %if.then, void %if.end23" [detector_solid/abs_solid_detector.cpp:450]   --->   Operation 115 'br' 'br_ln450' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 0"   --->   Operation 116 'getelementptr' 'outcome_AOV_addr_1' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr_1"   --->   Operation 117 'load' 'outcome_AOV_load' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 1"   --->   Operation 118 'getelementptr' 'outcome_AOV_addr_2' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_2"   --->   Operation 119 'load' 'outcome_AOV_load_1' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln452 = zext i1 %in_fault" [detector_solid/abs_solid_detector.cpp:452]   --->   Operation 120 'zext' 'zext_ln452' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln452 = store i8 %zext_ln452, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:452]   --->   Operation 121 'store' 'store_ln452' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 122 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr_1"   --->   Operation 122 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 123 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_2"   --->   Operation 123 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 2"   --->   Operation 124 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_3"   --->   Operation 125 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 3"   --->   Operation 126 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_4"   --->   Operation 127 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 7> <Delay = 2.32>
ST_9 : Operation 128 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_3"   --->   Operation 128 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_4"   --->   Operation 129 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 4"   --->   Operation 130 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_5"   --->   Operation 131 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 5"   --->   Operation 132 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_6"   --->   Operation 133 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 10 <SV = 8> <Delay = 2.32>
ST_10 : Operation 134 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_5"   --->   Operation 134 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 135 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_6"   --->   Operation 135 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 6"   --->   Operation 136 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_7"   --->   Operation 137 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_8 = getelementptr i32 %outcome_AOV, i64 0, i64 7"   --->   Operation 138 'getelementptr' 'outcome_AOV_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_8"   --->   Operation 139 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 5.57>
ST_11 : Operation 140 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_7"   --->   Operation 140 'load' 'outcome_AOV_load_6' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 141 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_8"   --->   Operation 141 'load' 'outcome_AOV_load_7' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0"   --->   Operation 142 'getelementptr' 'outcomeInRam_addr' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty_62 = bitcast i32 %outcome_AOV_load"   --->   Operation 143 'bitcast' 'empty_62' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%empty_63 = bitcast i32 %outcome_AOV_load_1"   --->   Operation 144 'bitcast' 'empty_63' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%empty_64 = bitcast i32 %outcome_AOV_load_2"   --->   Operation 145 'bitcast' 'empty_64' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%empty_65 = bitcast i32 %outcome_AOV_load_3"   --->   Operation 146 'bitcast' 'empty_65' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%empty_66 = bitcast i32 %outcome_AOV_load_4"   --->   Operation 147 'bitcast' 'empty_66' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%empty_67 = bitcast i32 %outcome_AOV_load_5"   --->   Operation 148 'bitcast' 'empty_67' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%empty_68 = bitcast i32 %outcome_AOV_load_6"   --->   Operation 149 'bitcast' 'empty_68' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%empty_69 = bitcast i32 %outcome_AOV_load_7"   --->   Operation 150 'bitcast' 'empty_69' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%empty_70 = trunc i297 %destStream_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 151 'trunc' 'empty_70' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %empty_69, i32 %empty_68, i32 %empty_67, i32 %empty_66, i32 %empty_65, i32 %empty_64, i32 %empty_63, i32 %empty_62, i32 %empty_70" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln145 = store void @_ssdm_op_Write.bram.i288, i4 %outcomeInRam_addr, i288 %tmp_110, i36 68719476735" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'store' 'store_ln145' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %in_fault, void %if.end, void %if.then14" [detector_solid/abs_solid_detector.cpp:454]   --->   Operation 154 'br' 'br_ln454' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i297.i32.i32, i297 %destStream_read, i32 32, i32 35" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 155 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1065 & in_fault) | (icmp_ln450 & in_fault)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.95ns)   --->   "%switch_ln455 = switch i4 %trunc_ln, void %arrayidx1816.0.0.01.case.15, i4 0, void %arrayidx1816.0.0.01.case.0, i4 1, void %arrayidx1816.0.0.01.case.1, i4 2, void %arrayidx1816.0.0.01.case.2, i4 3, void %arrayidx1816.0.0.01.case.3, i4 4, void %arrayidx1816.0.0.01.case.4, i4 5, void %arrayidx1816.0.0.01.case.5, i4 6, void %arrayidx1816.0.0.01.case.6, i4 7, void %arrayidx1816.0.0.01.case.7, i4 8, void %arrayidx1816.0.0.01.case.8, i4 9, void %arrayidx1816.0.0.01.case.9, i4 10, void %arrayidx1816.0.0.01.case.10, i4 11, void %arrayidx1816.0.0.01.case.11, i4 12, void %arrayidx1816.0.0.01.case.12, i4 13, void %arrayidx1816.0.0.01.case.13, i4 14, void %arrayidx1816.0.0.01.case.14" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 156 'switch' 'switch_ln455' <Predicate = (!icmp_ln1065 & in_fault) | (icmp_ln450 & in_fault)> <Delay = 0.95>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_14" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 157 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 14) | (icmp_ln450 & in_fault & trunc_ln == 14)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 158 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 14) | (icmp_ln450 & in_fault & trunc_ln == 14)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_13" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 159 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 13) | (icmp_ln450 & in_fault & trunc_ln == 13)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 160 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 13) | (icmp_ln450 & in_fault & trunc_ln == 13)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_12" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 161 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 12) | (icmp_ln450 & in_fault & trunc_ln == 12)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 162 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 12) | (icmp_ln450 & in_fault & trunc_ln == 12)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_11" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 163 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 11) | (icmp_ln450 & in_fault & trunc_ln == 11)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 164 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 11) | (icmp_ln450 & in_fault & trunc_ln == 11)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_10" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 165 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 10) | (icmp_ln450 & in_fault & trunc_ln == 10)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 166 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 10) | (icmp_ln450 & in_fault & trunc_ln == 10)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_9" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 167 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 9) | (icmp_ln450 & in_fault & trunc_ln == 9)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 168 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 9) | (icmp_ln450 & in_fault & trunc_ln == 9)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_8" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 169 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 8) | (icmp_ln450 & in_fault & trunc_ln == 8)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 170 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 8) | (icmp_ln450 & in_fault & trunc_ln == 8)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_7" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 171 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 7) | (icmp_ln450 & in_fault & trunc_ln == 7)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 172 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 7) | (icmp_ln450 & in_fault & trunc_ln == 7)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_6" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 173 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 6) | (icmp_ln450 & in_fault & trunc_ln == 6)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 174 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 6) | (icmp_ln450 & in_fault & trunc_ln == 6)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_5" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 175 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 5) | (icmp_ln450 & in_fault & trunc_ln == 5)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 176 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 5) | (icmp_ln450 & in_fault & trunc_ln == 5)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_4" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 177 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 4) | (icmp_ln450 & in_fault & trunc_ln == 4)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 178 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 4) | (icmp_ln450 & in_fault & trunc_ln == 4)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_3" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 179 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 3) | (icmp_ln450 & in_fault & trunc_ln == 3)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 180 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 3) | (icmp_ln450 & in_fault & trunc_ln == 3)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_2" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 181 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 2) | (icmp_ln450 & in_fault & trunc_ln == 2)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 182 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 2) | (icmp_ln450 & in_fault & trunc_ln == 2)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_1" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 183 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 1) | (icmp_ln450 & in_fault & trunc_ln == 1)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 184 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 1) | (icmp_ln450 & in_fault & trunc_ln == 1)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_0" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 185 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 0) | (icmp_ln450 & in_fault & trunc_ln == 0)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 186 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 0) | (icmp_ln450 & in_fault & trunc_ln == 0)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_15" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 187 'store' 'store_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 15) | (icmp_ln450 & in_fault & trunc_ln == 15)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln455 = br void %arrayidx1816.0.0.01.exit" [detector_solid/abs_solid_detector.cpp:455]   --->   Operation 188 'br' 'br_ln455' <Predicate = (!icmp_ln1065 & in_fault & trunc_ln == 15) | (icmp_ln450 & in_fault & trunc_ln == 15)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_executionId_V, i8 %tmp_taskId_V" [detector_solid/abs_solid_detector.cpp:457]   --->   Operation 189 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln1065 & in_fault) | (icmp_ln450 & in_fault)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln457 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %failedTask, i16 %tmp_98" [detector_solid/abs_solid_detector.cpp:457]   --->   Operation 190 'write' 'write_ln457' <Predicate = (!icmp_ln1065 & in_fault) | (icmp_ln450 & in_fault)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln458 = br void %if.end" [detector_solid/abs_solid_detector.cpp:458]   --->   Operation 191 'br' 'br_ln458' <Predicate = (!icmp_ln1065 & in_fault) | (icmp_ln450 & in_fault)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln459 = br void %if.end23" [detector_solid/abs_solid_detector.cpp:459]   --->   Operation 192 'br' 'br_ln459' <Predicate = (!icmp_ln1065) | (icmp_ln450)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln461 = ret" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 193 'ret' 'ret_ln461' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 5.96ns
The critical path consists of the following:
	fifo read operation ('destStream_read', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'destStream' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [49]  (3.63 ns)
	'store' operation ('store_ln145', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'in.AOV', detector_solid/abs_solid_detector.cpp:433 [63]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln145', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145_2', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'in.AOV', detector_solid/abs_solid_detector.cpp:433 [69]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln145', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145_4', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'in.AOV', detector_solid/abs_solid_detector.cpp:433 [75]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln145', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145_6', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'in.AOV', detector_solid/abs_solid_detector.cpp:433 [81]  (2.32 ns)

 <State 5>: 3.32ns
The critical path consists of the following:
	'load' operation ('loop_index11_load') on local variable 'loop_index11' [88]  (0 ns)
	'add' operation ('empty') [92]  (1.74 ns)
	'store' operation ('store_ln0') of variable 'empty' on local variable 'loop_index11' [99]  (1.59 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('dout_AOV_load') on array 'in.AOV', detector_solid/abs_solid_detector.cpp:433 [96]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'dout_AOV_load' on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:443 [98]  (2.32 ns)

 <State 7>: 6.2ns
The critical path consists of the following:
	'load' operation ('errorInTask_load', detector_solid/abs_solid_detector.cpp:450) on array 'errorInTask' [104]  (2.32 ns)
	'icmp' operation ('icmp_ln450', detector_solid/abs_solid_detector.cpp:450) [105]  (1.55 ns)
	blocking operation 2.32 ns on control path)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load') on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:443 [129]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load_2') on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:443 [133]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load_4') on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:443 [137]  (2.32 ns)

 <State 11>: 5.58ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load_6') on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:443 [141]  (2.32 ns)
	'store' operation ('store_ln145', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of constant <constant:_ssdm_op_Write.bram.i288> on array 'outcomeInRam' [155]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
