$date
	Mon Sep 25 17:23:53 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$scope module decoder $end
$var wire 1 ! A0 $end
$var wire 1 " A0andA1 $end
$var wire 1 # A0andnA1 $end
$var wire 1 $ A1 $end
$var wire 1 % Enable $end
$var wire 1 & nA0 $end
$var wire 1 ' nA0andA1 $end
$var wire 1 ( nA0andnA1 $end
$var wire 1 ) nA1 $end
$var wire 1 * out0 $end
$var wire 1 + out1 $end
$var wire 1 , out2 $end
$var wire 1 - out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
1)
1(
0'
1&
0%
0$
0#
0"
0!
$end
#1000000
0(
0&
1#
1!
#2000000
0)
1'
1&
0#
1$
0!
#3000000
0'
0&
1"
1!
#4000000
1*
1(
1)
1&
0"
0-
0$
0!
1%
#5000000
0*
0(
1+
0&
1#
1!
#6000000
1,
0+
0)
1'
1&
0#
1$
0!
#7000000
0,
0'
1-
0&
1"
1!
#8000000
