#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe43182e0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x7fffe43649d0_0 .var "clk", 0 0;
v0x7fffe4364ba0_0 .var "in1", 7 0;
v0x7fffe4364c60_0 .var "in2", 7 0;
v0x7fffe4364d00_0 .net "out1", 7 0, v0x7fffe435d340_0;  1 drivers
v0x7fffe4364dc0_0 .net "out2", 7 0, v0x7fffe435dae0_0;  1 drivers
v0x7fffe4364e80_0 .net "out3", 7 0, v0x7fffe435e1d0_0;  1 drivers
v0x7fffe4364f40_0 .net "out4", 7 0, v0x7fffe435e940_0;  1 drivers
v0x7fffe4365000_0 .var "reset", 0 0;
S_0x7fffe4320810 .scope module, "micpu" "cpu" 2 21, 3 1 0, S_0x7fffe43182e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "in1"
    .port_info 3 /INPUT 8 "in2"
    .port_info 4 /OUTPUT 8 "out1"
    .port_info 5 /OUTPUT 8 "out2"
    .port_info 6 /OUTPUT 8 "out3"
    .port_info 7 /OUTPUT 8 "out4"
v0x7fffe4363540_0 .net "clk", 0 0, v0x7fffe43649d0_0;  1 drivers
v0x7fffe4363600_0 .net "in1", 7 0, v0x7fffe4364ba0_0;  1 drivers
v0x7fffe4363710_0 .net "in2", 7 0, v0x7fffe4364c60_0;  1 drivers
v0x7fffe4363800_0 .net "op_alu", 2 0, v0x7fffe4362620_0;  1 drivers
v0x7fffe43638c0_0 .net "opcode", 15 0, L_0x7fffe43756a0;  1 drivers
v0x7fffe4363a20_0 .net "out1", 7 0, v0x7fffe435d340_0;  alias, 1 drivers
v0x7fffe4363b30_0 .net "out2", 7 0, v0x7fffe435dae0_0;  alias, 1 drivers
v0x7fffe4363c40_0 .net "out3", 7 0, v0x7fffe435e1d0_0;  alias, 1 drivers
v0x7fffe4363d50_0 .net "out4", 7 0, v0x7fffe435e940_0;  alias, 1 drivers
v0x7fffe4363ea0_0 .net "pop", 0 0, v0x7fffe4362810_0;  1 drivers
v0x7fffe4363f40_0 .net "push", 0 0, v0x7fffe4362900_0;  1 drivers
v0x7fffe4363fe0_0 .net "reset", 0 0, v0x7fffe4365000_0;  1 drivers
v0x7fffe4364080_0 .net "s_in", 1 0, v0x7fffe43629f0_0;  1 drivers
v0x7fffe4364140_0 .net "s_inc", 0 0, v0x7fffe4362b30_0;  1 drivers
v0x7fffe43641e0_0 .net "s_inm", 1 0, v0x7fffe4362c20_0;  1 drivers
v0x7fffe43642a0_0 .net "s_out", 1 0, v0x7fffe4362d10_0;  1 drivers
v0x7fffe4364360_0 .net "s_stack", 0 0, v0x7fffe4362e20_0;  1 drivers
v0x7fffe4364510_0 .net "we3", 0 0, v0x7fffe4362ec0_0;  1 drivers
v0x7fffe43645b0_0 .net "we4", 0 0, v0x7fffe4362fb0_0;  1 drivers
v0x7fffe4364650_0 .net "we_out", 0 0, v0x7fffe43630a0_0;  1 drivers
v0x7fffe4364740_0 .net "wez", 0 0, v0x7fffe4363140_0;  1 drivers
v0x7fffe43647e0_0 .net "z", 0 0, v0x7fffe4357df0_0;  1 drivers
S_0x7fffe43272a0 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffe4320810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "we_out"
    .port_info 10 /INPUT 2 "s_inm"
    .port_info 11 /INPUT 2 "s_in"
    .port_info 12 /INPUT 2 "s_out"
    .port_info 13 /INPUT 3 "op_alu"
    .port_info 14 /INPUT 8 "in1"
    .port_info 15 /INPUT 8 "in2"
    .port_info 16 /OUTPUT 1 "z"
    .port_info 17 /OUTPUT 16 "opcode"
    .port_info 18 /OUTPUT 8 "out1"
    .port_info 19 /OUTPUT 8 "out2"
    .port_info 20 /OUTPUT 8 "out3"
    .port_info 21 /OUTPUT 8 "out4"
L_0x7fffe4378540 .functor AND 1, L_0x7fffe4377710, v0x7fffe43630a0_0, C4<1>, C4<1>;
L_0x7fffe43785b0 .functor AND 1, L_0x7fffe4377b00, v0x7fffe43630a0_0, C4<1>, C4<1>;
L_0x7fffe4378670 .functor AND 1, L_0x7fffe4377e90, v0x7fffe43630a0_0, C4<1>, C4<1>;
L_0x7fffe43786e0 .functor AND 1, L_0x7fffe4378290, v0x7fffe43630a0_0, C4<1>, C4<1>;
v0x7fffe435fb20_0 .net *"_s5", 5 0, L_0x7fffe4375570;  1 drivers
L_0x7fb4377200a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe435fc20_0 .net *"_s9", 9 0, L_0x7fb4377200a8;  1 drivers
v0x7fffe435fd00_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe435fda0_0 .net "d0", 0 0, L_0x7fffe4377710;  1 drivers
v0x7fffe435fe70_0 .net "d1", 0 0, L_0x7fffe4377b00;  1 drivers
v0x7fffe435ff60_0 .net "d2", 0 0, L_0x7fffe4377e90;  1 drivers
v0x7fffe4360030_0 .net "d3", 0 0, L_0x7fffe4378290;  1 drivers
v0x7fffe4360100_0 .net "entrada_ffz", 0 0, L_0x7fffe4376860;  1 drivers
v0x7fffe43601f0_0 .net "entrada_io", 7 0, v0x7fffe4358890_0;  1 drivers
v0x7fffe4360290_0 .net "in1", 7 0, v0x7fffe4364ba0_0;  alias, 1 drivers
v0x7fffe4360330_0 .net "in2", 7 0, v0x7fffe4364c60_0;  alias, 1 drivers
v0x7fffe43603d0_0 .net "op_alu", 2 0, v0x7fffe4362620_0;  alias, 1 drivers
v0x7fffe43604a0_0 .net "opcode", 15 0, L_0x7fffe43756a0;  alias, 1 drivers
v0x7fffe4360540_0 .net "out1", 7 0, v0x7fffe435d340_0;  alias, 1 drivers
v0x7fffe4360610_0 .net "out2", 7 0, v0x7fffe435dae0_0;  alias, 1 drivers
v0x7fffe43606e0_0 .net "out3", 7 0, v0x7fffe435e1d0_0;  alias, 1 drivers
v0x7fffe43607b0_0 .net "out4", 7 0, v0x7fffe435e940_0;  alias, 1 drivers
v0x7fffe4360990_0 .net "popsignal", 0 0, v0x7fffe4362810_0;  alias, 1 drivers
v0x7fffe4360a60_0 .net "pushsignal", 0 0, v0x7fffe4362900_0;  alias, 1 drivers
v0x7fffe4360b30_0 .net "rd1", 7 0, L_0x7fffe4375c40;  1 drivers
v0x7fffe4360bd0_0 .net "rd2", 7 0, L_0x7fffe4376300;  1 drivers
v0x7fffe4360c70_0 .net "rege1", 0 0, L_0x7fffe4378540;  1 drivers
v0x7fffe4360d10_0 .net "rege2", 0 0, L_0x7fffe43785b0;  1 drivers
v0x7fffe4360de0_0 .net "rege3", 0 0, L_0x7fffe4378670;  1 drivers
v0x7fffe4360eb0_0 .net "rege4", 0 0, L_0x7fffe43786e0;  1 drivers
v0x7fffe4360f80_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
v0x7fffe4361020_0 .net "s_in", 1 0, v0x7fffe43629f0_0;  alias, 1 drivers
v0x7fffe43610f0_0 .net "s_inc", 0 0, v0x7fffe4362b30_0;  alias, 1 drivers
v0x7fffe43611c0_0 .net "s_inm", 1 0, v0x7fffe4362c20_0;  alias, 1 drivers
v0x7fffe4361290_0 .net "s_out", 1 0, v0x7fffe4362d10_0;  alias, 1 drivers
v0x7fffe4361360_0 .net "s_stack", 0 0, v0x7fffe4362e20_0;  alias, 1 drivers
v0x7fffe4361430_0 .net "salida_alu", 7 0, v0x7fffe435f7d0_0;  1 drivers
v0x7fffe4361520_0 .net "salida_contador_programa", 9 0, v0x7fffe4356680_0;  1 drivers
v0x7fffe43615c0_0 .net "salida_memoria_datos", 7 0, L_0x7fffe43770a0;  1 drivers
v0x7fffe43616b0_0 .net "salida_memoria_programa", 15 0, L_0x7fffe4365310;  1 drivers
v0x7fffe4361750_0 .net "salida_mux_inc", 9 0, L_0x7fffe43650a0;  1 drivers
v0x7fffe4361840_0 .net "salida_mux_inm", 7 0, v0x7fffe4359940_0;  1 drivers
v0x7fffe4361930_0 .net "salida_mux_out", 7 0, v0x7fffe435c1d0_0;  1 drivers
v0x7fffe43619d0_0 .net "salida_mux_stack", 9 0, L_0x7fffe4376a80;  1 drivers
v0x7fffe4361a70_0 .net "salida_pila", 9 0, v0x7fffe435c820_0;  1 drivers
v0x7fffe4361b60_0 .net "salida_sumador", 9 0, L_0x7fffe4365270;  1 drivers
v0x7fffe4361c70_0 .net "we3", 0 0, v0x7fffe4362ec0_0;  alias, 1 drivers
v0x7fffe4361d10_0 .net "we4", 0 0, v0x7fffe4362fb0_0;  alias, 1 drivers
v0x7fffe4361db0_0 .net "we_out", 0 0, v0x7fffe43630a0_0;  alias, 1 drivers
v0x7fffe4361e50_0 .net "wez", 0 0, v0x7fffe4363140_0;  alias, 1 drivers
v0x7fffe4361ef0_0 .net "z", 0 0, v0x7fffe4357df0_0;  alias, 1 drivers
L_0x7fffe4365180 .part L_0x7fffe4365310, 0, 10;
L_0x7fffe4375570 .part L_0x7fffe4365310, 10, 6;
L_0x7fffe43756a0 .concat [ 6 10 0 0], L_0x7fffe4375570, L_0x7fb4377200a8;
L_0x7fffe43764a0 .part L_0x7fffe4365310, 8, 4;
L_0x7fffe4376540 .part L_0x7fffe4365310, 4, 4;
L_0x7fffe43765e0 .part L_0x7fffe4365310, 0, 4;
L_0x7fffe43768d0 .part L_0x7fffe4365310, 4, 8;
L_0x7fffe4377270 .part L_0x7fffe4365310, 0, 12;
L_0x7fffe4377360 .part L_0x7fffe4365310, 4, 8;
L_0x7fffe4378440 .part L_0x7fffe4365310, 0, 2;
S_0x7fffe42d3650 .scope module, "banco_registros" "regfile" 4 54, 5 4 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffe4328200_0 .net *"_s0", 31 0, L_0x7fffe4375790;  1 drivers
v0x7fffe4322550_0 .net *"_s10", 5 0, L_0x7fffe4375ab0;  1 drivers
L_0x7fb437720180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe43225f0_0 .net *"_s13", 1 0, L_0x7fb437720180;  1 drivers
L_0x7fb4377201c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe4354e60_0 .net/2u *"_s14", 7 0, L_0x7fb4377201c8;  1 drivers
v0x7fffe4354f40_0 .net *"_s18", 31 0, L_0x7fffe4375dd0;  1 drivers
L_0x7fb437720210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe4355070_0 .net *"_s21", 27 0, L_0x7fb437720210;  1 drivers
L_0x7fb437720258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe4355150_0 .net/2u *"_s22", 31 0, L_0x7fb437720258;  1 drivers
v0x7fffe4355230_0 .net *"_s24", 0 0, L_0x7fffe4375f90;  1 drivers
v0x7fffe43552f0_0 .net *"_s26", 7 0, L_0x7fffe4376080;  1 drivers
v0x7fffe43553d0_0 .net *"_s28", 5 0, L_0x7fffe4376170;  1 drivers
L_0x7fb4377200f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe43554b0_0 .net *"_s3", 27 0, L_0x7fb4377200f0;  1 drivers
L_0x7fb4377202a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe4355590_0 .net *"_s31", 1 0, L_0x7fb4377202a0;  1 drivers
L_0x7fb4377202e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe4355670_0 .net/2u *"_s32", 7 0, L_0x7fb4377202e8;  1 drivers
L_0x7fb437720138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe4355750_0 .net/2u *"_s4", 31 0, L_0x7fb437720138;  1 drivers
v0x7fffe4355830_0 .net *"_s6", 0 0, L_0x7fffe43758d0;  1 drivers
v0x7fffe43558f0_0 .net *"_s8", 7 0, L_0x7fffe4375a10;  1 drivers
v0x7fffe43559d0_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe4355a90_0 .net "ra1", 3 0, L_0x7fffe43764a0;  1 drivers
v0x7fffe4355b70_0 .net "ra2", 3 0, L_0x7fffe4376540;  1 drivers
v0x7fffe4355c50_0 .net "rd1", 7 0, L_0x7fffe4375c40;  alias, 1 drivers
v0x7fffe4355d30_0 .net "rd2", 7 0, L_0x7fffe4376300;  alias, 1 drivers
v0x7fffe4355e10 .array "regb", 15 0, 7 0;
v0x7fffe4355ed0_0 .net "wa3", 3 0, L_0x7fffe43765e0;  1 drivers
v0x7fffe4355fb0_0 .net "wd3", 7 0, v0x7fffe4359940_0;  alias, 1 drivers
v0x7fffe4356090_0 .net "we3", 0 0, v0x7fffe4362ec0_0;  alias, 1 drivers
E_0x7fffe42bdfe0 .event posedge, v0x7fffe43559d0_0;
L_0x7fffe4375790 .concat [ 4 28 0 0], L_0x7fffe43764a0, L_0x7fb4377200f0;
L_0x7fffe43758d0 .cmp/ne 32, L_0x7fffe4375790, L_0x7fb437720138;
L_0x7fffe4375a10 .array/port v0x7fffe4355e10, L_0x7fffe4375ab0;
L_0x7fffe4375ab0 .concat [ 4 2 0 0], L_0x7fffe43764a0, L_0x7fb437720180;
L_0x7fffe4375c40 .functor MUXZ 8, L_0x7fb4377201c8, L_0x7fffe4375a10, L_0x7fffe43758d0, C4<>;
L_0x7fffe4375dd0 .concat [ 4 28 0 0], L_0x7fffe4376540, L_0x7fb437720210;
L_0x7fffe4375f90 .cmp/ne 32, L_0x7fffe4375dd0, L_0x7fb437720258;
L_0x7fffe4376080 .array/port v0x7fffe4355e10, L_0x7fffe4376170;
L_0x7fffe4376170 .concat [ 4 2 0 0], L_0x7fffe4376540, L_0x7fb4377202a0;
L_0x7fffe4376300 .functor MUXZ 8, L_0x7fb4377202e8, L_0x7fffe4376080, L_0x7fffe4375f90, C4<>;
S_0x7fffe4356250 .scope module, "contador_programa" "registro" 4 36, 5 38 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffe4356440 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffe4356500_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe43565c0_0 .net "d", 9 0, L_0x7fffe4376a80;  alias, 1 drivers
v0x7fffe4356680_0 .var "q", 9 0;
v0x7fffe4356740_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
E_0x7fffe42be1e0 .event posedge, v0x7fffe4356740_0, v0x7fffe43559d0_0;
S_0x7fffe4356880 .scope module, "deco_out" "decoder24" 4 115, 5 154 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "d0"
    .port_info 2 /OUTPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "d2"
    .port_info 4 /OUTPUT 1 "d3"
L_0x7fffe43774a0 .functor NOT 1, L_0x7fffe4377400, C4<0>, C4<0>, C4<0>;
L_0x7fffe4377650 .functor NOT 1, L_0x7fffe4377560, C4<0>, C4<0>, C4<0>;
L_0x7fffe4377710 .functor AND 1, L_0x7fffe43774a0, L_0x7fffe4377650, C4<1>, C4<1>;
L_0x7fffe4377910 .functor NOT 1, L_0x7fffe4377870, C4<0>, C4<0>, C4<0>;
L_0x7fffe4377b00 .functor AND 1, L_0x7fffe4377910, L_0x7fffe43779d0, C4<1>, C4<1>;
L_0x7fffe4377d90 .functor NOT 1, L_0x7fffe4377cb0, C4<0>, C4<0>, C4<0>;
L_0x7fffe4377e90 .functor AND 1, L_0x7fffe4377c10, L_0x7fffe4377d90, C4<1>, C4<1>;
L_0x7fffe4378290 .functor AND 1, L_0x7fffe4377ff0, L_0x7fffe4378090, C4<1>, C4<1>;
v0x7fffe4356a80_0 .net *"_s1", 0 0, L_0x7fffe4377400;  1 drivers
v0x7fffe4356b60_0 .net *"_s11", 0 0, L_0x7fffe4377870;  1 drivers
v0x7fffe4356c40_0 .net *"_s12", 0 0, L_0x7fffe4377910;  1 drivers
v0x7fffe4356d30_0 .net *"_s15", 0 0, L_0x7fffe43779d0;  1 drivers
v0x7fffe4356e10_0 .net *"_s19", 0 0, L_0x7fffe4377c10;  1 drivers
v0x7fffe4356f40_0 .net *"_s2", 0 0, L_0x7fffe43774a0;  1 drivers
v0x7fffe4357020_0 .net *"_s21", 0 0, L_0x7fffe4377cb0;  1 drivers
v0x7fffe4357100_0 .net *"_s22", 0 0, L_0x7fffe4377d90;  1 drivers
v0x7fffe43571e0_0 .net *"_s27", 0 0, L_0x7fffe4377ff0;  1 drivers
v0x7fffe43572c0_0 .net *"_s29", 0 0, L_0x7fffe4378090;  1 drivers
v0x7fffe43573a0_0 .net *"_s5", 0 0, L_0x7fffe4377560;  1 drivers
v0x7fffe4357480_0 .net *"_s6", 0 0, L_0x7fffe4377650;  1 drivers
v0x7fffe4357560_0 .net "d0", 0 0, L_0x7fffe4377710;  alias, 1 drivers
v0x7fffe4357620_0 .net "d1", 0 0, L_0x7fffe4377b00;  alias, 1 drivers
v0x7fffe43576e0_0 .net "d2", 0 0, L_0x7fffe4377e90;  alias, 1 drivers
v0x7fffe43577a0_0 .net "d3", 0 0, L_0x7fffe4378290;  alias, 1 drivers
v0x7fffe4357860_0 .net "in", 1 0, L_0x7fffe4378440;  1 drivers
L_0x7fffe4377400 .part L_0x7fffe4378440, 1, 1;
L_0x7fffe4377560 .part L_0x7fffe4378440, 0, 1;
L_0x7fffe4377870 .part L_0x7fffe4378440, 1, 1;
L_0x7fffe43779d0 .part L_0x7fffe4378440, 0, 1;
L_0x7fffe4377c10 .part L_0x7fffe4378440, 1, 1;
L_0x7fffe4377cb0 .part L_0x7fffe4378440, 0, 1;
L_0x7fffe4377ff0 .part L_0x7fffe4378440, 1, 1;
L_0x7fffe4378090 .part L_0x7fffe4378440, 0, 1;
S_0x7fffe43579e0 .scope module, "ffz" "ffd" 4 69, 5 78 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffe4357b60_0 .net "carga", 0 0, v0x7fffe4363140_0;  alias, 1 drivers
v0x7fffe4357c40_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe4357d50_0 .net "d", 0 0, L_0x7fffe4376860;  alias, 1 drivers
v0x7fffe4357df0_0 .var "q", 0 0;
v0x7fffe4357e90_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
S_0x7fffe4358030 .scope module, "in" "mux4" 4 107, 5 60 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffe4358250 .param/l "WIDTH" 0 5 60, +C4<00000000000000000000000000001000>;
v0x7fffe43583e0_0 .net "d0", 7 0, v0x7fffe4364ba0_0;  alias, 1 drivers
v0x7fffe43584e0_0 .net "d1", 7 0, v0x7fffe4364c60_0;  alias, 1 drivers
o0x7fb437770d68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe43585c0_0 .net "d2", 7 0, o0x7fb437770d68;  0 drivers
o0x7fb437770d98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe4358680_0 .net "d3", 7 0, o0x7fb437770d98;  0 drivers
v0x7fffe4358760_0 .net "s", 1 0, v0x7fffe43629f0_0;  alias, 1 drivers
v0x7fffe4358890_0 .var "y", 7 0;
E_0x7fffe433acc0/0 .event edge, v0x7fffe4358760_0, v0x7fffe4358680_0, v0x7fffe43585c0_0, v0x7fffe43584e0_0;
E_0x7fffe433acc0/1 .event edge, v0x7fffe43583e0_0;
E_0x7fffe433acc0 .event/or E_0x7fffe433acc0/0, E_0x7fffe433acc0/1;
S_0x7fffe4358a30 .scope module, "inc" "mux2" 4 22, 5 50 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffe4358c00 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x7fffe4358cd0_0 .net "d0", 9 0, L_0x7fffe4365180;  1 drivers
v0x7fffe4358dd0_0 .net "d1", 9 0, L_0x7fffe4365270;  alias, 1 drivers
v0x7fffe4358eb0_0 .net "s", 0 0, v0x7fffe4362b30_0;  alias, 1 drivers
v0x7fffe4358f80_0 .net "y", 9 0, L_0x7fffe43650a0;  alias, 1 drivers
L_0x7fffe43650a0 .functor MUXZ 10, L_0x7fffe4365180, L_0x7fffe4365270, v0x7fffe4362b30_0, C4<>;
S_0x7fffe4359110 .scope module, "inm" "mux4" 4 75, 5 60 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffe43592e0 .param/l "WIDTH" 0 5 60, +C4<00000000000000000000000000001000>;
v0x7fffe4359470_0 .net "d0", 7 0, v0x7fffe435f7d0_0;  alias, 1 drivers
v0x7fffe4359570_0 .net "d1", 7 0, L_0x7fffe43768d0;  1 drivers
v0x7fffe4359650_0 .net "d2", 7 0, L_0x7fffe43770a0;  alias, 1 drivers
v0x7fffe4359740_0 .net "d3", 7 0, v0x7fffe4358890_0;  alias, 1 drivers
v0x7fffe4359830_0 .net "s", 1 0, v0x7fffe4362c20_0;  alias, 1 drivers
v0x7fffe4359940_0 .var "y", 7 0;
E_0x7fffe433ac80/0 .event edge, v0x7fffe4359830_0, v0x7fffe4358890_0, v0x7fffe4359650_0, v0x7fffe4359570_0;
E_0x7fffe433ac80/1 .event edge, v0x7fffe4359470_0;
E_0x7fffe433ac80 .event/or E_0x7fffe433ac80/0, E_0x7fffe433ac80/1;
S_0x7fffe4359ae0 .scope module, "memoria_datos" "memory_data" 4 100, 5 125 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffe4359d60_0 .net *"_s0", 31 0, L_0x7fffe4376c40;  1 drivers
v0x7fffe4359e60_0 .net *"_s11", 5 0, L_0x7fffe4376e20;  1 drivers
v0x7fffe4359f40_0 .net *"_s12", 7 0, L_0x7fffe4376f10;  1 drivers
L_0x7fb4377203c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe435a030_0 .net *"_s15", 1 0, L_0x7fb4377203c0;  1 drivers
L_0x7fb437720408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe435a110_0 .net/2u *"_s16", 7 0, L_0x7fb437720408;  1 drivers
L_0x7fb437720330 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe435a240_0 .net *"_s3", 19 0, L_0x7fb437720330;  1 drivers
L_0x7fb437720378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe435a320_0 .net/2u *"_s4", 31 0, L_0x7fb437720378;  1 drivers
v0x7fffe435a400_0 .net *"_s6", 0 0, L_0x7fffe4376ce0;  1 drivers
v0x7fffe435a4c0_0 .net *"_s8", 7 0, L_0x7fffe4376d80;  1 drivers
v0x7fffe435a5a0_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe435a640 .array "mem_data", 63 0, 7 0;
v0x7fffe435a700_0 .net "ra", 11 0, L_0x7fffe4377270;  1 drivers
v0x7fffe435a7e0_0 .net "rd1", 7 0, L_0x7fffe43770a0;  alias, 1 drivers
v0x7fffe435a8a0_0 .net "wd4", 7 0, L_0x7fffe4375c40;  alias, 1 drivers
v0x7fffe435a970_0 .net "we4", 0 0, v0x7fffe4362fb0_0;  alias, 1 drivers
L_0x7fffe4376c40 .concat [ 12 20 0 0], L_0x7fffe4377270, L_0x7fb437720330;
L_0x7fffe4376ce0 .cmp/ne 32, L_0x7fffe4376c40, L_0x7fb437720378;
L_0x7fffe4376d80 .array/port v0x7fffe435a640, L_0x7fffe4376f10;
L_0x7fffe4376e20 .part L_0x7fffe4377270, 6, 6;
L_0x7fffe4376f10 .concat [ 6 2 0 0], L_0x7fffe4376e20, L_0x7fb4377203c0;
L_0x7fffe43770a0 .functor MUXZ 8, L_0x7fb437720408, L_0x7fffe4376d80, L_0x7fffe4376ce0, C4<>;
S_0x7fffe435aae0 .scope module, "memoria_programa" "memprog" 4 43, 6 3 0, S_0x7fffe43272a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffe4365310 .functor BUFZ 16, L_0x7fffe4375390, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffe435ac80_0 .net *"_s0", 15 0, L_0x7fffe4375390;  1 drivers
v0x7fffe435ad80_0 .net *"_s2", 11 0, L_0x7fffe4375430;  1 drivers
L_0x7fb437720060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe435ae60_0 .net *"_s5", 1 0, L_0x7fb437720060;  1 drivers
v0x7fffe435af20_0 .net "a", 9 0, v0x7fffe4356680_0;  alias, 1 drivers
v0x7fffe435b010_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe435b100 .array "mem", 1023 0, 15 0;
v0x7fffe435b1a0_0 .net "rd", 15 0, L_0x7fffe4365310;  alias, 1 drivers
L_0x7fffe4375390 .array/port v0x7fffe435b100, L_0x7fffe4375430;
L_0x7fffe4375430 .concat [ 10 2 0 0], v0x7fffe4356680_0, L_0x7fb437720060;
S_0x7fffe435b300 .scope module, "mux_stack" "mux2" 4 84, 5 50 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffe435b480 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x7fffe435b550_0 .net "d0", 9 0, L_0x7fffe43650a0;  alias, 1 drivers
v0x7fffe435b640_0 .net "d1", 9 0, v0x7fffe435c820_0;  alias, 1 drivers
v0x7fffe435b700_0 .net "s", 0 0, v0x7fffe4362e20_0;  alias, 1 drivers
v0x7fffe435b7d0_0 .net "y", 9 0, L_0x7fffe4376a80;  alias, 1 drivers
L_0x7fffe4376a80 .functor MUXZ 10, L_0x7fffe43650a0, v0x7fffe435c820_0, v0x7fffe4362e20_0, C4<>;
S_0x7fffe435b950 .scope module, "out" "mux4" 4 111, 5 60 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffe435bb20 .param/l "WIDTH" 0 5 60, +C4<00000000000000000000000000001000>;
v0x7fffe435bcf0_0 .net "d0", 7 0, L_0x7fffe4375c40;  alias, 1 drivers
v0x7fffe435be20_0 .net "d1", 7 0, L_0x7fffe4377360;  1 drivers
o0x7fb437771848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe435bf00_0 .net "d2", 7 0, o0x7fb437771848;  0 drivers
o0x7fb437771878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe435bfc0_0 .net "d3", 7 0, o0x7fb437771878;  0 drivers
v0x7fffe435c0a0_0 .net "s", 1 0, v0x7fffe4362d10_0;  alias, 1 drivers
v0x7fffe435c1d0_0 .var "y", 7 0;
E_0x7fffe435bc60/0 .event edge, v0x7fffe435c0a0_0, v0x7fffe435bfc0_0, v0x7fffe435bf00_0, v0x7fffe435be20_0;
E_0x7fffe435bc60/1 .event edge, v0x7fffe4355c50_0;
E_0x7fffe435bc60 .event/or E_0x7fffe435bc60/0, E_0x7fffe435bc60/1;
S_0x7fffe435c3b0 .scope module, "pila" "stack" 4 91, 5 88 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffe435c6a0_0 .net "clk", 0 0, v0x7fffe43649d0_0;  alias, 1 drivers
v0x7fffe435c760 .array "memoria_pila", 7 0, 9 0;
v0x7fffe435c820_0 .var "pop", 9 0;
v0x7fffe435c8f0_0 .net "popsignal", 0 0, v0x7fffe4362810_0;  alias, 1 drivers
v0x7fffe435c990_0 .net "push", 9 0, L_0x7fffe4376a80;  alias, 1 drivers
v0x7fffe435caf0_0 .net "pushsignal", 0 0, v0x7fffe4362900_0;  alias, 1 drivers
v0x7fffe435cbb0_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
v0x7fffe435cca0_0 .var "stack_pointer", 2 0;
E_0x7fffe435c620/0 .event edge, v0x7fffe435c8f0_0, v0x7fffe435caf0_0;
E_0x7fffe435c620/1 .event posedge, v0x7fffe4356740_0;
E_0x7fffe435c620 .event/or E_0x7fffe435c620/0, E_0x7fffe435c620/1;
S_0x7fffe435ce80 .scope module, "reg1_out" "registro" 4 122, 5 38 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe435d050 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x7fffe435d1a0_0 .net "clk", 0 0, L_0x7fffe4378540;  alias, 1 drivers
v0x7fffe435d280_0 .net "d", 7 0, v0x7fffe435c1d0_0;  alias, 1 drivers
v0x7fffe435d340_0 .var "q", 7 0;
v0x7fffe435d410_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
E_0x7fffe433aeb0 .event posedge, v0x7fffe4356740_0, v0x7fffe435d1a0_0;
S_0x7fffe435d560 .scope module, "reg2_out" "registro" 4 126, 5 38 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe435d730 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x7fffe435d8f0_0 .net "clk", 0 0, L_0x7fffe43785b0;  alias, 1 drivers
v0x7fffe435d9d0_0 .net "d", 7 0, v0x7fffe435c1d0_0;  alias, 1 drivers
v0x7fffe435dae0_0 .var "q", 7 0;
v0x7fffe435dba0_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
E_0x7fffe435d870 .event posedge, v0x7fffe4356740_0, v0x7fffe435d8f0_0;
S_0x7fffe435dcf0 .scope module, "reg3_out" "registro" 4 130, 5 38 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe435de70 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x7fffe435e030_0 .net "clk", 0 0, L_0x7fffe4378670;  alias, 1 drivers
v0x7fffe435e110_0 .net "d", 7 0, v0x7fffe435c1d0_0;  alias, 1 drivers
v0x7fffe435e1d0_0 .var "q", 7 0;
v0x7fffe435e2c0_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
E_0x7fffe435dfb0 .event posedge, v0x7fffe4356740_0, v0x7fffe435e030_0;
S_0x7fffe435e410 .scope module, "reg4_out" "registro" 4 134, 5 38 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe435e5e0 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x7fffe435e7a0_0 .net "clk", 0 0, L_0x7fffe43786e0;  alias, 1 drivers
v0x7fffe435e880_0 .net "d", 7 0, v0x7fffe435c1d0_0;  alias, 1 drivers
v0x7fffe435e940_0 .var "q", 7 0;
v0x7fffe435ea30_0 .net "reset", 0 0, v0x7fffe4365000_0;  alias, 1 drivers
E_0x7fffe435e720 .event posedge, v0x7fffe4356740_0, v0x7fffe435e7a0_0;
S_0x7fffe435eb80 .scope module, "sumador" "sum" 4 28, 5 30 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7fb437720018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe435ee80_0 .net "a", 9 0, L_0x7fb437720018;  1 drivers
v0x7fffe435ef80_0 .net "b", 9 0, v0x7fffe4356680_0;  alias, 1 drivers
v0x7fffe435f090_0 .net "y", 9 0, L_0x7fffe4365270;  alias, 1 drivers
L_0x7fffe4365270 .arith/sum 10, L_0x7fb437720018, v0x7fffe4356680_0;
S_0x7fffe435f190 .scope module, "unidad_alu" "alu" 4 63, 7 1 0, S_0x7fffe43272a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffe4376860 .functor NOT 1, L_0x7fffe4376730, C4<0>, C4<0>, C4<0>;
v0x7fffe435f470_0 .net *"_s3", 0 0, L_0x7fffe4376730;  1 drivers
v0x7fffe435f550_0 .net "a", 7 0, L_0x7fffe4375c40;  alias, 1 drivers
v0x7fffe435f610_0 .net "b", 7 0, L_0x7fffe4376300;  alias, 1 drivers
v0x7fffe435f710_0 .net "op_alu", 2 0, v0x7fffe4362620_0;  alias, 1 drivers
v0x7fffe435f7d0_0 .var "s", 7 0;
v0x7fffe435f900_0 .net "y", 7 0, v0x7fffe435f7d0_0;  alias, 1 drivers
v0x7fffe435f9c0_0 .net "zero", 0 0, L_0x7fffe4376860;  alias, 1 drivers
E_0x7fffe435f410 .event edge, v0x7fffe435f710_0, v0x7fffe4355d30_0, v0x7fffe4355c50_0;
L_0x7fffe4376730 .reduce/or v0x7fffe435f7d0_0;
S_0x7fffe43621f0 .scope module, "unidad_control" "uc" 3 25, 8 1 0, S_0x7fffe4320810;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "s_stack"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "we_out"
    .port_info 10 /OUTPUT 2 "s_inm"
    .port_info 11 /OUTPUT 2 "s_in"
    .port_info 12 /OUTPUT 2 "s_out"
    .port_info 13 /OUTPUT 3 "op_alu"
v0x7fffe4362620_0 .var "op_alu", 2 0;
v0x7fffe4362750_0 .net "opcode", 15 0, L_0x7fffe43756a0;  alias, 1 drivers
v0x7fffe4362810_0 .var "pop", 0 0;
v0x7fffe4362900_0 .var "push", 0 0;
v0x7fffe43629f0_0 .var "s_in", 1 0;
v0x7fffe4362b30_0 .var "s_inc", 0 0;
v0x7fffe4362c20_0 .var "s_inm", 1 0;
v0x7fffe4362d10_0 .var "s_out", 1 0;
v0x7fffe4362e20_0 .var "s_stack", 0 0;
v0x7fffe4362ec0_0 .var "we3", 0 0;
v0x7fffe4362fb0_0 .var "we4", 0 0;
v0x7fffe43630a0_0 .var "we_out", 0 0;
v0x7fffe4363140_0 .var "wez", 0 0;
v0x7fffe4363230_0 .net "z", 0 0, v0x7fffe4357df0_0;  alias, 1 drivers
E_0x7fffe43625c0 .event edge, v0x7fffe43604a0_0;
    .scope S_0x7fffe4356250;
T_0 ;
    %wait E_0x7fffe42be1e0;
    %load/vec4 v0x7fffe4356740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffe4356680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe43565c0_0;
    %assign/vec4 v0x7fffe4356680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe435aae0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffe435b100 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffe42d3650;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffe4355e10 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffe42d3650;
T_3 ;
    %wait E_0x7fffe42bdfe0;
    %load/vec4 v0x7fffe4356090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffe4355fb0_0;
    %load/vec4 v0x7fffe4355ed0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe4355e10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe435f190;
T_4 ;
    %wait E_0x7fffe435f410;
    %load/vec4 v0x7fffe435f710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffe435f550_0;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffe435f550_0;
    %inv;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffe435f550_0;
    %load/vec4 v0x7fffe435f610_0;
    %add;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffe435f550_0;
    %load/vec4 v0x7fffe435f610_0;
    %sub;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffe435f550_0;
    %load/vec4 v0x7fffe435f610_0;
    %and;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffe435f550_0;
    %load/vec4 v0x7fffe435f610_0;
    %or;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffe435f550_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffe435f610_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffe435f7d0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe43579e0;
T_5 ;
    %wait E_0x7fffe42be1e0;
    %load/vec4 v0x7fffe4357e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe4357df0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe4357b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffe4357d50_0;
    %assign/vec4 v0x7fffe4357df0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe4359110;
T_6 ;
    %wait E_0x7fffe433ac80;
    %load/vec4 v0x7fffe4359830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffe4359470_0;
    %assign/vec4 v0x7fffe4359940_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffe4359570_0;
    %assign/vec4 v0x7fffe4359940_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffe4359650_0;
    %assign/vec4 v0x7fffe4359940_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffe4359740_0;
    %assign/vec4 v0x7fffe4359940_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe435c3b0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe435cca0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffe435c3b0;
T_8 ;
    %wait E_0x7fffe435c620;
    %load/vec4 v0x7fffe435cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe435cca0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffe435caf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffe435c990_0;
    %load/vec4 v0x7fffe435cca0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffe435c760, 4, 0;
    %load/vec4 v0x7fffe435cca0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffe435cca0_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffe435c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffe435cca0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffe435cca0_0, 0, 3;
    %load/vec4 v0x7fffe435cca0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffe435c760, 4;
    %store/vec4 v0x7fffe435c820_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe4359ae0;
T_9 ;
    %vpi_call 5 135 "$readmemb", "memdatafile.dat", v0x7fffe435a640 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffe4359ae0;
T_10 ;
    %wait E_0x7fffe42bdfe0;
    %load/vec4 v0x7fffe435a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffe435a8a0_0;
    %load/vec4 v0x7fffe435a700_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe435a640, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffe4358030;
T_11 ;
    %wait E_0x7fffe433acc0;
    %load/vec4 v0x7fffe4358760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fffe43583e0_0;
    %assign/vec4 v0x7fffe4358890_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fffe43584e0_0;
    %assign/vec4 v0x7fffe4358890_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fffe43585c0_0;
    %assign/vec4 v0x7fffe4358890_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fffe4358680_0;
    %assign/vec4 v0x7fffe4358890_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffe435b950;
T_12 ;
    %wait E_0x7fffe435bc60;
    %load/vec4 v0x7fffe435c0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffe435bcf0_0;
    %assign/vec4 v0x7fffe435c1d0_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffe435be20_0;
    %assign/vec4 v0x7fffe435c1d0_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffe435bf00_0;
    %assign/vec4 v0x7fffe435c1d0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fffe435bfc0_0;
    %assign/vec4 v0x7fffe435c1d0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffe435ce80;
T_13 ;
    %wait E_0x7fffe433aeb0;
    %load/vec4 v0x7fffe435d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe435d340_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffe435d280_0;
    %assign/vec4 v0x7fffe435d340_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffe435d560;
T_14 ;
    %wait E_0x7fffe435d870;
    %load/vec4 v0x7fffe435dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe435dae0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffe435d9d0_0;
    %assign/vec4 v0x7fffe435dae0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffe435dcf0;
T_15 ;
    %wait E_0x7fffe435dfb0;
    %load/vec4 v0x7fffe435e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe435e1d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffe435e110_0;
    %assign/vec4 v0x7fffe435e1d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffe435e410;
T_16 ;
    %wait E_0x7fffe435e720;
    %load/vec4 v0x7fffe435ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe435e940_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffe435e880_0;
    %assign/vec4 v0x7fffe435e940_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffe43621f0;
T_17 ;
    %wait E_0x7fffe43625c0;
    %load/vec4 v0x7fffe4362750_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 16;
    %cmp/z;
    %jmp/1 T_17.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 16;
    %cmp/z;
    %jmp/1 T_17.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 16;
    %cmp/z;
    %jmp/1 T_17.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 16;
    %cmp/z;
    %jmp/1 T_17.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 16;
    %cmp/z;
    %jmp/1 T_17.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 16;
    %cmp/z;
    %jmp/1 T_17.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 16;
    %cmp/z;
    %jmp/1 T_17.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 16;
    %cmp/z;
    %jmp/1 T_17.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 16;
    %cmp/z;
    %jmp/1 T_17.8, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 16;
    %cmp/z;
    %jmp/1 T_17.9, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 16;
    %cmp/z;
    %jmp/1 T_17.10, 4;
    %jmp T_17.12;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %load/vec4 v0x7fffe4362750_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %jmp T_17.12;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %jmp T_17.12;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %jmp T_17.12;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %load/vec4 v0x7fffe4363230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
T_17.14 ;
    %jmp T_17.12;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %load/vec4 v0x7fffe4363230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %jmp T_17.16;
T_17.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
T_17.16 ;
    %jmp T_17.12;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %jmp T_17.12;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %jmp T_17.12;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %load/vec4 v0x7fffe4362750_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7fffe43629f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe43630a0_0, 0, 1;
    %jmp T_17.12;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe43629f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe43630a0_0, 0, 1;
    %load/vec4 v0x7fffe4362750_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fffe4362d10_0, 0, 2;
    %jmp T_17.12;
T_17.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %jmp T_17.12;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4362ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4363140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4362fb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffe4362c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe4362620_0, 0, 3;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffe43182e0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe43649d0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe43649d0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fffe43182e0;
T_19 ;
    %vpi_call 2 25 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe4365000_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe4365000_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fffe43182e0;
T_20 ;
    %delay 54000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
