// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/09/2023 09:57:45"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Mod_Teste (
	CLOCK_27,
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	LCD_DATA,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	GPIO_0,
	GPIO_1);
input 	CLOCK_27;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
inout 	[7:0] LCD_DATA;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TXD	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_RXD	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ula1|Add0~2_combout ;
wire \ula1|Add0~6_combout ;
wire \ula1|Add0~12_combout ;
wire \ula1|Add1~2_combout ;
wire \ula1|Add1~4_combout ;
wire \ula1|Add1~6_combout ;
wire \ula1|Add1~8_combout ;
wire \ula1|Add1~10_combout ;
wire \ula1|Add0~14_combout ;
wire \ula1|Add0~16_combout ;
wire \ula1|Add0~18_combout ;
wire \ula1|Add1~20_combout ;
wire \ula1|Add1~24_combout ;
wire \ula1|Add1~26_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \w_PCp1[0]~0_combout ;
wire \w_PCBranch[1]~2_combout ;
wire \w_PCp1[2]~4_combout ;
wire \w_PCBranch[2]~5 ;
wire \w_PCBranch[3]~6_combout ;
wire \w_PCBranch[3]~7 ;
wire \w_PCBranch[4]~8_combout ;
wire \w_PCBranch[4]~9 ;
wire \w_PCBranch[5]~10_combout ;
wire \w_PCBranch[5]~11 ;
wire \w_PCBranch[6]~12_combout ;
wire \w_PCBranch[6]~13 ;
wire \w_PCBranch[7]~14_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \MyLCD|u0|Add0~0_combout ;
wire \MyLCD|u0|Add0~2_combout ;
wire \MyLCD|u0|Add0~4_combout ;
wire \MyLCD|u0|Add0~6_combout ;
wire \MyLCD|Add5~0_combout ;
wire \MyLCD|Add4~0_combout ;
wire \MyLCD|Add6~0_combout ;
wire \MyLCD|Add3~0_combout ;
wire \MyLCD|Add2~0_combout ;
wire \MyLCD|Add8~0_combout ;
wire \MyLCD|Add9~0_combout ;
wire \MyLCD|Add22~0_combout ;
wire \MyLCD|Add14~0_combout ;
wire \MyLCD|Add13~0_combout ;
wire \MyLCD|Add16~0_combout ;
wire \MyLCD|Add15~0_combout ;
wire \MyLCD|Add11~0_combout ;
wire \MyLCD|Add10~0_combout ;
wire \MyLCD|Add18~0_combout ;
wire \MyLCD|Add17~0_combout ;
wire \MyLCD|Add19~0_combout ;
wire \MyLCD|Add11~2_combout ;
wire \MyLCD|Add13~2_combout ;
wire \MyLCD|Add10~2_combout ;
wire \MyLCD|Add14~2_combout ;
wire \MyLCD|Add16~2_combout ;
wire \MyLCD|Add17~2_combout ;
wire \MyLCD|Add15~2_combout ;
wire \MyLCD|Add18~2_combout ;
wire \MyLCD|Add6~2_combout ;
wire \MyLCD|Add5~2_combout ;
wire \MyLCD|Add4~2_combout ;
wire \MyLCD|Add2~2_combout ;
wire \MyLCD|Add7~2_combout ;
wire \MyLCD|Add3~2_combout ;
wire \MyLCD|Add8~2_combout ;
wire \MyLCD|Add19~2_combout ;
wire \MyLCD|Add20~2_combout ;
wire \MyLCD|Add9~4_combout ;
wire \MyLCD|Add13~4_combout ;
wire \MyLCD|Add17~4_combout ;
wire \MyLCD|Add16~4_combout ;
wire \MyLCD|Add3~4_combout ;
wire \MyLCD|Add22~4_combout ;
wire \MyLCD|Add20~4_combout ;
wire \MyLCD|Add9~6_combout ;
wire \MyLCD|Add22~6_combout ;
wire \MyLCD|Add18~6_combout ;
wire \MyLCD|Add11~6_combout ;
wire \MyLCD|Add13~6_combout ;
wire \MyLCD|Add10~6_combout ;
wire \MyLCD|Add14~6_combout ;
wire \MyLCD|Add5~7 ;
wire \MyLCD|Add6~6_combout ;
wire \MyLCD|Add7~6_combout ;
wire \MyLCD|Add8~6_combout ;
wire \MyLCD|Add20~6_combout ;
wire \MyLCD|Add5~8_combout ;
wire \MyLCD|mDLY[1]~20_combout ;
wire \MyLCD|mDLY[3]~24_combout ;
wire \MyLCD|mDLY[12]~42_combout ;
wire \MyLCD|mDLY[15]~48_combout ;
wire \MyLCD|mDLY[16]~51 ;
wire \MyLCD|mDLY[17]~52_combout ;
wire \r1|Mux30~2_combout ;
wire \r1|Mux27~2_combout ;
wire \r1|Mux26~4_combout ;
wire \c1|WideOr14~1_combout ;
wire \ula1|ShiftLeft0~2_combout ;
wire \r1|Mux22~2_combout ;
wire \r1|Mux19~2_combout ;
wire \r1|Mux18~2_combout ;
wire \r1|Mux17~2_combout ;
wire \r1|Mux16~2_combout ;
wire \r1|Mux16~3_combout ;
wire \r1|Mux2~2_combout ;
wire \r1|Mux8~2_combout ;
wire \r1|Mux12~2_combout ;
wire \r1|Mux12~combout ;
wire \MyLCD|LessThan22~0_combout ;
wire \ula1|ShiftLeft0~5_combout ;
wire \ula1|ULAResult[4]~15_combout ;
wire \ula1|Mux12~5_combout ;
wire \ula1|Mux12~6_combout ;
wire \ula1|ULAResult[4]~18_combout ;
wire \ula1|ULAResult[7]~19_combout ;
wire \ula1|ULAResult[7]~20_combout ;
wire \ula1|ShiftRight0~25_combout ;
wire \ula1|Mux9~2_combout ;
wire \ula1|ULAResult[5]~23_combout ;
wire \ula1|ULAResult[5]~26_combout ;
wire \ula1|Mux14~2_combout ;
wire \ula1|Mux14~4_combout ;
wire \ula1|ShiftRight0~36_combout ;
wire \ula1|Mux13~3_combout ;
wire \ula1|Mux13~4_combout ;
wire \ula1|Mux13~5_combout ;
wire \ula1|Mux15~1_combout ;
wire \ula1|Mux15~2_combout ;
wire \ula1|Mux15~3_combout ;
wire \ula1|ShiftRight0~38_combout ;
wire \ula1|ShiftRight0~39_combout ;
wire \ula1|Mux8~4_combout ;
wire \ula1|Mux7~0_combout ;
wire \ula1|ULAResult[10]~36_combout ;
wire \ula1|Mux5~3_combout ;
wire \ula1|ShiftLeft0~32_combout ;
wire \ula1|ShiftLeft0~33_combout ;
wire \ula1|Mux3~0_combout ;
wire \ula1|Mux3~1_combout ;
wire \ula1|Mux3~2_combout ;
wire \ula1|Mux3~3_combout ;
wire \ula1|Mux1~0_combout ;
wire \ula1|Mux1~1_combout ;
wire \ula1|Mux1~2_combout ;
wire \ula1|Mux2~0_combout ;
wire \ula1|Mux2~1_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ;
wire \w_PCSrc~0_combout ;
wire \w_PCSrc~1_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout ;
wire \MyLCD|LessThan0~0_combout ;
wire \MyLCD|LessThan4~0_combout ;
wire \MyLCD|Mux6~0_combout ;
wire \MyLCD|Mux6~1_combout ;
wire \MyLCD|Mux6~2_combout ;
wire \MyLCD|LessThan20~0_combout ;
wire \MyLCD|LessThan14~0_combout ;
wire \MyLCD|Mux6~12_combout ;
wire \MyLCD|LessThan16~0_combout ;
wire \MyLCD|Mux6~13_combout ;
wire \MyLCD|LessThan11~0_combout ;
wire \MyLCD|LessThan10~0_combout ;
wire \MyLCD|Mux6~14_combout ;
wire \MyLCD|Mux6~15_combout ;
wire \MyLCD|LessThan18~0_combout ;
wire \MyLCD|Mux6~16_combout ;
wire \MyLCD|Mux6~17_combout ;
wire \MyLCD|Mux6~18_combout ;
wire \MyLCD|Mux5~4_combout ;
wire \MyLCD|Mux5~5_combout ;
wire \MyLCD|Mux5~6_combout ;
wire \MyLCD|Mux5~7_combout ;
wire \MyLCD|Mux5~8_combout ;
wire \MyLCD|Mux5~9_combout ;
wire \MyLCD|Mux5~10_combout ;
wire \MyLCD|Mux5~11_combout ;
wire \MyLCD|Mux5~12_combout ;
wire \MyLCD|Mux5~13_combout ;
wire \MyLCD|Mux5~14_combout ;
wire \MyLCD|Mux5~15_combout ;
wire \MyLCD|mLCD_DATA[6]~14_combout ;
wire \MyLCD|mLCD_DATA[6]~16_combout ;
wire \MyLCD|mLCD_DATA[6]~17_combout ;
wire \MyLCD|Mux4~14_combout ;
wire \MyLCD|Mux3~6_combout ;
wire \MyLCD|Mux3~7_combout ;
wire \MyLCD|Mux3~8_combout ;
wire \MyLCD|Mux6~21_combout ;
wire \MyLCD|Mux2~10_combout ;
wire \MyLCD|Mux2~13_combout ;
wire \MyLCD|Mux2~16_combout ;
wire \MyLCD|Mux2~22_combout ;
wire \MyLCD|Mux2~23_combout ;
wire \MyLCD|Mux2~24_combout ;
wire \MyLCD|Mux2~25_combout ;
wire \MyLCD|Mux1~2_combout ;
wire \MyLCD|Mux2~26_combout ;
wire \MyLCD|Mux1~3_combout ;
wire \MyLCD|Mux0~6_combout ;
wire \MyLCD|Mux0~13_combout ;
wire \MyLCD|u0|Selector5~1_combout ;
wire \MyLCD|u0|oDone~0_combout ;
wire \ula1|Mux12~7_combout ;
wire \ula1|ShiftRight0~45_combout ;
wire \ula1|Mux9~4_combout ;
wire \ula1|Mux8~7_combout ;
wire \MyLCD|Mux5~18_combout ;
wire \MyLCD|Mux5~19_combout ;
wire \MyLCD|Mux3~18_combout ;
wire \MyLCD|Mux2~27_combout ;
wire \r1|Mux25~0_combout ;
wire \r1|Mux25~1_combout ;
wire \r1|Mux16~0_combout ;
wire \r1|Mux16~1_combout ;
wire \r1|Mux2~0_combout ;
wire \r1|Mux2~1_combout ;
wire \r1|Mux6~0_combout ;
wire \r1|Mux8~0_combout ;
wire \r1|Mux8~1_combout ;
wire \r1|Mux12~0_combout ;
wire \r1|Mux12~1_combout ;
wire \r1|Mux13~0_combout ;
wire \r1|Mux13~1_combout ;
wire \c1|Branch~combout ;
wire \r1|r2[12]~feeder_combout ;
wire \r1|r5[0]~feeder_combout ;
wire \r1|r5[1]~feeder_combout ;
wire \r1|r7[1]~feeder_combout ;
wire \r1|r7[4]~feeder_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \MyLCD|LUT_INDEX[0]~6_combout ;
wire \~GND~combout ;
wire \MyLCD|LessThan1~1_combout ;
wire \MyLCD|LUT_INDEX[4]~15 ;
wire \MyLCD|LUT_INDEX[5]~16_combout ;
wire \MyLCD|mDLY[0]~18_combout ;
wire \MyLCD|mLCD_ST.000000~0_combout ;
wire \MyLCD|mLCD_ST.000000~regout ;
wire \MyLCD|Selector2~0_combout ;
wire \MyLCD|Selector2~1_combout ;
wire \MyLCD|mLCD_ST.000001~regout ;
wire \MyLCD|Selector0~0_combout ;
wire \MyLCD|Selector0~1_combout ;
wire \MyLCD|mLCD_Start~regout ;
wire \MyLCD|u0|preStart~regout ;
wire \MyLCD|u0|ST.00~0_combout ;
wire \MyLCD|u0|ST.00~regout ;
wire \MyLCD|u0|ST.01~0_combout ;
wire \MyLCD|u0|ST.01~regout ;
wire \MyLCD|u0|Selector2~0_combout ;
wire \MyLCD|u0|ST.10~regout ;
wire \MyLCD|u0|Selector2~1_combout ;
wire \MyLCD|u0|Selector5~0_combout ;
wire \MyLCD|u0|Selector6~0_combout ;
wire \MyLCD|u0|Selector7~0_combout ;
wire \MyLCD|u0|Selector8~0_combout ;
wire \MyLCD|u0|Add0~1 ;
wire \MyLCD|u0|Add0~3 ;
wire \MyLCD|u0|Add0~5 ;
wire \MyLCD|u0|Add0~7 ;
wire \MyLCD|u0|Add0~8_combout ;
wire \MyLCD|u0|Selector4~0_combout ;
wire \MyLCD|u0|Selector4~1_combout ;
wire \MyLCD|u0|ST~14_combout ;
wire \MyLCD|u0|ST.11~regout ;
wire \MyLCD|u0|mStart~0_combout ;
wire \MyLCD|u0|mStart~regout ;
wire \MyLCD|u0|oDone~1_combout ;
wire \MyLCD|u0|oDone~regout ;
wire \MyLCD|Selector3~0_combout ;
wire \MyLCD|mLCD_ST.000010~regout ;
wire \MyLCD|mDLY[0]~19 ;
wire \MyLCD|mDLY[1]~21 ;
wire \MyLCD|mDLY[2]~22_combout ;
wire \MyLCD|mDLY[2]~23 ;
wire \MyLCD|mDLY[3]~25 ;
wire \MyLCD|mDLY[4]~26_combout ;
wire \MyLCD|mDLY[4]~27 ;
wire \MyLCD|mDLY[5]~29 ;
wire \MyLCD|mDLY[6]~30_combout ;
wire \MyLCD|mDLY[6]~31 ;
wire \MyLCD|mDLY[7]~32_combout ;
wire \MyLCD|mDLY[7]~33 ;
wire \MyLCD|mDLY[8]~34_combout ;
wire \MyLCD|mDLY[8]~35 ;
wire \MyLCD|mDLY[9]~36_combout ;
wire \MyLCD|mDLY[9]~37 ;
wire \MyLCD|mDLY[10]~38_combout ;
wire \MyLCD|mDLY[10]~39 ;
wire \MyLCD|mDLY[11]~40_combout ;
wire \MyLCD|LessThan0~3_combout ;
wire \MyLCD|mDLY[11]~41 ;
wire \MyLCD|mDLY[12]~43 ;
wire \MyLCD|mDLY[13]~44_combout ;
wire \MyLCD|mDLY[13]~45 ;
wire \MyLCD|mDLY[14]~47 ;
wire \MyLCD|mDLY[15]~49 ;
wire \MyLCD|mDLY[16]~50_combout ;
wire \MyLCD|mDLY[14]~46_combout ;
wire \MyLCD|LessThan0~4_combout ;
wire \MyLCD|mDLY[5]~28_combout ;
wire \MyLCD|LessThan0~1_combout ;
wire \MyLCD|LessThan0~2_combout ;
wire \MyLCD|LessThan0~5_combout ;
wire \MyLCD|Selector4~0_combout ;
wire \MyLCD|mLCD_ST.000011~regout ;
wire \MyLCD|LessThan1~2_combout ;
wire \MyLCD|LUT_INDEX[0]~7 ;
wire \MyLCD|LUT_INDEX[1]~8_combout ;
wire \MyLCD|LUT_INDEX[1]~9 ;
wire \MyLCD|LUT_INDEX[2]~10_combout ;
wire \MyLCD|LUT_INDEX[2]~11 ;
wire \MyLCD|LUT_INDEX[3]~13 ;
wire \MyLCD|LUT_INDEX[4]~14_combout ;
wire \MyLCD|LUT_INDEX[3]~12_combout ;
wire \MyLCD|Mux6~3_combout ;
wire \MyLCD|Mux6~4_combout ;
wire \w_PCp1[0]~1 ;
wire \w_PCp1[1]~2_combout ;
wire \w_PCp1[1]~3 ;
wire \w_PCp1[2]~5 ;
wire \w_PCp1[3]~6_combout ;
wire \pc1|PC[3]~3_combout ;
wire \w_PCp1[3]~7 ;
wire \w_PCp1[4]~8_combout ;
wire \pc1|PC[4]~4_combout ;
wire \w_PCp1[4]~9 ;
wire \w_PCp1[5]~10_combout ;
wire \pc1|PC[5]~5_combout ;
wire \w_PCp1[5]~11 ;
wire \w_PCp1[6]~12_combout ;
wire \pc1|PC[6]~6_combout ;
wire \w_PCp1[6]~13 ;
wire \w_PCp1[7]~14_combout ;
wire \pc1|PC[7]~7_combout ;
wire \w_PCBranch[0]~1 ;
wire \w_PCBranch[1]~3 ;
wire \w_PCBranch[2]~4_combout ;
wire \pc1|PC[2]~2_combout ;
wire \c1|Decoder1~2_combout ;
wire \c1|Decoder1~0_combout ;
wire \c1|Decoder1~1_combout ;
wire \c1|WideOr2~0_combout ;
wire \c1|Selector9~0_combout ;
wire \c1|Selector7~0_combout ;
wire \c1|Selector4~1_combout ;
wire \c1|Selector4~4_combout ;
wire \c1|Selector7~1_combout ;
wire \c1|Selector7~2_combout ;
wire \c1|WideOr0~0_combout ;
wire \c1|WideOr3~0_combout ;
wire \c1|Selector5~0_combout ;
wire \c1|Selector5~1_combout ;
wire \ula1|Equal0~0_combout ;
wire \r1|Mux11~4_combout ;
wire \c1|Decoder1~4_combout ;
wire \c1|WideOr14~0_combout ;
wire \c1|WideOr14~2_combout ;
wire \c1|WideOr14~2clkctrl_outclk ;
wire \c1|MemtoReg~combout ;
wire \ula1|ULAResult[4]~53_combout ;
wire \MuxDDest|saida[4]~20_combout ;
wire \MuxDDest|saida[4]~36_combout ;
wire \c1|WideOr0~1_combout ;
wire \c1|WideOr0~2_combout ;
wire \c1|Selector13~0_combout ;
wire \c1|RegDst~combout ;
wire \MuxWR|saida[1]~0_combout ;
wire \MuxWR|saida[0]~1_combout ;
wire \c1|Selector4~0_combout ;
wire \c1|Selector4~2_combout ;
wire \c1|Selector4~3_combout ;
wire \r1|Decoder0~0_combout ;
wire \r1|Decoder0~4_combout ;
wire \r1|r5[4]~feeder_combout ;
wire \r1|Decoder0~3_combout ;
wire \r1|Mux11~2_combout ;
wire \r1|Mux11~3_combout ;
wire \r1|Mux11~5_combout ;
wire \r1|Mux11~7_combout ;
wire \r1|Mux11~6_combout ;
wire \r1|Mux11~combout ;
wire \ula1|Mux14~5_combout ;
wire \ula1|Mux14~0_combout ;
wire \r1|Mux26~2_combout ;
wire \r1|Decoder0~6_combout ;
wire \r1|Mux25~2_combout ;
wire \r1|Mux26~3_combout ;
wire \r1|Mux25~3_combout ;
wire \r1|Mux25~combout ;
wire \c1|WideOr7~0_combout ;
wire \c1|WideOr7~1_combout ;
wire \c1|ULASrc~combout ;
wire \MuxULASrc|saida[6]~6_combout ;
wire \ula1|Add0~9 ;
wire \ula1|Add0~10_combout ;
wire \ula1|ULAResult[5]~25_combout ;
wire \r1|Decoder0~2_combout ;
wire \r1|Mux26~0_combout ;
wire \r1|Mux26~1_combout ;
wire \r1|Mux26~5_combout ;
wire \r1|Mux26~combout ;
wire \MuxULASrc|saida[5]~5_combout ;
wire \ula1|ShiftRight0~31_combout ;
wire \ula1|ShiftRight0~30_combout ;
wire \ula1|ShiftRight0~32_combout ;
wire \ula1|Mux4~12_combout ;
wire \ula1|ShiftLeft0~1_combout ;
wire \MuxDDest|saida[13]~29_combout ;
wire \MuxWR|saida[2]~2_combout ;
wire \r1|Decoder0~1_combout ;
wire \r1|Decoder0~5_combout ;
wire \r1|Mux18~0_combout ;
wire \r1|Mux18~1_combout ;
wire \r1|Mux18~3_combout ;
wire \r1|Mux18~combout ;
wire \MuxULASrc|saida[13]~13_combout ;
wire \ula1|ShiftRight0~34_combout ;
wire \ula1|Mux14~8_combout ;
wire \ula1|Mux15~0_combout ;
wire \r1|Mux2~combout ;
wire \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ;
wire \r1|r7[15]~feeder_combout ;
wire \r1|Mux0~0_combout ;
wire \r1|Mux0~1_combout ;
wire \r1|Mux0~2_combout ;
wire \r1|Mux0~combout ;
wire \ula1|ULAResult[14]~47_combout ;
wire \ula1|Mux1~5_combout ;
wire \r1|Mux20~0_combout ;
wire \r1|Mux20~1_combout ;
wire \r1|Mux20~2_combout ;
wire \r1|Mux20~3_combout ;
wire \r1|Mux20~combout ;
wire \MuxULASrc|saida[11]~11_combout ;
wire \r1|Mux21~2_combout ;
wire \r1|Mux21~0_combout ;
wire \r1|Mux21~1_combout ;
wire \r1|Mux21~3_combout ;
wire \r1|Mux21~combout ;
wire \ula1|ShiftRight0~40_combout ;
wire \ula1|ShiftRight0~33_combout ;
wire \ula1|ShiftRight0~41_combout ;
wire \ula1|ShiftRight0~42_combout ;
wire \ula1|ShiftRight0~43_combout ;
wire \r1|r4[1]~feeder_combout ;
wire \r1|Mux30~0_combout ;
wire \r1|Mux30~1_combout ;
wire \r1|Mux30~3_combout ;
wire \r1|Mux30~combout ;
wire \MuxDDest|saida[8]~24_combout ;
wire \r1|Mux7~0_combout ;
wire \r1|Mux7~1_combout ;
wire \r1|Mux7~2_combout ;
wire \r1|Mux7~combout ;
wire \ula1|Add1~15 ;
wire \ula1|Add1~16_combout ;
wire \ula1|ShiftLeft0~12_combout ;
wire \ula1|ShiftLeft0~23_combout ;
wire \ula1|Mux5~0_combout ;
wire \ula1|Mux5~1_combout ;
wire \ula1|Mux5~2_combout ;
wire \MuxULASrc|saida[10]~10_combout ;
wire \ula1|ShiftRight0~12_combout ;
wire \r1|Mux23~2_combout ;
wire \r1|Mux23~0_combout ;
wire \r1|Mux23~1_combout ;
wire \r1|Mux23~3_combout ;
wire \r1|Mux23~combout ;
wire \MuxULASrc|saida[8]~8_combout ;
wire \ula1|ShiftRight0~11_combout ;
wire \ula1|ShiftRight0~13_combout ;
wire \ula1|ShiftRight0~17_combout ;
wire \ula1|Mux8~5_combout ;
wire \ula1|Mux8~6_combout ;
wire \ula1|ULAResult[8]~30_combout ;
wire \ula1|ULAResult[8]~28_combout ;
wire \ula1|ULAResult[8]~29_combout ;
wire \ula1|ULAResult[8]~31_combout ;
wire \ula1|ShiftLeft0~24_combout ;
wire \ula1|ShiftLeft0~22_combout ;
wire \ula1|ShiftLeft0~25_combout ;
wire \ula1|Mux7~1_combout ;
wire \ula1|Mux7~2_combout ;
wire \r1|r3[9]~feeder_combout ;
wire \r1|Mux6~1_combout ;
wire \r1|Mux6~2_combout ;
wire \r1|Mux6~combout ;
wire \ula1|Add1~17 ;
wire \ula1|Add1~18_combout ;
wire \ula1|ULAResult[9]~34_combout ;
wire \ula1|ULAResult[9]~32_combout ;
wire \ula1|ULAResult[9]~33_combout ;
wire \ula1|ULAResult[9]~35_combout ;
wire \ula1|ShiftLeft0~27_combout ;
wire \ula1|ShiftLeft0~26_combout ;
wire \ula1|ShiftLeft0~28_combout ;
wire \MuxULASrc|saida[1]~1_combout ;
wire \ula1|ShiftLeft0~3_combout ;
wire \ula1|Mux6~0_combout ;
wire \r1|r5[12]~feeder_combout ;
wire \r1|Mux19~0_combout ;
wire \r1|Mux19~1_combout ;
wire \r1|Mux19~3_combout ;
wire \r1|Mux19~combout ;
wire \MuxULASrc|saida[12]~12_combout ;
wire \ula1|ShiftRight0~14_combout ;
wire \ula1|ShiftRight0~20_combout ;
wire \ula1|ShiftRight0~35_combout ;
wire \ula1|Mux6~1_combout ;
wire \ula1|Mux6~2_combout ;
wire \ula1|ULAResult[10]~38_combout ;
wire \ula1|Add0~11 ;
wire \ula1|Add0~13 ;
wire \ula1|Add0~15 ;
wire \ula1|Add0~17 ;
wire \ula1|Add0~19 ;
wire \ula1|Add0~20_combout ;
wire \ula1|ULAResult[10]~37_combout ;
wire \ula1|ULAResult[10]~39_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \MuxDDest|saida[1]~17_combout ;
wire \MuxDDest|saida[1]~33_combout ;
wire \r1|Mux14~0_combout ;
wire \r1|Mux14~1_combout ;
wire \r1|Mux14~2_combout ;
wire \r1|Mux14~combout ;
wire \ula1|Mux15~4_combout ;
wire \ula1|Mux15~5_combout ;
wire \ula1|Mux15~6_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ;
wire \MuxDDest|saida[10]~26_combout ;
wire \r1|Mux5~0_combout ;
wire \r1|Mux5~1_combout ;
wire \r1|Mux5~2_combout ;
wire \r1|Mux5~combout ;
wire \ula1|Add1~19 ;
wire \ula1|Add1~21 ;
wire \ula1|Add1~23 ;
wire \ula1|Add1~25 ;
wire \ula1|Add1~27 ;
wire \ula1|Add1~28_combout ;
wire \ula1|Mux1~4_combout ;
wire \ula1|Mux2~2_combout ;
wire \ula1|ShiftLeft0~4_combout ;
wire \ula1|ShiftLeft0~6_combout ;
wire \ula1|ShiftLeft0~34_combout ;
wire \ula1|Mux1~3_combout ;
wire \ula1|Mux2~3_combout ;
wire \ula1|ULAResult[14]~49_combout ;
wire \r1|r6[14]~feeder_combout ;
wire \r1|Mux17~0_combout ;
wire \r1|Mux17~1_combout ;
wire \r1|Mux17~3_combout ;
wire \r1|Mux17~combout ;
wire \MuxULASrc|saida[14]~14_combout ;
wire \ula1|Add0~27 ;
wire \ula1|Add0~28_combout ;
wire \ula1|ULAResult[14]~50_combout ;
wire \ula1|ULAResult[14]~51_combout ;
wire \ula1|ULAResult[14]~52_combout ;
wire \MuxDDest|saida[14]~30_combout ;
wire \r1|Mux1~0_combout ;
wire \r1|Mux1~1_combout ;
wire \r1|Mux1~2_combout ;
wire \r1|Mux1~combout ;
wire \r1|Mux8~combout ;
wire \r1|Mux27~0_combout ;
wire \r1|Mux27~1_combout ;
wire \r1|Mux27~3_combout ;
wire \r1|Mux27~combout ;
wire \MuxULASrc|saida[4]~4_combout ;
wire \r1|Mux31~2_combout ;
wire \r1|Mux31~0_combout ;
wire \r1|Mux31~1_combout ;
wire \r1|Mux31~3_combout ;
wire \r1|Mux31~combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \MuxDDest|saida[0]~16_combout ;
wire \MuxDDest|saida[0]~32_combout ;
wire \r1|Mux15~0_combout ;
wire \r1|Mux15~1_combout ;
wire \r1|Mux15~2_combout ;
wire \r1|Mux15~combout ;
wire \ula1|LessThan0~1_cout ;
wire \ula1|LessThan0~3_cout ;
wire \ula1|LessThan0~5_cout ;
wire \ula1|LessThan0~7_cout ;
wire \ula1|LessThan0~9_cout ;
wire \ula1|LessThan0~11_cout ;
wire \ula1|LessThan0~13_cout ;
wire \ula1|LessThan0~15_cout ;
wire \ula1|LessThan0~17_cout ;
wire \ula1|LessThan0~19_cout ;
wire \ula1|LessThan0~21_cout ;
wire \ula1|LessThan0~23_cout ;
wire \ula1|LessThan0~25_cout ;
wire \ula1|LessThan0~27_cout ;
wire \ula1|LessThan0~29_cout ;
wire \ula1|LessThan0~30_combout ;
wire \MuxULASrc|saida[0]~0_combout ;
wire \ula1|Add0~0_combout ;
wire \ula1|ULAResult~9_combout ;
wire \ula1|Mux0~1_combout ;
wire \ula1|ULAResult~8_combout ;
wire \ula1|Mux0~0_combout ;
wire \ula1|Mux0~2_combout ;
wire \ula1|Add1~0_combout ;
wire \ula1|Mux0~4_combout ;
wire \ula1|ShiftRight0~7_combout ;
wire \ula1|ShiftRight0~9_combout ;
wire \ula1|ShiftRight0~4_combout ;
wire \ula1|ShiftRight0~5_combout ;
wire \ula1|ShiftRight0~6_combout ;
wire \ula1|ShiftRight0~10_combout ;
wire \ula1|ShiftRight0~18_combout ;
wire \ula1|ShiftRight0~19_combout ;
wire \ula1|Mux0~3_combout ;
wire \ula1|Mux0~5_combout ;
wire \ula1|Mux0~combout ;
wire \ula1|ULAResult[0]~10_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout ;
wire \ula1|ULAResult[15]~44_combout ;
wire \ula1|Add0~29 ;
wire \ula1|Add0~30_combout ;
wire \ula1|ULAResult[15]~45_combout ;
wire \ula1|ULAResult[15]~46_combout ;
wire \ula1|ShiftLeft0~14_combout ;
wire \ula1|ShiftLeft0~11_combout ;
wire \ula1|ShiftLeft0~13_combout ;
wire \ula1|ShiftLeft0~16_combout ;
wire \ula1|Add1~29 ;
wire \ula1|Add1~30_combout ;
wire \ula1|Mux1~6_combout ;
wire \ula1|Mux1~7_combout ;
wire \ula1|ULAResult[15]~48_combout ;
wire \MuxDDest|saida[15]~31_combout ;
wire \r1|Mux16~combout ;
wire \MuxULASrc|saida[15]~15_combout ;
wire \ula1|ShiftRight0~15_combout ;
wire \ula1|ShiftRight0~16_combout ;
wire \ula1|ShiftRight0~22_combout ;
wire \ula1|Mux14~1_combout ;
wire \ula1|Mux4~6_combout ;
wire \ula1|ShiftLeft0~8_combout ;
wire \ula1|ShiftLeft0~9_combout ;
wire \ula1|ShiftLeft0~10_combout ;
wire \ula1|Mux4~7_combout ;
wire \ula1|Mux4~8_combout ;
wire \ula1|Mux4~9_combout ;
wire \ula1|Add0~21 ;
wire \ula1|Add0~23 ;
wire \ula1|Add0~24_combout ;
wire \ula1|Mux4~10_combout ;
wire \ula1|Mux4~11_combout ;
wire \ula1|Mux4~combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout ;
wire \MuxDDest|saida[12]~28_combout ;
wire \r1|r7[12]~feeder_combout ;
wire \r1|Mux3~0_combout ;
wire \r1|Mux3~1_combout ;
wire \r1|Mux3~2_combout ;
wire \r1|Mux3~combout ;
wire \ula1|Add0~25 ;
wire \ula1|Add0~26_combout ;
wire \ula1|Mux3~4_combout ;
wire \ula1|Mux3~5_combout ;
wire \ula1|Mux3~combout ;
wire \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ;
wire \MuxDDest|saida[9]~25_combout ;
wire \r1|r5[9]~feeder_combout ;
wire \r1|Mux22~0_combout ;
wire \r1|Mux22~1_combout ;
wire \r1|Mux22~3_combout ;
wire \r1|Mux22~combout ;
wire \MuxULASrc|saida[9]~9_combout ;
wire \ula1|ShiftRight0~27_combout ;
wire \ula1|ShiftRight0~28_combout ;
wire \ula1|ShiftRight0~29_combout ;
wire \ula1|Mux12~4_combout ;
wire \ula1|ShiftLeft0~19_combout ;
wire \ula1|ShiftLeft0~17_combout ;
wire \ula1|ShiftLeft0~18_combout ;
wire \ula1|ShiftLeft0~20_combout ;
wire \ula1|Mux11~4_combout ;
wire \ula1|Mux12~3_combout ;
wire \ula1|Mux11~2_combout ;
wire \ula1|Mux11~3_combout ;
wire \ula1|ULAResult[5]~24_combout ;
wire \ula1|ULAResult[5]~27_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ;
wire \MuxDDest|saida[5]~21_combout ;
wire \MuxDDest|saida[5]~37_combout ;
wire \r1|Mux10~0_combout ;
wire \r1|Mux10~1_combout ;
wire \r1|Mux10~2_combout ;
wire \r1|Mux10~combout ;
wire \ula1|Add1~1 ;
wire \ula1|Add1~3 ;
wire \ula1|Add1~5 ;
wire \ula1|Add1~7 ;
wire \ula1|Add1~9 ;
wire \ula1|Add1~11 ;
wire \ula1|Add1~13 ;
wire \ula1|Add1~14_combout ;
wire \ula1|Mux12~2_combout ;
wire \ula1|ShiftRight0~23_combout ;
wire \ula1|ShiftRight0~24_combout ;
wire \ula1|ShiftRight0~26_combout ;
wire \ula1|Mux9~3_combout ;
wire \ula1|ULAResult[7]~21_combout ;
wire \ula1|ULAResult[7]~22_combout ;
wire \MuxDDest|saida[7]~23_combout ;
wire \MuxDDest|saida[7]~39_combout ;
wire \r1|r2[7]~feeder_combout ;
wire \r1|Mux24~0_combout ;
wire \r1|Mux24~1_combout ;
wire \r1|Mux24~2_combout ;
wire \r1|Mux24~3_combout ;
wire \r1|Mux24~combout ;
wire \MuxULASrc|saida[7]~7_combout ;
wire \ula1|ShiftRight0~8_combout ;
wire \ula1|ShiftRight0~21_combout ;
wire \ula1|Mux14~3_combout ;
wire \r1|Mux13~2_combout ;
wire \r1|Mux13~combout ;
wire \ula1|Mux14~6_combout ;
wire \ula1|Add0~1 ;
wire \ula1|Add0~3 ;
wire \ula1|Add0~4_combout ;
wire \ula1|Mux14~7_combout ;
wire \ula1|Mux14~9_combout ;
wire \ula1|Mux14~combout ;
wire \MuxDDest|saida[2]~18_combout ;
wire \MuxDDest|saida[2]~34_combout ;
wire \r1|Mux29~2_combout ;
wire \r1|Mux29~0_combout ;
wire \r1|Mux29~1_combout ;
wire \r1|Mux29~3_combout ;
wire \r1|Mux29~combout ;
wire \MuxULASrc|saida[2]~2_combout ;
wire \ula1|ShiftLeft0~15_combout ;
wire \ula1|ShiftLeft0~21_combout ;
wire \ula1|Mux13~2_combout ;
wire \ula1|Mux13~0_combout ;
wire \ula1|ShiftRight0~37_combout ;
wire \ula1|Mux13~1_combout ;
wire \ula1|Mux13~combout ;
wire \MuxDDest|saida[3]~19_combout ;
wire \MuxDDest|saida[3]~35_combout ;
wire \r1|Mux28~2_combout ;
wire \r1|Mux28~0_combout ;
wire \r1|Mux28~1_combout ;
wire \r1|Mux28~3_combout ;
wire \r1|Mux28~combout ;
wire \MuxULASrc|saida[3]~3_combout ;
wire \ula1|Add0~5 ;
wire \ula1|Add0~7 ;
wire \ula1|Add0~8_combout ;
wire \ula1|ULAResult[4]~16_combout ;
wire \ula1|ULAResult[4]~17_combout ;
wire \entrada|Equal0~0_combout ;
wire \entrada|Equal0~1_combout ;
wire \entrada|Equal0~3_combout ;
wire \entrada|Equal0~2_combout ;
wire \entrada|Equal0~4_combout ;
wire \entrada|Equal0~5_combout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ;
wire \MuxDDest|saida[6]~22_combout ;
wire \MuxDDest|saida[6]~38_combout ;
wire \r1|Mux9~0_combout ;
wire \r1|Mux9~1_combout ;
wire \r1|Mux9~2_combout ;
wire \r1|Mux9~combout ;
wire \ula1|ULAResult[6]~11_combout ;
wire \ula1|ULAResult[6]~12_combout ;
wire \ula1|Add1~12_combout ;
wire \ula1|ShiftRight0~44_combout ;
wire \ula1|ShiftLeft0~0_combout ;
wire \ula1|ShiftLeft0~7_combout ;
wire \ula1|Mux10~0_combout ;
wire \ula1|Mux10~1_combout ;
wire \ula1|Mux10~2_combout ;
wire \ula1|ULAResult[6]~13_combout ;
wire \ula1|ULAResult[6]~14_combout ;
wire \w_PCSrc~2_combout ;
wire \w_PCSrc~combout ;
wire \pc1|PC[1]~1_combout ;
wire \w_PCBranch[0]~0_combout ;
wire \pc1|PC[0]~0_combout ;
wire \c1|WideOr1~0_combout ;
wire \c1|Decoder1~3_combout ;
wire \c1|Selector9~1_combout ;
wire \r1|Mux4~0_combout ;
wire \r1|Mux4~1_combout ;
wire \r1|Mux4~2_combout ;
wire \r1|Mux4~combout ;
wire \ula1|ULAResult[11]~40_combout ;
wire \ula1|Add0~22_combout ;
wire \ula1|ULAResult[11]~41_combout ;
wire \ula1|Add1~22_combout ;
wire \ula1|ShiftLeft0~30_combout ;
wire \ula1|ShiftLeft0~29_combout ;
wire \ula1|ShiftLeft0~31_combout ;
wire \ula1|Mux5~4_combout ;
wire \ula1|Mux5~5_combout ;
wire \ula1|ULAResult[11]~42_combout ;
wire \ula1|ULAResult[11]~43_combout ;
wire \MuxDDest|saida[11]~27_combout ;
wire \MyLCD|LessThan7~0_combout ;
wire \MyLCD|Add7~0_combout ;
wire \MyLCD|Mux6~5_combout ;
wire \MyLCD|Mux6~6_combout ;
wire \MyLCD|Mux6~7_combout ;
wire \MyLCD|Add20~0_combout ;
wire \MyLCD|Mux6~9_combout ;
wire \MyLCD|LessThan23~0_combout ;
wire \MyLCD|Add23~0_combout ;
wire \MyLCD|Mux6~8_combout ;
wire \MyLCD|Mux6~10_combout ;
wire \MyLCD|Mux6~11_combout ;
wire \MyLCD|Mux6~19_combout ;
wire \MyLCD|mLCD_DATA[6]~15_combout ;
wire \MyLCD|LessThan9~0_combout ;
wire \MyLCD|Add9~1 ;
wire \MyLCD|Add9~2_combout ;
wire \MyLCD|mLCD_DATA[6]~4_combout ;
wire \MyLCD|mLCD_DATA[6]~5_combout ;
wire \MyLCD|Add23~1 ;
wire \MyLCD|Add23~2_combout ;
wire \MyLCD|LessThan22~1_combout ;
wire \MyLCD|Add22~1 ;
wire \MyLCD|Add22~2_combout ;
wire \MyLCD|Mux5~16_combout ;
wire \MyLCD|Mux5~17_combout ;
wire \MyLCD|mLCD_DATA[6]~3_combout ;
wire \MyLCD|mLCD_DATA[6]~2_combout ;
wire \MyLCD|mLCD_DATA[6]~20_combout ;
wire \MyLCD|mLCD_DATA[6]~18_combout ;
wire \MyLCD|mLCD_DATA[6]~19_combout ;
wire \MyLCD|LessThan19~0_combout ;
wire \MyLCD|Add19~1 ;
wire \MyLCD|Add19~3 ;
wire \MyLCD|Add19~4_combout ;
wire \MyLCD|Add14~1 ;
wire \MyLCD|Add14~3 ;
wire \MyLCD|Add14~4_combout ;
wire \MyLCD|Add10~1 ;
wire \MyLCD|Add10~3 ;
wire \MyLCD|Add10~4_combout ;
wire \MyLCD|mLCD_DATA[6]~6_combout ;
wire \MyLCD|Mux4~2_combout ;
wire \MyLCD|Add11~1 ;
wire \MyLCD|Add11~3 ;
wire \MyLCD|Add11~4_combout ;
wire \MyLCD|Mux4~3_combout ;
wire \MyLCD|Mux4~17_combout ;
wire \MyLCD|mLCD_DATA[6]~9_combout ;
wire \MyLCD|Mux6~20_combout ;
wire \MyLCD|LessThan15~0_combout ;
wire \MyLCD|Add15~1 ;
wire \MyLCD|Add15~3 ;
wire \MyLCD|Add15~4_combout ;
wire \MyLCD|mLCD_DATA[6]~8_combout ;
wire \MyLCD|Mux4~4_combout ;
wire \MyLCD|Add18~1 ;
wire \MyLCD|Add18~3 ;
wire \MyLCD|Add18~4_combout ;
wire \MyLCD|Mux4~5_combout ;
wire \MyLCD|mLCD_DATA[6]~10_combout ;
wire \MyLCD|LessThan5~0_combout ;
wire \MyLCD|Add5~1 ;
wire \MyLCD|Add5~3 ;
wire \MyLCD|Add5~4_combout ;
wire \MyLCD|Add4~1 ;
wire \MyLCD|Add4~3 ;
wire \MyLCD|Add4~4_combout ;
wire \MyLCD|LessThan6~0_combout ;
wire \MyLCD|Add6~1 ;
wire \MyLCD|Add6~3 ;
wire \MyLCD|Add6~4_combout ;
wire \MyLCD|Mux4~6_combout ;
wire \MyLCD|Mux4~7_combout ;
wire \MyLCD|LessThan8~0_combout ;
wire \MyLCD|Add8~1 ;
wire \MyLCD|Add8~3 ;
wire \MyLCD|Add8~4_combout ;
wire \MyLCD|mLCD_DATA[6]~12_combout ;
wire \MyLCD|mLCD_DATA[6]~13_combout ;
wire \r1|r1[14]~feeder_combout ;
wire \MyLCD|LessThan2~0_combout ;
wire \MyLCD|Add2~1 ;
wire \MyLCD|Add2~3 ;
wire \MyLCD|Add2~4_combout ;
wire \MyLCD|Mux4~8_combout ;
wire \MyLCD|Add7~1 ;
wire \MyLCD|Add7~3 ;
wire \MyLCD|Add7~4_combout ;
wire \MyLCD|Mux4~9_combout ;
wire \MyLCD|Mux4~10_combout ;
wire \MyLCD|Mux4~11_combout ;
wire \MyLCD|Mux4~12_combout ;
wire \MyLCD|Mux4~13_combout ;
wire \MyLCD|Add23~3 ;
wire \MyLCD|Add23~4_combout ;
wire \MyLCD|Mux4~15_combout ;
wire \MyLCD|Mux4~16_combout ;
wire \MyLCD|Add19~5 ;
wire \MyLCD|Add19~6_combout ;
wire \r1|r3[0]~feeder_combout ;
wire \MyLCD|Add16~1 ;
wire \MyLCD|Add16~3 ;
wire \MyLCD|Add16~5 ;
wire \MyLCD|Add16~6_combout ;
wire \MyLCD|LessThan17~0_combout ;
wire \MyLCD|Add17~1 ;
wire \MyLCD|Add17~3 ;
wire \MyLCD|Add17~5 ;
wire \MyLCD|Add17~6_combout ;
wire \MyLCD|Add15~5 ;
wire \MyLCD|Add15~6_combout ;
wire \MyLCD|Mux3~4_combout ;
wire \MyLCD|Mux3~5_combout ;
wire \MyLCD|mLCD_DATA[6]~7_combout ;
wire \MyLCD|Add5~5 ;
wire \MyLCD|Add5~6_combout ;
wire \MyLCD|Add2~5 ;
wire \MyLCD|Add2~6_combout ;
wire \MyLCD|LessThan3~0_combout ;
wire \MyLCD|Add3~1 ;
wire \MyLCD|Add3~3 ;
wire \MyLCD|Add3~5 ;
wire \MyLCD|Add3~6_combout ;
wire \MyLCD|Mux3~10_combout ;
wire \MyLCD|Mux3~11_combout ;
wire \MyLCD|mLCD_DATA[6]~11_combout ;
wire \MyLCD|Add4~5 ;
wire \MyLCD|Add4~6_combout ;
wire \MyLCD|Mux3~9_combout ;
wire \MyLCD|Mux3~12_combout ;
wire \MyLCD|Mux3~19_combout ;
wire \MyLCD|Mux3~13_combout ;
wire \MyLCD|Mux3~14_combout ;
wire \MyLCD|Mux3~15_combout ;
wire \MyLCD|Add23~5 ;
wire \MyLCD|Add23~6_combout ;
wire \MyLCD|Mux3~16_combout ;
wire \MyLCD|Mux3~17_combout ;
wire \MyLCD|Add4~7 ;
wire \MyLCD|Add4~8_combout ;
wire \MyLCD|Mux2~14_combout ;
wire \MyLCD|Add9~3 ;
wire \MyLCD|Add9~5 ;
wire \MyLCD|Add9~7 ;
wire \MyLCD|Add9~8_combout ;
wire \MyLCD|Add2~7 ;
wire \MyLCD|Add2~8_combout ;
wire \MyLCD|Mux2~11_combout ;
wire \MyLCD|Add3~7 ;
wire \MyLCD|Add3~8_combout ;
wire \MyLCD|Add8~5 ;
wire \MyLCD|Add8~7 ;
wire \MyLCD|Add8~8_combout ;
wire \MyLCD|Add7~5 ;
wire \MyLCD|Add7~7 ;
wire \MyLCD|Add7~8_combout ;
wire \MyLCD|Mux2~7_combout ;
wire \MyLCD|Mux2~9_combout ;
wire \MyLCD|Mux2~12_combout ;
wire \MyLCD|Mux2~15_combout ;
wire \MyLCD|Add14~5 ;
wire \MyLCD|Add14~7 ;
wire \MyLCD|Add14~8_combout ;
wire \MyLCD|Mux2~8_combout ;
wire \MyLCD|Mux2~17_combout ;
wire \MyLCD|Add17~7 ;
wire \MyLCD|Add17~8_combout ;
wire \MyLCD|Mux2~18_combout ;
wire \MyLCD|Mux2~19_combout ;
wire \MyLCD|Add15~7 ;
wire \MyLCD|Add15~8_combout ;
wire \MyLCD|Add11~5 ;
wire \MyLCD|Add11~7 ;
wire \MyLCD|Add11~8_combout ;
wire \MyLCD|Add10~5 ;
wire \MyLCD|Add10~7 ;
wire \MyLCD|Add10~8_combout ;
wire \MyLCD|Mux2~4_combout ;
wire \MyLCD|Add16~7 ;
wire \MyLCD|Add16~8_combout ;
wire \MyLCD|Mux2~5_combout ;
wire \MyLCD|Mux2~6_combout ;
wire \MyLCD|Mux2~20_combout ;
wire \MyLCD|LessThan1~0_combout ;
wire \MyLCD|Add20~1 ;
wire \MyLCD|Add20~3 ;
wire \MyLCD|Add20~5 ;
wire \MyLCD|Add20~7 ;
wire \MyLCD|Add20~8_combout ;
wire \MyLCD|Add22~3 ;
wire \MyLCD|Add22~5 ;
wire \MyLCD|Add22~7 ;
wire \MyLCD|Add22~8_combout ;
wire \MyLCD|Mux2~2_combout ;
wire \MyLCD|Add23~7 ;
wire \MyLCD|Add23~8_combout ;
wire \MyLCD|Mux2~3_combout ;
wire \MyLCD|Mux2~21_combout ;
wire \MyLCD|Mux1~4_combout ;
wire \MyLCD|Mux1~5_combout ;
wire \MyLCD|Mux1~7_combout ;
wire \MyLCD|Mux1~6_combout ;
wire \MyLCD|Mux0~4_combout ;
wire \MyLCD|Add18~5 ;
wire \MyLCD|Add18~7 ;
wire \MyLCD|Add18~8_combout ;
wire \MyLCD|Mux0~5_combout ;
wire \MyLCD|Add6~5 ;
wire \MyLCD|Add6~7 ;
wire \MyLCD|Add6~8_combout ;
wire \MyLCD|Mux0~9_combout ;
wire \MyLCD|Mux0~7_combout ;
wire \MyLCD|Mux0~8_combout ;
wire \MyLCD|Mux0~10_combout ;
wire \MyLCD|Mux0~11_combout ;
wire \MyLCD|Add19~7 ;
wire \MyLCD|Add19~8_combout ;
wire \MyLCD|LessThan13~0_combout ;
wire \MyLCD|Add13~1 ;
wire \MyLCD|Add13~3 ;
wire \MyLCD|Add13~5 ;
wire \MyLCD|Add13~7 ;
wire \MyLCD|Add13~8_combout ;
wire \MyLCD|Mux0~2_combout ;
wire \MyLCD|Mux0~3_combout ;
wire \MyLCD|Mux0~16_combout ;
wire \MyLCD|Mux0~12_combout ;
wire \MyLCD|Mux0~14_combout ;
wire \MyLCD|Mux0~15_combout ;
wire \MyLCD|LUT_DATA~0_combout ;
wire \MyLCD|LUT_DATA~1_combout ;
wire \saida|wren[0]~0_combout ;
wire \saida|always0~combout ;
wire \saida|always0~clkctrl_outclk ;
wire \MyLCD|u0|Selector3~0_combout ;
wire \MyLCD|u0|LCD_EN~regout ;
wire \MyLCD|WideOr0~0_combout ;
wire \MyLCD|WideOr0~1_combout ;
wire \MyLCD|mLCD_RS~regout ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [7:0] \MyLCD|mLCD_DATA ;
wire [17:0] \MyLCD|mDLY ;
wire [5:0] \MyLCD|LUT_INDEX ;
wire [4:0] \MyLCD|u0|Cont ;
wire [2:0] \c1|ULAControl ;
wire [15:0] \r1|r7 ;
wire [15:0] \r1|r6 ;
wire [15:0] \r1|r5 ;
wire [15:0] \r1|r4 ;
wire [15:0] \r1|r3 ;
wire [15:0] \r1|r2 ;
wire [15:0] \r1|r1 ;
wire [15:0] \pc1|PC ;
wire [15:0] \ula1|ULAResult ;
wire [31:0] \InstMem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \DataMem|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w ;
wire [2:0] \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w ;
wire [2:0] \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w ;
wire [2:0] \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w ;
wire [15:0] \saida|DataOut ;

wire [17:0] \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \DataMem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \InstMem|altsyncram_component|auto_generated|q_a [0] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \InstMem|altsyncram_component|auto_generated|q_a [1] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \InstMem|altsyncram_component|auto_generated|q_a [2] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \InstMem|altsyncram_component|auto_generated|q_a [3] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \InstMem|altsyncram_component|auto_generated|q_a [4] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \InstMem|altsyncram_component|auto_generated|q_a [5] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \InstMem|altsyncram_component|auto_generated|q_a [16] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \InstMem|altsyncram_component|auto_generated|q_a [17] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \InstMem|altsyncram_component|auto_generated|q_a [18] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \InstMem|altsyncram_component|auto_generated|q_a [21] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \InstMem|altsyncram_component|auto_generated|q_a [22] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \InstMem|altsyncram_component|auto_generated|q_a [23] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \InstMem|altsyncram_component|auto_generated|q_a [26] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \InstMem|altsyncram_component|auto_generated|q_a [27] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \InstMem|altsyncram_component|auto_generated|q_a [28] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \InstMem|altsyncram_component|auto_generated|q_a [29] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \InstMem|altsyncram_component|auto_generated|q_a [30] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \InstMem|altsyncram_component|auto_generated|q_a [31] = \InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \InstMem|altsyncram_component|auto_generated|q_a [6] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \InstMem|altsyncram_component|auto_generated|q_a [7] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \InstMem|altsyncram_component|auto_generated|q_a [8] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \InstMem|altsyncram_component|auto_generated|q_a [9] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \InstMem|altsyncram_component|auto_generated|q_a [10] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \InstMem|altsyncram_component|auto_generated|q_a [11] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \InstMem|altsyncram_component|auto_generated|q_a [12] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \InstMem|altsyncram_component|auto_generated|q_a [13] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \InstMem|altsyncram_component|auto_generated|q_a [14] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \InstMem|altsyncram_component|auto_generated|q_a [15] = \InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \DataMem|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \DataMem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: M4K_X26_Y17
cycloneii_ram_block \InstMem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(10'b0000000000),
	.portaaddr({\pc1|PC [7],\pc1|PC [6],\pc1|PC [5],\pc1|PC [4],\pc1|PC [3],\pc1|PC [2],\pc1|PC [1],\pc1|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\InstMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "RomInstMem_init.mif";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ALTSYNCRAM";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 10;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 10;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A028080200A02812020120880A000080200B02C1102008020230841B084130840B0000000000000002AF;
// synopsys translate_on

// Location: M4K_X13_Y11
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux31~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \ula1|Add0~2 (
// Equation(s):
// \ula1|Add0~2_combout  = (\MuxULASrc|saida[1]~1_combout  & ((\r1|Mux14~combout  & (\ula1|Add0~1  & VCC)) # (!\r1|Mux14~combout  & (!\ula1|Add0~1 )))) # (!\MuxULASrc|saida[1]~1_combout  & ((\r1|Mux14~combout  & (!\ula1|Add0~1 )) # (!\r1|Mux14~combout  & 
// ((\ula1|Add0~1 ) # (GND)))))
// \ula1|Add0~3  = CARRY((\MuxULASrc|saida[1]~1_combout  & (!\r1|Mux14~combout  & !\ula1|Add0~1 )) # (!\MuxULASrc|saida[1]~1_combout  & ((!\ula1|Add0~1 ) # (!\r1|Mux14~combout ))))

	.dataa(\MuxULASrc|saida[1]~1_combout ),
	.datab(\r1|Mux14~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~1 ),
	.combout(\ula1|Add0~2_combout ),
	.cout(\ula1|Add0~3 ));
// synopsys translate_off
defparam \ula1|Add0~2 .lut_mask = 16'h9617;
defparam \ula1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \ula1|Add0~6 (
// Equation(s):
// \ula1|Add0~6_combout  = (\r1|Mux12~combout  & ((\MuxULASrc|saida[3]~3_combout  & (\ula1|Add0~5  & VCC)) # (!\MuxULASrc|saida[3]~3_combout  & (!\ula1|Add0~5 )))) # (!\r1|Mux12~combout  & ((\MuxULASrc|saida[3]~3_combout  & (!\ula1|Add0~5 )) # 
// (!\MuxULASrc|saida[3]~3_combout  & ((\ula1|Add0~5 ) # (GND)))))
// \ula1|Add0~7  = CARRY((\r1|Mux12~combout  & (!\MuxULASrc|saida[3]~3_combout  & !\ula1|Add0~5 )) # (!\r1|Mux12~combout  & ((!\ula1|Add0~5 ) # (!\MuxULASrc|saida[3]~3_combout ))))

	.dataa(\r1|Mux12~combout ),
	.datab(\MuxULASrc|saida[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~5 ),
	.combout(\ula1|Add0~6_combout ),
	.cout(\ula1|Add0~7 ));
// synopsys translate_off
defparam \ula1|Add0~6 .lut_mask = 16'h9617;
defparam \ula1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \ula1|Add0~12 (
// Equation(s):
// \ula1|Add0~12_combout  = ((\r1|Mux9~combout  $ (\MuxULASrc|saida[6]~6_combout  $ (!\ula1|Add0~11 )))) # (GND)
// \ula1|Add0~13  = CARRY((\r1|Mux9~combout  & ((\MuxULASrc|saida[6]~6_combout ) # (!\ula1|Add0~11 ))) # (!\r1|Mux9~combout  & (\MuxULASrc|saida[6]~6_combout  & !\ula1|Add0~11 )))

	.dataa(\r1|Mux9~combout ),
	.datab(\MuxULASrc|saida[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~11 ),
	.combout(\ula1|Add0~12_combout ),
	.cout(\ula1|Add0~13 ));
// synopsys translate_off
defparam \ula1|Add0~12 .lut_mask = 16'h698E;
defparam \ula1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \ula1|Add1~2 (
// Equation(s):
// \ula1|Add1~2_combout  = (\MuxULASrc|saida[1]~1_combout  & ((\r1|Mux14~combout  & (!\ula1|Add1~1 )) # (!\r1|Mux14~combout  & ((\ula1|Add1~1 ) # (GND))))) # (!\MuxULASrc|saida[1]~1_combout  & ((\r1|Mux14~combout  & (\ula1|Add1~1  & VCC)) # 
// (!\r1|Mux14~combout  & (!\ula1|Add1~1 ))))
// \ula1|Add1~3  = CARRY((\MuxULASrc|saida[1]~1_combout  & ((!\ula1|Add1~1 ) # (!\r1|Mux14~combout ))) # (!\MuxULASrc|saida[1]~1_combout  & (!\r1|Mux14~combout  & !\ula1|Add1~1 )))

	.dataa(\MuxULASrc|saida[1]~1_combout ),
	.datab(\r1|Mux14~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~1 ),
	.combout(\ula1|Add1~2_combout ),
	.cout(\ula1|Add1~3 ));
// synopsys translate_off
defparam \ula1|Add1~2 .lut_mask = 16'h692B;
defparam \ula1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \ula1|Add1~4 (
// Equation(s):
// \ula1|Add1~4_combout  = ((\r1|Mux13~combout  $ (\MuxULASrc|saida[2]~2_combout  $ (\ula1|Add1~3 )))) # (GND)
// \ula1|Add1~5  = CARRY((\r1|Mux13~combout  & ((!\ula1|Add1~3 ) # (!\MuxULASrc|saida[2]~2_combout ))) # (!\r1|Mux13~combout  & (!\MuxULASrc|saida[2]~2_combout  & !\ula1|Add1~3 )))

	.dataa(\r1|Mux13~combout ),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~3 ),
	.combout(\ula1|Add1~4_combout ),
	.cout(\ula1|Add1~5 ));
// synopsys translate_off
defparam \ula1|Add1~4 .lut_mask = 16'h962B;
defparam \ula1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \ula1|Add1~6 (
// Equation(s):
// \ula1|Add1~6_combout  = (\r1|Mux12~combout  & ((\MuxULASrc|saida[3]~3_combout  & (!\ula1|Add1~5 )) # (!\MuxULASrc|saida[3]~3_combout  & (\ula1|Add1~5  & VCC)))) # (!\r1|Mux12~combout  & ((\MuxULASrc|saida[3]~3_combout  & ((\ula1|Add1~5 ) # (GND))) # 
// (!\MuxULASrc|saida[3]~3_combout  & (!\ula1|Add1~5 ))))
// \ula1|Add1~7  = CARRY((\r1|Mux12~combout  & (\MuxULASrc|saida[3]~3_combout  & !\ula1|Add1~5 )) # (!\r1|Mux12~combout  & ((\MuxULASrc|saida[3]~3_combout ) # (!\ula1|Add1~5 ))))

	.dataa(\r1|Mux12~combout ),
	.datab(\MuxULASrc|saida[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~5 ),
	.combout(\ula1|Add1~6_combout ),
	.cout(\ula1|Add1~7 ));
// synopsys translate_off
defparam \ula1|Add1~6 .lut_mask = 16'h694D;
defparam \ula1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \ula1|Add1~8 (
// Equation(s):
// \ula1|Add1~8_combout  = ((\MuxULASrc|saida[4]~4_combout  $ (\r1|Mux11~combout  $ (\ula1|Add1~7 )))) # (GND)
// \ula1|Add1~9  = CARRY((\MuxULASrc|saida[4]~4_combout  & (\r1|Mux11~combout  & !\ula1|Add1~7 )) # (!\MuxULASrc|saida[4]~4_combout  & ((\r1|Mux11~combout ) # (!\ula1|Add1~7 ))))

	.dataa(\MuxULASrc|saida[4]~4_combout ),
	.datab(\r1|Mux11~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~7 ),
	.combout(\ula1|Add1~8_combout ),
	.cout(\ula1|Add1~9 ));
// synopsys translate_off
defparam \ula1|Add1~8 .lut_mask = 16'h964D;
defparam \ula1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \ula1|Add1~10 (
// Equation(s):
// \ula1|Add1~10_combout  = (\MuxULASrc|saida[5]~5_combout  & ((\r1|Mux10~combout  & (!\ula1|Add1~9 )) # (!\r1|Mux10~combout  & ((\ula1|Add1~9 ) # (GND))))) # (!\MuxULASrc|saida[5]~5_combout  & ((\r1|Mux10~combout  & (\ula1|Add1~9  & VCC)) # 
// (!\r1|Mux10~combout  & (!\ula1|Add1~9 ))))
// \ula1|Add1~11  = CARRY((\MuxULASrc|saida[5]~5_combout  & ((!\ula1|Add1~9 ) # (!\r1|Mux10~combout ))) # (!\MuxULASrc|saida[5]~5_combout  & (!\r1|Mux10~combout  & !\ula1|Add1~9 )))

	.dataa(\MuxULASrc|saida[5]~5_combout ),
	.datab(\r1|Mux10~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~9 ),
	.combout(\ula1|Add1~10_combout ),
	.cout(\ula1|Add1~11 ));
// synopsys translate_off
defparam \ula1|Add1~10 .lut_mask = 16'h692B;
defparam \ula1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \ula1|Add0~14 (
// Equation(s):
// \ula1|Add0~14_combout  = (\r1|Mux8~combout  & ((\MuxULASrc|saida[7]~7_combout  & (\ula1|Add0~13  & VCC)) # (!\MuxULASrc|saida[7]~7_combout  & (!\ula1|Add0~13 )))) # (!\r1|Mux8~combout  & ((\MuxULASrc|saida[7]~7_combout  & (!\ula1|Add0~13 )) # 
// (!\MuxULASrc|saida[7]~7_combout  & ((\ula1|Add0~13 ) # (GND)))))
// \ula1|Add0~15  = CARRY((\r1|Mux8~combout  & (!\MuxULASrc|saida[7]~7_combout  & !\ula1|Add0~13 )) # (!\r1|Mux8~combout  & ((!\ula1|Add0~13 ) # (!\MuxULASrc|saida[7]~7_combout ))))

	.dataa(\r1|Mux8~combout ),
	.datab(\MuxULASrc|saida[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~13 ),
	.combout(\ula1|Add0~14_combout ),
	.cout(\ula1|Add0~15 ));
// synopsys translate_off
defparam \ula1|Add0~14 .lut_mask = 16'h9617;
defparam \ula1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \ula1|Add0~16 (
// Equation(s):
// \ula1|Add0~16_combout  = ((\MuxULASrc|saida[8]~8_combout  $ (\r1|Mux7~combout  $ (!\ula1|Add0~15 )))) # (GND)
// \ula1|Add0~17  = CARRY((\MuxULASrc|saida[8]~8_combout  & ((\r1|Mux7~combout ) # (!\ula1|Add0~15 ))) # (!\MuxULASrc|saida[8]~8_combout  & (\r1|Mux7~combout  & !\ula1|Add0~15 )))

	.dataa(\MuxULASrc|saida[8]~8_combout ),
	.datab(\r1|Mux7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~15 ),
	.combout(\ula1|Add0~16_combout ),
	.cout(\ula1|Add0~17 ));
// synopsys translate_off
defparam \ula1|Add0~16 .lut_mask = 16'h698E;
defparam \ula1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \ula1|Add0~18 (
// Equation(s):
// \ula1|Add0~18_combout  = (\MuxULASrc|saida[9]~9_combout  & ((\r1|Mux6~combout  & (\ula1|Add0~17  & VCC)) # (!\r1|Mux6~combout  & (!\ula1|Add0~17 )))) # (!\MuxULASrc|saida[9]~9_combout  & ((\r1|Mux6~combout  & (!\ula1|Add0~17 )) # (!\r1|Mux6~combout  & 
// ((\ula1|Add0~17 ) # (GND)))))
// \ula1|Add0~19  = CARRY((\MuxULASrc|saida[9]~9_combout  & (!\r1|Mux6~combout  & !\ula1|Add0~17 )) # (!\MuxULASrc|saida[9]~9_combout  & ((!\ula1|Add0~17 ) # (!\r1|Mux6~combout ))))

	.dataa(\MuxULASrc|saida[9]~9_combout ),
	.datab(\r1|Mux6~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~17 ),
	.combout(\ula1|Add0~18_combout ),
	.cout(\ula1|Add0~19 ));
// synopsys translate_off
defparam \ula1|Add0~18 .lut_mask = 16'h9617;
defparam \ula1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \ula1|Add1~20 (
// Equation(s):
// \ula1|Add1~20_combout  = ((\MuxULASrc|saida[10]~10_combout  $ (\r1|Mux5~combout  $ (\ula1|Add1~19 )))) # (GND)
// \ula1|Add1~21  = CARRY((\MuxULASrc|saida[10]~10_combout  & (\r1|Mux5~combout  & !\ula1|Add1~19 )) # (!\MuxULASrc|saida[10]~10_combout  & ((\r1|Mux5~combout ) # (!\ula1|Add1~19 ))))

	.dataa(\MuxULASrc|saida[10]~10_combout ),
	.datab(\r1|Mux5~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~19 ),
	.combout(\ula1|Add1~20_combout ),
	.cout(\ula1|Add1~21 ));
// synopsys translate_off
defparam \ula1|Add1~20 .lut_mask = 16'h964D;
defparam \ula1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \ula1|Add1~24 (
// Equation(s):
// \ula1|Add1~24_combout  = ((\MuxULASrc|saida[12]~12_combout  $ (\r1|Mux3~combout  $ (\ula1|Add1~23 )))) # (GND)
// \ula1|Add1~25  = CARRY((\MuxULASrc|saida[12]~12_combout  & (\r1|Mux3~combout  & !\ula1|Add1~23 )) # (!\MuxULASrc|saida[12]~12_combout  & ((\r1|Mux3~combout ) # (!\ula1|Add1~23 ))))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(\r1|Mux3~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~23 ),
	.combout(\ula1|Add1~24_combout ),
	.cout(\ula1|Add1~25 ));
// synopsys translate_off
defparam \ula1|Add1~24 .lut_mask = 16'h964D;
defparam \ula1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \ula1|Add1~26 (
// Equation(s):
// \ula1|Add1~26_combout  = (\MuxULASrc|saida[13]~13_combout  & ((\r1|Mux2~combout  & (!\ula1|Add1~25 )) # (!\r1|Mux2~combout  & ((\ula1|Add1~25 ) # (GND))))) # (!\MuxULASrc|saida[13]~13_combout  & ((\r1|Mux2~combout  & (\ula1|Add1~25  & VCC)) # 
// (!\r1|Mux2~combout  & (!\ula1|Add1~25 ))))
// \ula1|Add1~27  = CARRY((\MuxULASrc|saida[13]~13_combout  & ((!\ula1|Add1~25 ) # (!\r1|Mux2~combout ))) # (!\MuxULASrc|saida[13]~13_combout  & (!\r1|Mux2~combout  & !\ula1|Add1~25 )))

	.dataa(\MuxULASrc|saida[13]~13_combout ),
	.datab(\r1|Mux2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~25 ),
	.combout(\ula1|Add1~26_combout ),
	.cout(\ula1|Add1~27 ));
// synopsys translate_off
defparam \ula1|Add1~26 .lut_mask = 16'h692B;
defparam \ula1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y6
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux29~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux29~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y12
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux29~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y10
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux29~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux28~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux28~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux28~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux28~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux27~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y8
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux27~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux27~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y4
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux27~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux25~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux25~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \w_PCp1[0]~0 (
// Equation(s):
// \w_PCp1[0]~0_combout  = \pc1|PC [0] $ (VCC)
// \w_PCp1[0]~1  = CARRY(\pc1|PC [0])

	.dataa(vcc),
	.datab(\pc1|PC [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\w_PCp1[0]~0_combout ),
	.cout(\w_PCp1[0]~1 ));
// synopsys translate_off
defparam \w_PCp1[0]~0 .lut_mask = 16'h33CC;
defparam \w_PCp1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \w_PCBranch[1]~2 (
// Equation(s):
// \w_PCBranch[1]~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [1] & ((\w_PCp1[1]~2_combout  & (\w_PCBranch[0]~1  & VCC)) # (!\w_PCp1[1]~2_combout  & (!\w_PCBranch[0]~1 )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [1] & 
// ((\w_PCp1[1]~2_combout  & (!\w_PCBranch[0]~1 )) # (!\w_PCp1[1]~2_combout  & ((\w_PCBranch[0]~1 ) # (GND)))))
// \w_PCBranch[1]~3  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [1] & (!\w_PCp1[1]~2_combout  & !\w_PCBranch[0]~1 )) # (!\InstMem|altsyncram_component|auto_generated|q_a [1] & ((!\w_PCBranch[0]~1 ) # (!\w_PCp1[1]~2_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\w_PCp1[1]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCBranch[0]~1 ),
	.combout(\w_PCBranch[1]~2_combout ),
	.cout(\w_PCBranch[1]~3 ));
// synopsys translate_off
defparam \w_PCBranch[1]~2 .lut_mask = 16'h9617;
defparam \w_PCBranch[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \w_PCp1[2]~4 (
// Equation(s):
// \w_PCp1[2]~4_combout  = (\pc1|PC [2] & (\w_PCp1[1]~3  $ (GND))) # (!\pc1|PC [2] & (!\w_PCp1[1]~3  & VCC))
// \w_PCp1[2]~5  = CARRY((\pc1|PC [2] & !\w_PCp1[1]~3 ))

	.dataa(vcc),
	.datab(\pc1|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCp1[1]~3 ),
	.combout(\w_PCp1[2]~4_combout ),
	.cout(\w_PCp1[2]~5 ));
// synopsys translate_off
defparam \w_PCp1[2]~4 .lut_mask = 16'hC30C;
defparam \w_PCp1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \w_PCBranch[2]~4 (
// Equation(s):
// \w_PCBranch[2]~4_combout  = ((\w_PCp1[2]~4_combout  $ (\InstMem|altsyncram_component|auto_generated|q_a [2] $ (!\w_PCBranch[1]~3 )))) # (GND)
// \w_PCBranch[2]~5  = CARRY((\w_PCp1[2]~4_combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [2]) # (!\w_PCBranch[1]~3 ))) # (!\w_PCp1[2]~4_combout  & (\InstMem|altsyncram_component|auto_generated|q_a [2] & !\w_PCBranch[1]~3 )))

	.dataa(\w_PCp1[2]~4_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCBranch[1]~3 ),
	.combout(\w_PCBranch[2]~4_combout ),
	.cout(\w_PCBranch[2]~5 ));
// synopsys translate_off
defparam \w_PCBranch[2]~4 .lut_mask = 16'h698E;
defparam \w_PCBranch[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \w_PCBranch[3]~6 (
// Equation(s):
// \w_PCBranch[3]~6_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [3] & ((\w_PCp1[3]~6_combout  & (\w_PCBranch[2]~5  & VCC)) # (!\w_PCp1[3]~6_combout  & (!\w_PCBranch[2]~5 )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [3] & 
// ((\w_PCp1[3]~6_combout  & (!\w_PCBranch[2]~5 )) # (!\w_PCp1[3]~6_combout  & ((\w_PCBranch[2]~5 ) # (GND)))))
// \w_PCBranch[3]~7  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [3] & (!\w_PCp1[3]~6_combout  & !\w_PCBranch[2]~5 )) # (!\InstMem|altsyncram_component|auto_generated|q_a [3] & ((!\w_PCBranch[2]~5 ) # (!\w_PCp1[3]~6_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\w_PCp1[3]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCBranch[2]~5 ),
	.combout(\w_PCBranch[3]~6_combout ),
	.cout(\w_PCBranch[3]~7 ));
// synopsys translate_off
defparam \w_PCBranch[3]~6 .lut_mask = 16'h9617;
defparam \w_PCBranch[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \w_PCBranch[4]~8 (
// Equation(s):
// \w_PCBranch[4]~8_combout  = ((\InstMem|altsyncram_component|auto_generated|q_a [4] $ (\w_PCp1[4]~8_combout  $ (!\w_PCBranch[3]~7 )))) # (GND)
// \w_PCBranch[4]~9  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [4] & ((\w_PCp1[4]~8_combout ) # (!\w_PCBranch[3]~7 ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [4] & (\w_PCp1[4]~8_combout  & !\w_PCBranch[3]~7 )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\w_PCp1[4]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCBranch[3]~7 ),
	.combout(\w_PCBranch[4]~8_combout ),
	.cout(\w_PCBranch[4]~9 ));
// synopsys translate_off
defparam \w_PCBranch[4]~8 .lut_mask = 16'h698E;
defparam \w_PCBranch[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \w_PCBranch[5]~10 (
// Equation(s):
// \w_PCBranch[5]~10_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [5] & ((\w_PCp1[5]~10_combout  & (\w_PCBranch[4]~9  & VCC)) # (!\w_PCp1[5]~10_combout  & (!\w_PCBranch[4]~9 )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [5] & 
// ((\w_PCp1[5]~10_combout  & (!\w_PCBranch[4]~9 )) # (!\w_PCp1[5]~10_combout  & ((\w_PCBranch[4]~9 ) # (GND)))))
// \w_PCBranch[5]~11  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [5] & (!\w_PCp1[5]~10_combout  & !\w_PCBranch[4]~9 )) # (!\InstMem|altsyncram_component|auto_generated|q_a [5] & ((!\w_PCBranch[4]~9 ) # (!\w_PCp1[5]~10_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\w_PCp1[5]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCBranch[4]~9 ),
	.combout(\w_PCBranch[5]~10_combout ),
	.cout(\w_PCBranch[5]~11 ));
// synopsys translate_off
defparam \w_PCBranch[5]~10 .lut_mask = 16'h9617;
defparam \w_PCBranch[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \w_PCBranch[6]~12 (
// Equation(s):
// \w_PCBranch[6]~12_combout  = ((\InstMem|altsyncram_component|auto_generated|q_a [6] $ (\w_PCp1[6]~12_combout  $ (!\w_PCBranch[5]~11 )))) # (GND)
// \w_PCBranch[6]~13  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\w_PCp1[6]~12_combout ) # (!\w_PCBranch[5]~11 ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\w_PCp1[6]~12_combout  & !\w_PCBranch[5]~11 )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\w_PCp1[6]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCBranch[5]~11 ),
	.combout(\w_PCBranch[6]~12_combout ),
	.cout(\w_PCBranch[6]~13 ));
// synopsys translate_off
defparam \w_PCBranch[6]~12 .lut_mask = 16'h698E;
defparam \w_PCBranch[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \w_PCBranch[7]~14 (
// Equation(s):
// \w_PCBranch[7]~14_combout  = \InstMem|altsyncram_component|auto_generated|q_a [7] $ (\w_PCBranch[6]~13  $ (\w_PCp1[7]~14_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\w_PCp1[7]~14_combout ),
	.cin(\w_PCBranch[6]~13 ),
	.combout(\w_PCBranch[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \w_PCBranch[7]~14 .lut_mask = 16'hA55A;
defparam \w_PCBranch[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux24~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux24~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux24~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux24~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux23~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux23~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y10
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux23~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux23~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux22~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y5
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux21~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y9
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux20~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y7
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux20~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux20~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y8
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux20~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux19~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux19~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux18~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y11
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux18~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y13
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux18~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y14
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux18~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux17~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux17~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux17~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux17~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \MyLCD|u0|Add0~0 (
// Equation(s):
// \MyLCD|u0|Add0~0_combout  = \MyLCD|u0|Cont [0] $ (VCC)
// \MyLCD|u0|Add0~1  = CARRY(\MyLCD|u0|Cont [0])

	.dataa(vcc),
	.datab(\MyLCD|u0|Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|u0|Add0~0_combout ),
	.cout(\MyLCD|u0|Add0~1 ));
// synopsys translate_off
defparam \MyLCD|u0|Add0~0 .lut_mask = 16'h33CC;
defparam \MyLCD|u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \MyLCD|u0|Add0~2 (
// Equation(s):
// \MyLCD|u0|Add0~2_combout  = (\MyLCD|u0|Cont [1] & (!\MyLCD|u0|Add0~1 )) # (!\MyLCD|u0|Cont [1] & ((\MyLCD|u0|Add0~1 ) # (GND)))
// \MyLCD|u0|Add0~3  = CARRY((!\MyLCD|u0|Add0~1 ) # (!\MyLCD|u0|Cont [1]))

	.dataa(vcc),
	.datab(\MyLCD|u0|Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|u0|Add0~1 ),
	.combout(\MyLCD|u0|Add0~2_combout ),
	.cout(\MyLCD|u0|Add0~3 ));
// synopsys translate_off
defparam \MyLCD|u0|Add0~2 .lut_mask = 16'h3C3F;
defparam \MyLCD|u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneii_lcell_comb \MyLCD|u0|Add0~4 (
// Equation(s):
// \MyLCD|u0|Add0~4_combout  = (\MyLCD|u0|Cont [2] & (\MyLCD|u0|Add0~3  $ (GND))) # (!\MyLCD|u0|Cont [2] & (!\MyLCD|u0|Add0~3  & VCC))
// \MyLCD|u0|Add0~5  = CARRY((\MyLCD|u0|Cont [2] & !\MyLCD|u0|Add0~3 ))

	.dataa(vcc),
	.datab(\MyLCD|u0|Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|u0|Add0~3 ),
	.combout(\MyLCD|u0|Add0~4_combout ),
	.cout(\MyLCD|u0|Add0~5 ));
// synopsys translate_off
defparam \MyLCD|u0|Add0~4 .lut_mask = 16'hC30C;
defparam \MyLCD|u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \MyLCD|u0|Add0~6 (
// Equation(s):
// \MyLCD|u0|Add0~6_combout  = (\MyLCD|u0|Cont [3] & (!\MyLCD|u0|Add0~5 )) # (!\MyLCD|u0|Cont [3] & ((\MyLCD|u0|Add0~5 ) # (GND)))
// \MyLCD|u0|Add0~7  = CARRY((!\MyLCD|u0|Add0~5 ) # (!\MyLCD|u0|Cont [3]))

	.dataa(\MyLCD|u0|Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|u0|Add0~5 ),
	.combout(\MyLCD|u0|Add0~6_combout ),
	.cout(\MyLCD|u0|Add0~7 ));
// synopsys translate_off
defparam \MyLCD|u0|Add0~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y22_N17
cycloneii_lcell_ff \MyLCD|mDLY[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[17]~52_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [17]));

// Location: LCFF_X30_Y23_N17
cycloneii_lcell_ff \MyLCD|mDLY[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[1]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [1]));

// Location: LCFF_X30_Y23_N21
cycloneii_lcell_ff \MyLCD|mDLY[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[3]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [3]));

// Location: LCFF_X30_Y22_N7
cycloneii_lcell_ff \MyLCD|mDLY[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[12]~42_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [12]));

// Location: LCFF_X30_Y22_N13
cycloneii_lcell_ff \MyLCD|mDLY[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[15]~48_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [15]));

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \MyLCD|Add5~0 (
// Equation(s):
// \MyLCD|Add5~0_combout  = (\MyLCD|LessThan5~0_combout  & (\r1|r1 [0] $ (VCC))) # (!\MyLCD|LessThan5~0_combout  & (\r1|r1 [0] & VCC))
// \MyLCD|Add5~1  = CARRY((\MyLCD|LessThan5~0_combout  & \r1|r1 [0]))

	.dataa(\MyLCD|LessThan5~0_combout ),
	.datab(\r1|r1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add5~0_combout ),
	.cout(\MyLCD|Add5~1 ));
// synopsys translate_off
defparam \MyLCD|Add5~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \MyLCD|Add4~0 (
// Equation(s):
// \MyLCD|Add4~0_combout  = (\MyLCD|LessThan4~0_combout  & (\r1|r1 [4] $ (VCC))) # (!\MyLCD|LessThan4~0_combout  & (\r1|r1 [4] & VCC))
// \MyLCD|Add4~1  = CARRY((\MyLCD|LessThan4~0_combout  & \r1|r1 [4]))

	.dataa(\MyLCD|LessThan4~0_combout ),
	.datab(\r1|r1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add4~0_combout ),
	.cout(\MyLCD|Add4~1 ));
// synopsys translate_off
defparam \MyLCD|Add4~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \MyLCD|Add6~0 (
// Equation(s):
// \MyLCD|Add6~0_combout  = (\r1|r2 [12] & (\MyLCD|LessThan6~0_combout  $ (VCC))) # (!\r1|r2 [12] & (\MyLCD|LessThan6~0_combout  & VCC))
// \MyLCD|Add6~1  = CARRY((\r1|r2 [12] & \MyLCD|LessThan6~0_combout ))

	.dataa(\r1|r2 [12]),
	.datab(\MyLCD|LessThan6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add6~0_combout ),
	.cout(\MyLCD|Add6~1 ));
// synopsys translate_off
defparam \MyLCD|Add6~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \MyLCD|Add3~0 (
// Equation(s):
// \MyLCD|Add3~0_combout  = (\r1|r1 [8] & (\MyLCD|LessThan3~0_combout  $ (VCC))) # (!\r1|r1 [8] & (\MyLCD|LessThan3~0_combout  & VCC))
// \MyLCD|Add3~1  = CARRY((\r1|r1 [8] & \MyLCD|LessThan3~0_combout ))

	.dataa(\r1|r1 [8]),
	.datab(\MyLCD|LessThan3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add3~0_combout ),
	.cout(\MyLCD|Add3~1 ));
// synopsys translate_off
defparam \MyLCD|Add3~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \MyLCD|Add2~0 (
// Equation(s):
// \MyLCD|Add2~0_combout  = (\r1|r1 [12] & (\MyLCD|LessThan2~0_combout  $ (VCC))) # (!\r1|r1 [12] & (\MyLCD|LessThan2~0_combout  & VCC))
// \MyLCD|Add2~1  = CARRY((\r1|r1 [12] & \MyLCD|LessThan2~0_combout ))

	.dataa(\r1|r1 [12]),
	.datab(\MyLCD|LessThan2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add2~0_combout ),
	.cout(\MyLCD|Add2~1 ));
// synopsys translate_off
defparam \MyLCD|Add2~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \MyLCD|Add8~0 (
// Equation(s):
// \MyLCD|Add8~0_combout  = (\r1|r2 [4] & (\MyLCD|LessThan8~0_combout  $ (VCC))) # (!\r1|r2 [4] & (\MyLCD|LessThan8~0_combout  & VCC))
// \MyLCD|Add8~1  = CARRY((\r1|r2 [4] & \MyLCD|LessThan8~0_combout ))

	.dataa(\r1|r2 [4]),
	.datab(\MyLCD|LessThan8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add8~0_combout ),
	.cout(\MyLCD|Add8~1 ));
// synopsys translate_off
defparam \MyLCD|Add8~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \MyLCD|Add9~0 (
// Equation(s):
// \MyLCD|Add9~0_combout  = (\r1|r2 [0] & (\MyLCD|LessThan9~0_combout  $ (VCC))) # (!\r1|r2 [0] & (\MyLCD|LessThan9~0_combout  & VCC))
// \MyLCD|Add9~1  = CARRY((\r1|r2 [0] & \MyLCD|LessThan9~0_combout ))

	.dataa(\r1|r2 [0]),
	.datab(\MyLCD|LessThan9~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add9~0_combout ),
	.cout(\MyLCD|Add9~1 ));
// synopsys translate_off
defparam \MyLCD|Add9~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \MyLCD|Add22~0 (
// Equation(s):
// \MyLCD|Add22~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MyLCD|LessThan22~1_combout  $ (VCC))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MyLCD|LessThan22~1_combout  & VCC))
// \MyLCD|Add22~1  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [6] & \MyLCD|LessThan22~1_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MyLCD|LessThan22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add22~0_combout ),
	.cout(\MyLCD|Add22~1 ));
// synopsys translate_off
defparam \MyLCD|Add22~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \MyLCD|Add14~0 (
// Equation(s):
// \MyLCD|Add14~0_combout  = (\MyLCD|LessThan14~0_combout  & (\r1|r3 [8] $ (VCC))) # (!\MyLCD|LessThan14~0_combout  & (\r1|r3 [8] & VCC))
// \MyLCD|Add14~1  = CARRY((\MyLCD|LessThan14~0_combout  & \r1|r3 [8]))

	.dataa(\MyLCD|LessThan14~0_combout ),
	.datab(\r1|r3 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add14~0_combout ),
	.cout(\MyLCD|Add14~1 ));
// synopsys translate_off
defparam \MyLCD|Add14~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \MyLCD|Add13~0 (
// Equation(s):
// \MyLCD|Add13~0_combout  = (\r1|r3 [12] & (\MyLCD|LessThan13~0_combout  $ (VCC))) # (!\r1|r3 [12] & (\MyLCD|LessThan13~0_combout  & VCC))
// \MyLCD|Add13~1  = CARRY((\r1|r3 [12] & \MyLCD|LessThan13~0_combout ))

	.dataa(\r1|r3 [12]),
	.datab(\MyLCD|LessThan13~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add13~0_combout ),
	.cout(\MyLCD|Add13~1 ));
// synopsys translate_off
defparam \MyLCD|Add13~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \MyLCD|Add16~0 (
// Equation(s):
// \MyLCD|Add16~0_combout  = (\MyLCD|LessThan16~0_combout  & (\r1|r3 [0] $ (VCC))) # (!\MyLCD|LessThan16~0_combout  & (\r1|r3 [0] & VCC))
// \MyLCD|Add16~1  = CARRY((\MyLCD|LessThan16~0_combout  & \r1|r3 [0]))

	.dataa(\MyLCD|LessThan16~0_combout ),
	.datab(\r1|r3 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add16~0_combout ),
	.cout(\MyLCD|Add16~1 ));
// synopsys translate_off
defparam \MyLCD|Add16~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \MyLCD|Add15~0 (
// Equation(s):
// \MyLCD|Add15~0_combout  = (\r1|r3 [4] & (\MyLCD|LessThan15~0_combout  $ (VCC))) # (!\r1|r3 [4] & (\MyLCD|LessThan15~0_combout  & VCC))
// \MyLCD|Add15~1  = CARRY((\r1|r3 [4] & \MyLCD|LessThan15~0_combout ))

	.dataa(\r1|r3 [4]),
	.datab(\MyLCD|LessThan15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add15~0_combout ),
	.cout(\MyLCD|Add15~1 ));
// synopsys translate_off
defparam \MyLCD|Add15~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \MyLCD|Add11~0 (
// Equation(s):
// \MyLCD|Add11~0_combout  = (\MyLCD|LessThan11~0_combout  & (\pc1|PC [0] $ (VCC))) # (!\MyLCD|LessThan11~0_combout  & (\pc1|PC [0] & VCC))
// \MyLCD|Add11~1  = CARRY((\MyLCD|LessThan11~0_combout  & \pc1|PC [0]))

	.dataa(\MyLCD|LessThan11~0_combout ),
	.datab(\pc1|PC [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add11~0_combout ),
	.cout(\MyLCD|Add11~1 ));
// synopsys translate_off
defparam \MyLCD|Add11~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \MyLCD|Add10~0 (
// Equation(s):
// \MyLCD|Add10~0_combout  = (\MyLCD|LessThan10~0_combout  & (\pc1|PC [4] $ (VCC))) # (!\MyLCD|LessThan10~0_combout  & (\pc1|PC [4] & VCC))
// \MyLCD|Add10~1  = CARRY((\MyLCD|LessThan10~0_combout  & \pc1|PC [4]))

	.dataa(\MyLCD|LessThan10~0_combout ),
	.datab(\pc1|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add10~0_combout ),
	.cout(\MyLCD|Add10~1 ));
// synopsys translate_off
defparam \MyLCD|Add10~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \MyLCD|Add18~0 (
// Equation(s):
// \MyLCD|Add18~0_combout  = (\MyLCD|LessThan18~0_combout  & (\r1|r4 [8] $ (VCC))) # (!\MyLCD|LessThan18~0_combout  & (\r1|r4 [8] & VCC))
// \MyLCD|Add18~1  = CARRY((\MyLCD|LessThan18~0_combout  & \r1|r4 [8]))

	.dataa(\MyLCD|LessThan18~0_combout ),
	.datab(\r1|r4 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add18~0_combout ),
	.cout(\MyLCD|Add18~1 ));
// synopsys translate_off
defparam \MyLCD|Add18~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \MyLCD|Add17~0 (
// Equation(s):
// \MyLCD|Add17~0_combout  = (\r1|r4 [12] & (\MyLCD|LessThan17~0_combout  $ (VCC))) # (!\r1|r4 [12] & (\MyLCD|LessThan17~0_combout  & VCC))
// \MyLCD|Add17~1  = CARRY((\r1|r4 [12] & \MyLCD|LessThan17~0_combout ))

	.dataa(\r1|r4 [12]),
	.datab(\MyLCD|LessThan17~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add17~0_combout ),
	.cout(\MyLCD|Add17~1 ));
// synopsys translate_off
defparam \MyLCD|Add17~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \MyLCD|Add19~0 (
// Equation(s):
// \MyLCD|Add19~0_combout  = (\r1|r4 [4] & (\MyLCD|LessThan19~0_combout  $ (VCC))) # (!\r1|r4 [4] & (\MyLCD|LessThan19~0_combout  & VCC))
// \MyLCD|Add19~1  = CARRY((\r1|r4 [4] & \MyLCD|LessThan19~0_combout ))

	.dataa(\r1|r4 [4]),
	.datab(\MyLCD|LessThan19~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add19~0_combout ),
	.cout(\MyLCD|Add19~1 ));
// synopsys translate_off
defparam \MyLCD|Add19~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \MyLCD|Add11~2 (
// Equation(s):
// \MyLCD|Add11~2_combout  = (\MyLCD|LessThan11~0_combout  & ((\pc1|PC [1] & (\MyLCD|Add11~1  & VCC)) # (!\pc1|PC [1] & (!\MyLCD|Add11~1 )))) # (!\MyLCD|LessThan11~0_combout  & ((\pc1|PC [1] & (!\MyLCD|Add11~1 )) # (!\pc1|PC [1] & ((\MyLCD|Add11~1 ) # 
// (GND)))))
// \MyLCD|Add11~3  = CARRY((\MyLCD|LessThan11~0_combout  & (!\pc1|PC [1] & !\MyLCD|Add11~1 )) # (!\MyLCD|LessThan11~0_combout  & ((!\MyLCD|Add11~1 ) # (!\pc1|PC [1]))))

	.dataa(\MyLCD|LessThan11~0_combout ),
	.datab(\pc1|PC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add11~1 ),
	.combout(\MyLCD|Add11~2_combout ),
	.cout(\MyLCD|Add11~3 ));
// synopsys translate_off
defparam \MyLCD|Add11~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \MyLCD|Add13~2 (
// Equation(s):
// \MyLCD|Add13~2_combout  = (\r1|r3 [13] & ((\MyLCD|LessThan13~0_combout  & (\MyLCD|Add13~1  & VCC)) # (!\MyLCD|LessThan13~0_combout  & (!\MyLCD|Add13~1 )))) # (!\r1|r3 [13] & ((\MyLCD|LessThan13~0_combout  & (!\MyLCD|Add13~1 )) # 
// (!\MyLCD|LessThan13~0_combout  & ((\MyLCD|Add13~1 ) # (GND)))))
// \MyLCD|Add13~3  = CARRY((\r1|r3 [13] & (!\MyLCD|LessThan13~0_combout  & !\MyLCD|Add13~1 )) # (!\r1|r3 [13] & ((!\MyLCD|Add13~1 ) # (!\MyLCD|LessThan13~0_combout ))))

	.dataa(\r1|r3 [13]),
	.datab(\MyLCD|LessThan13~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add13~1 ),
	.combout(\MyLCD|Add13~2_combout ),
	.cout(\MyLCD|Add13~3 ));
// synopsys translate_off
defparam \MyLCD|Add13~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \MyLCD|Add10~2 (
// Equation(s):
// \MyLCD|Add10~2_combout  = (\MyLCD|LessThan10~0_combout  & ((\pc1|PC [5] & (\MyLCD|Add10~1  & VCC)) # (!\pc1|PC [5] & (!\MyLCD|Add10~1 )))) # (!\MyLCD|LessThan10~0_combout  & ((\pc1|PC [5] & (!\MyLCD|Add10~1 )) # (!\pc1|PC [5] & ((\MyLCD|Add10~1 ) # 
// (GND)))))
// \MyLCD|Add10~3  = CARRY((\MyLCD|LessThan10~0_combout  & (!\pc1|PC [5] & !\MyLCD|Add10~1 )) # (!\MyLCD|LessThan10~0_combout  & ((!\MyLCD|Add10~1 ) # (!\pc1|PC [5]))))

	.dataa(\MyLCD|LessThan10~0_combout ),
	.datab(\pc1|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add10~1 ),
	.combout(\MyLCD|Add10~2_combout ),
	.cout(\MyLCD|Add10~3 ));
// synopsys translate_off
defparam \MyLCD|Add10~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \MyLCD|Add14~2 (
// Equation(s):
// \MyLCD|Add14~2_combout  = (\MyLCD|LessThan14~0_combout  & ((\r1|r3 [9] & (\MyLCD|Add14~1  & VCC)) # (!\r1|r3 [9] & (!\MyLCD|Add14~1 )))) # (!\MyLCD|LessThan14~0_combout  & ((\r1|r3 [9] & (!\MyLCD|Add14~1 )) # (!\r1|r3 [9] & ((\MyLCD|Add14~1 ) # (GND)))))
// \MyLCD|Add14~3  = CARRY((\MyLCD|LessThan14~0_combout  & (!\r1|r3 [9] & !\MyLCD|Add14~1 )) # (!\MyLCD|LessThan14~0_combout  & ((!\MyLCD|Add14~1 ) # (!\r1|r3 [9]))))

	.dataa(\MyLCD|LessThan14~0_combout ),
	.datab(\r1|r3 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add14~1 ),
	.combout(\MyLCD|Add14~2_combout ),
	.cout(\MyLCD|Add14~3 ));
// synopsys translate_off
defparam \MyLCD|Add14~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \MyLCD|Add16~2 (
// Equation(s):
// \MyLCD|Add16~2_combout  = (\MyLCD|LessThan16~0_combout  & ((\r1|r3 [1] & (\MyLCD|Add16~1  & VCC)) # (!\r1|r3 [1] & (!\MyLCD|Add16~1 )))) # (!\MyLCD|LessThan16~0_combout  & ((\r1|r3 [1] & (!\MyLCD|Add16~1 )) # (!\r1|r3 [1] & ((\MyLCD|Add16~1 ) # (GND)))))
// \MyLCD|Add16~3  = CARRY((\MyLCD|LessThan16~0_combout  & (!\r1|r3 [1] & !\MyLCD|Add16~1 )) # (!\MyLCD|LessThan16~0_combout  & ((!\MyLCD|Add16~1 ) # (!\r1|r3 [1]))))

	.dataa(\MyLCD|LessThan16~0_combout ),
	.datab(\r1|r3 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add16~1 ),
	.combout(\MyLCD|Add16~2_combout ),
	.cout(\MyLCD|Add16~3 ));
// synopsys translate_off
defparam \MyLCD|Add16~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \MyLCD|Add17~2 (
// Equation(s):
// \MyLCD|Add17~2_combout  = (\r1|r4 [13] & ((\MyLCD|LessThan17~0_combout  & (\MyLCD|Add17~1  & VCC)) # (!\MyLCD|LessThan17~0_combout  & (!\MyLCD|Add17~1 )))) # (!\r1|r4 [13] & ((\MyLCD|LessThan17~0_combout  & (!\MyLCD|Add17~1 )) # 
// (!\MyLCD|LessThan17~0_combout  & ((\MyLCD|Add17~1 ) # (GND)))))
// \MyLCD|Add17~3  = CARRY((\r1|r4 [13] & (!\MyLCD|LessThan17~0_combout  & !\MyLCD|Add17~1 )) # (!\r1|r4 [13] & ((!\MyLCD|Add17~1 ) # (!\MyLCD|LessThan17~0_combout ))))

	.dataa(\r1|r4 [13]),
	.datab(\MyLCD|LessThan17~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add17~1 ),
	.combout(\MyLCD|Add17~2_combout ),
	.cout(\MyLCD|Add17~3 ));
// synopsys translate_off
defparam \MyLCD|Add17~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \MyLCD|Add15~2 (
// Equation(s):
// \MyLCD|Add15~2_combout  = (\r1|r3 [5] & ((\MyLCD|LessThan15~0_combout  & (\MyLCD|Add15~1  & VCC)) # (!\MyLCD|LessThan15~0_combout  & (!\MyLCD|Add15~1 )))) # (!\r1|r3 [5] & ((\MyLCD|LessThan15~0_combout  & (!\MyLCD|Add15~1 )) # 
// (!\MyLCD|LessThan15~0_combout  & ((\MyLCD|Add15~1 ) # (GND)))))
// \MyLCD|Add15~3  = CARRY((\r1|r3 [5] & (!\MyLCD|LessThan15~0_combout  & !\MyLCD|Add15~1 )) # (!\r1|r3 [5] & ((!\MyLCD|Add15~1 ) # (!\MyLCD|LessThan15~0_combout ))))

	.dataa(\r1|r3 [5]),
	.datab(\MyLCD|LessThan15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add15~1 ),
	.combout(\MyLCD|Add15~2_combout ),
	.cout(\MyLCD|Add15~3 ));
// synopsys translate_off
defparam \MyLCD|Add15~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \MyLCD|Add18~2 (
// Equation(s):
// \MyLCD|Add18~2_combout  = (\MyLCD|LessThan18~0_combout  & ((\r1|r4 [9] & (\MyLCD|Add18~1  & VCC)) # (!\r1|r4 [9] & (!\MyLCD|Add18~1 )))) # (!\MyLCD|LessThan18~0_combout  & ((\r1|r4 [9] & (!\MyLCD|Add18~1 )) # (!\r1|r4 [9] & ((\MyLCD|Add18~1 ) # (GND)))))
// \MyLCD|Add18~3  = CARRY((\MyLCD|LessThan18~0_combout  & (!\r1|r4 [9] & !\MyLCD|Add18~1 )) # (!\MyLCD|LessThan18~0_combout  & ((!\MyLCD|Add18~1 ) # (!\r1|r4 [9]))))

	.dataa(\MyLCD|LessThan18~0_combout ),
	.datab(\r1|r4 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add18~1 ),
	.combout(\MyLCD|Add18~2_combout ),
	.cout(\MyLCD|Add18~3 ));
// synopsys translate_off
defparam \MyLCD|Add18~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \MyLCD|Add6~2 (
// Equation(s):
// \MyLCD|Add6~2_combout  = (\r1|r2 [13] & ((\MyLCD|LessThan6~0_combout  & (\MyLCD|Add6~1  & VCC)) # (!\MyLCD|LessThan6~0_combout  & (!\MyLCD|Add6~1 )))) # (!\r1|r2 [13] & ((\MyLCD|LessThan6~0_combout  & (!\MyLCD|Add6~1 )) # (!\MyLCD|LessThan6~0_combout  & 
// ((\MyLCD|Add6~1 ) # (GND)))))
// \MyLCD|Add6~3  = CARRY((\r1|r2 [13] & (!\MyLCD|LessThan6~0_combout  & !\MyLCD|Add6~1 )) # (!\r1|r2 [13] & ((!\MyLCD|Add6~1 ) # (!\MyLCD|LessThan6~0_combout ))))

	.dataa(\r1|r2 [13]),
	.datab(\MyLCD|LessThan6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add6~1 ),
	.combout(\MyLCD|Add6~2_combout ),
	.cout(\MyLCD|Add6~3 ));
// synopsys translate_off
defparam \MyLCD|Add6~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \MyLCD|Add5~2 (
// Equation(s):
// \MyLCD|Add5~2_combout  = (\MyLCD|LessThan5~0_combout  & ((\r1|r1 [1] & (\MyLCD|Add5~1  & VCC)) # (!\r1|r1 [1] & (!\MyLCD|Add5~1 )))) # (!\MyLCD|LessThan5~0_combout  & ((\r1|r1 [1] & (!\MyLCD|Add5~1 )) # (!\r1|r1 [1] & ((\MyLCD|Add5~1 ) # (GND)))))
// \MyLCD|Add5~3  = CARRY((\MyLCD|LessThan5~0_combout  & (!\r1|r1 [1] & !\MyLCD|Add5~1 )) # (!\MyLCD|LessThan5~0_combout  & ((!\MyLCD|Add5~1 ) # (!\r1|r1 [1]))))

	.dataa(\MyLCD|LessThan5~0_combout ),
	.datab(\r1|r1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add5~1 ),
	.combout(\MyLCD|Add5~2_combout ),
	.cout(\MyLCD|Add5~3 ));
// synopsys translate_off
defparam \MyLCD|Add5~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \MyLCD|Add4~2 (
// Equation(s):
// \MyLCD|Add4~2_combout  = (\MyLCD|LessThan4~0_combout  & ((\r1|r1 [5] & (\MyLCD|Add4~1  & VCC)) # (!\r1|r1 [5] & (!\MyLCD|Add4~1 )))) # (!\MyLCD|LessThan4~0_combout  & ((\r1|r1 [5] & (!\MyLCD|Add4~1 )) # (!\r1|r1 [5] & ((\MyLCD|Add4~1 ) # (GND)))))
// \MyLCD|Add4~3  = CARRY((\MyLCD|LessThan4~0_combout  & (!\r1|r1 [5] & !\MyLCD|Add4~1 )) # (!\MyLCD|LessThan4~0_combout  & ((!\MyLCD|Add4~1 ) # (!\r1|r1 [5]))))

	.dataa(\MyLCD|LessThan4~0_combout ),
	.datab(\r1|r1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add4~1 ),
	.combout(\MyLCD|Add4~2_combout ),
	.cout(\MyLCD|Add4~3 ));
// synopsys translate_off
defparam \MyLCD|Add4~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \MyLCD|Add2~2 (
// Equation(s):
// \MyLCD|Add2~2_combout  = (\r1|r1 [13] & ((\MyLCD|LessThan2~0_combout  & (\MyLCD|Add2~1  & VCC)) # (!\MyLCD|LessThan2~0_combout  & (!\MyLCD|Add2~1 )))) # (!\r1|r1 [13] & ((\MyLCD|LessThan2~0_combout  & (!\MyLCD|Add2~1 )) # (!\MyLCD|LessThan2~0_combout  & 
// ((\MyLCD|Add2~1 ) # (GND)))))
// \MyLCD|Add2~3  = CARRY((\r1|r1 [13] & (!\MyLCD|LessThan2~0_combout  & !\MyLCD|Add2~1 )) # (!\r1|r1 [13] & ((!\MyLCD|Add2~1 ) # (!\MyLCD|LessThan2~0_combout ))))

	.dataa(\r1|r1 [13]),
	.datab(\MyLCD|LessThan2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add2~1 ),
	.combout(\MyLCD|Add2~2_combout ),
	.cout(\MyLCD|Add2~3 ));
// synopsys translate_off
defparam \MyLCD|Add2~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneii_lcell_comb \MyLCD|Add7~2 (
// Equation(s):
// \MyLCD|Add7~2_combout  = (\MyLCD|LessThan7~0_combout  & ((\r1|r2 [9] & (\MyLCD|Add7~1  & VCC)) # (!\r1|r2 [9] & (!\MyLCD|Add7~1 )))) # (!\MyLCD|LessThan7~0_combout  & ((\r1|r2 [9] & (!\MyLCD|Add7~1 )) # (!\r1|r2 [9] & ((\MyLCD|Add7~1 ) # (GND)))))
// \MyLCD|Add7~3  = CARRY((\MyLCD|LessThan7~0_combout  & (!\r1|r2 [9] & !\MyLCD|Add7~1 )) # (!\MyLCD|LessThan7~0_combout  & ((!\MyLCD|Add7~1 ) # (!\r1|r2 [9]))))

	.dataa(\MyLCD|LessThan7~0_combout ),
	.datab(\r1|r2 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add7~1 ),
	.combout(\MyLCD|Add7~2_combout ),
	.cout(\MyLCD|Add7~3 ));
// synopsys translate_off
defparam \MyLCD|Add7~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \MyLCD|Add3~2 (
// Equation(s):
// \MyLCD|Add3~2_combout  = (\r1|r1 [9] & ((\MyLCD|LessThan3~0_combout  & (\MyLCD|Add3~1  & VCC)) # (!\MyLCD|LessThan3~0_combout  & (!\MyLCD|Add3~1 )))) # (!\r1|r1 [9] & ((\MyLCD|LessThan3~0_combout  & (!\MyLCD|Add3~1 )) # (!\MyLCD|LessThan3~0_combout  & 
// ((\MyLCD|Add3~1 ) # (GND)))))
// \MyLCD|Add3~3  = CARRY((\r1|r1 [9] & (!\MyLCD|LessThan3~0_combout  & !\MyLCD|Add3~1 )) # (!\r1|r1 [9] & ((!\MyLCD|Add3~1 ) # (!\MyLCD|LessThan3~0_combout ))))

	.dataa(\r1|r1 [9]),
	.datab(\MyLCD|LessThan3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add3~1 ),
	.combout(\MyLCD|Add3~2_combout ),
	.cout(\MyLCD|Add3~3 ));
// synopsys translate_off
defparam \MyLCD|Add3~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \MyLCD|Add8~2 (
// Equation(s):
// \MyLCD|Add8~2_combout  = (\r1|r2 [5] & ((\MyLCD|LessThan8~0_combout  & (\MyLCD|Add8~1  & VCC)) # (!\MyLCD|LessThan8~0_combout  & (!\MyLCD|Add8~1 )))) # (!\r1|r2 [5] & ((\MyLCD|LessThan8~0_combout  & (!\MyLCD|Add8~1 )) # (!\MyLCD|LessThan8~0_combout  & 
// ((\MyLCD|Add8~1 ) # (GND)))))
// \MyLCD|Add8~3  = CARRY((\r1|r2 [5] & (!\MyLCD|LessThan8~0_combout  & !\MyLCD|Add8~1 )) # (!\r1|r2 [5] & ((!\MyLCD|Add8~1 ) # (!\MyLCD|LessThan8~0_combout ))))

	.dataa(\r1|r2 [5]),
	.datab(\MyLCD|LessThan8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add8~1 ),
	.combout(\MyLCD|Add8~2_combout ),
	.cout(\MyLCD|Add8~3 ));
// synopsys translate_off
defparam \MyLCD|Add8~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \MyLCD|Add19~2 (
// Equation(s):
// \MyLCD|Add19~2_combout  = (\r1|r4 [5] & ((\MyLCD|LessThan19~0_combout  & (\MyLCD|Add19~1  & VCC)) # (!\MyLCD|LessThan19~0_combout  & (!\MyLCD|Add19~1 )))) # (!\r1|r4 [5] & ((\MyLCD|LessThan19~0_combout  & (!\MyLCD|Add19~1 )) # 
// (!\MyLCD|LessThan19~0_combout  & ((\MyLCD|Add19~1 ) # (GND)))))
// \MyLCD|Add19~3  = CARRY((\r1|r4 [5] & (!\MyLCD|LessThan19~0_combout  & !\MyLCD|Add19~1 )) # (!\r1|r4 [5] & ((!\MyLCD|Add19~1 ) # (!\MyLCD|LessThan19~0_combout ))))

	.dataa(\r1|r4 [5]),
	.datab(\MyLCD|LessThan19~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add19~1 ),
	.combout(\MyLCD|Add19~2_combout ),
	.cout(\MyLCD|Add19~3 ));
// synopsys translate_off
defparam \MyLCD|Add19~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \MyLCD|Add20~2 (
// Equation(s):
// \MyLCD|Add20~2_combout  = (\MyLCD|LessThan20~0_combout  & ((\r1|r4 [1] & (\MyLCD|Add20~1  & VCC)) # (!\r1|r4 [1] & (!\MyLCD|Add20~1 )))) # (!\MyLCD|LessThan20~0_combout  & ((\r1|r4 [1] & (!\MyLCD|Add20~1 )) # (!\r1|r4 [1] & ((\MyLCD|Add20~1 ) # (GND)))))
// \MyLCD|Add20~3  = CARRY((\MyLCD|LessThan20~0_combout  & (!\r1|r4 [1] & !\MyLCD|Add20~1 )) # (!\MyLCD|LessThan20~0_combout  & ((!\MyLCD|Add20~1 ) # (!\r1|r4 [1]))))

	.dataa(\MyLCD|LessThan20~0_combout ),
	.datab(\r1|r4 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add20~1 ),
	.combout(\MyLCD|Add20~2_combout ),
	.cout(\MyLCD|Add20~3 ));
// synopsys translate_off
defparam \MyLCD|Add20~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \MyLCD|Add9~4 (
// Equation(s):
// \MyLCD|Add9~4_combout  = ((\r1|r2 [2] $ (\MyLCD|LessThan9~0_combout  $ (!\MyLCD|Add9~3 )))) # (GND)
// \MyLCD|Add9~5  = CARRY((\r1|r2 [2] & ((\MyLCD|LessThan9~0_combout ) # (!\MyLCD|Add9~3 ))) # (!\r1|r2 [2] & (\MyLCD|LessThan9~0_combout  & !\MyLCD|Add9~3 )))

	.dataa(\r1|r2 [2]),
	.datab(\MyLCD|LessThan9~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add9~3 ),
	.combout(\MyLCD|Add9~4_combout ),
	.cout(\MyLCD|Add9~5 ));
// synopsys translate_off
defparam \MyLCD|Add9~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \MyLCD|Add13~4 (
// Equation(s):
// \MyLCD|Add13~4_combout  = ((\r1|r3 [14] $ (\MyLCD|LessThan13~0_combout  $ (!\MyLCD|Add13~3 )))) # (GND)
// \MyLCD|Add13~5  = CARRY((\r1|r3 [14] & ((\MyLCD|LessThan13~0_combout ) # (!\MyLCD|Add13~3 ))) # (!\r1|r3 [14] & (\MyLCD|LessThan13~0_combout  & !\MyLCD|Add13~3 )))

	.dataa(\r1|r3 [14]),
	.datab(\MyLCD|LessThan13~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add13~3 ),
	.combout(\MyLCD|Add13~4_combout ),
	.cout(\MyLCD|Add13~5 ));
// synopsys translate_off
defparam \MyLCD|Add13~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \MyLCD|Add17~4 (
// Equation(s):
// \MyLCD|Add17~4_combout  = ((\r1|r4 [14] $ (\MyLCD|LessThan17~0_combout  $ (!\MyLCD|Add17~3 )))) # (GND)
// \MyLCD|Add17~5  = CARRY((\r1|r4 [14] & ((\MyLCD|LessThan17~0_combout ) # (!\MyLCD|Add17~3 ))) # (!\r1|r4 [14] & (\MyLCD|LessThan17~0_combout  & !\MyLCD|Add17~3 )))

	.dataa(\r1|r4 [14]),
	.datab(\MyLCD|LessThan17~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add17~3 ),
	.combout(\MyLCD|Add17~4_combout ),
	.cout(\MyLCD|Add17~5 ));
// synopsys translate_off
defparam \MyLCD|Add17~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \MyLCD|Add16~4 (
// Equation(s):
// \MyLCD|Add16~4_combout  = ((\MyLCD|LessThan16~0_combout  $ (\r1|r3 [2] $ (!\MyLCD|Add16~3 )))) # (GND)
// \MyLCD|Add16~5  = CARRY((\MyLCD|LessThan16~0_combout  & ((\r1|r3 [2]) # (!\MyLCD|Add16~3 ))) # (!\MyLCD|LessThan16~0_combout  & (\r1|r3 [2] & !\MyLCD|Add16~3 )))

	.dataa(\MyLCD|LessThan16~0_combout ),
	.datab(\r1|r3 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add16~3 ),
	.combout(\MyLCD|Add16~4_combout ),
	.cout(\MyLCD|Add16~5 ));
// synopsys translate_off
defparam \MyLCD|Add16~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \MyLCD|Add3~4 (
// Equation(s):
// \MyLCD|Add3~4_combout  = ((\r1|r1 [10] $ (\MyLCD|LessThan3~0_combout  $ (!\MyLCD|Add3~3 )))) # (GND)
// \MyLCD|Add3~5  = CARRY((\r1|r1 [10] & ((\MyLCD|LessThan3~0_combout ) # (!\MyLCD|Add3~3 ))) # (!\r1|r1 [10] & (\MyLCD|LessThan3~0_combout  & !\MyLCD|Add3~3 )))

	.dataa(\r1|r1 [10]),
	.datab(\MyLCD|LessThan3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add3~3 ),
	.combout(\MyLCD|Add3~4_combout ),
	.cout(\MyLCD|Add3~5 ));
// synopsys translate_off
defparam \MyLCD|Add3~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \MyLCD|Add22~4 (
// Equation(s):
// \MyLCD|Add22~4_combout  = ((\InstMem|altsyncram_component|auto_generated|q_a [8] $ (\MyLCD|LessThan22~1_combout  $ (!\MyLCD|Add22~3 )))) # (GND)
// \MyLCD|Add22~5  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\MyLCD|LessThan22~1_combout ) # (!\MyLCD|Add22~3 ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & (\MyLCD|LessThan22~1_combout  & !\MyLCD|Add22~3 )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\MyLCD|LessThan22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add22~3 ),
	.combout(\MyLCD|Add22~4_combout ),
	.cout(\MyLCD|Add22~5 ));
// synopsys translate_off
defparam \MyLCD|Add22~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \MyLCD|Add20~4 (
// Equation(s):
// \MyLCD|Add20~4_combout  = ((\MyLCD|LessThan20~0_combout  $ (\r1|r4 [2] $ (!\MyLCD|Add20~3 )))) # (GND)
// \MyLCD|Add20~5  = CARRY((\MyLCD|LessThan20~0_combout  & ((\r1|r4 [2]) # (!\MyLCD|Add20~3 ))) # (!\MyLCD|LessThan20~0_combout  & (\r1|r4 [2] & !\MyLCD|Add20~3 )))

	.dataa(\MyLCD|LessThan20~0_combout ),
	.datab(\r1|r4 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add20~3 ),
	.combout(\MyLCD|Add20~4_combout ),
	.cout(\MyLCD|Add20~5 ));
// synopsys translate_off
defparam \MyLCD|Add20~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \MyLCD|Add9~6 (
// Equation(s):
// \MyLCD|Add9~6_combout  = (\r1|r2 [3] & (!\MyLCD|Add9~5 )) # (!\r1|r2 [3] & ((\MyLCD|Add9~5 ) # (GND)))
// \MyLCD|Add9~7  = CARRY((!\MyLCD|Add9~5 ) # (!\r1|r2 [3]))

	.dataa(vcc),
	.datab(\r1|r2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add9~5 ),
	.combout(\MyLCD|Add9~6_combout ),
	.cout(\MyLCD|Add9~7 ));
// synopsys translate_off
defparam \MyLCD|Add9~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \MyLCD|Add22~6 (
// Equation(s):
// \MyLCD|Add22~6_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [9] & (!\MyLCD|Add22~5 )) # (!\InstMem|altsyncram_component|auto_generated|q_a [9] & ((\MyLCD|Add22~5 ) # (GND)))
// \MyLCD|Add22~7  = CARRY((!\MyLCD|Add22~5 ) # (!\InstMem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add22~5 ),
	.combout(\MyLCD|Add22~6_combout ),
	.cout(\MyLCD|Add22~7 ));
// synopsys translate_off
defparam \MyLCD|Add22~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \MyLCD|Add18~6 (
// Equation(s):
// \MyLCD|Add18~6_combout  = (\r1|r4 [11] & (!\MyLCD|Add18~5 )) # (!\r1|r4 [11] & ((\MyLCD|Add18~5 ) # (GND)))
// \MyLCD|Add18~7  = CARRY((!\MyLCD|Add18~5 ) # (!\r1|r4 [11]))

	.dataa(vcc),
	.datab(\r1|r4 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add18~5 ),
	.combout(\MyLCD|Add18~6_combout ),
	.cout(\MyLCD|Add18~7 ));
// synopsys translate_off
defparam \MyLCD|Add18~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \MyLCD|Add11~6 (
// Equation(s):
// \MyLCD|Add11~6_combout  = (\pc1|PC [3] & (!\MyLCD|Add11~5 )) # (!\pc1|PC [3] & ((\MyLCD|Add11~5 ) # (GND)))
// \MyLCD|Add11~7  = CARRY((!\MyLCD|Add11~5 ) # (!\pc1|PC [3]))

	.dataa(\pc1|PC [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add11~5 ),
	.combout(\MyLCD|Add11~6_combout ),
	.cout(\MyLCD|Add11~7 ));
// synopsys translate_off
defparam \MyLCD|Add11~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \MyLCD|Add13~6 (
// Equation(s):
// \MyLCD|Add13~6_combout  = (\r1|r3 [15] & (!\MyLCD|Add13~5 )) # (!\r1|r3 [15] & ((\MyLCD|Add13~5 ) # (GND)))
// \MyLCD|Add13~7  = CARRY((!\MyLCD|Add13~5 ) # (!\r1|r3 [15]))

	.dataa(vcc),
	.datab(\r1|r3 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add13~5 ),
	.combout(\MyLCD|Add13~6_combout ),
	.cout(\MyLCD|Add13~7 ));
// synopsys translate_off
defparam \MyLCD|Add13~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \MyLCD|Add10~6 (
// Equation(s):
// \MyLCD|Add10~6_combout  = (\pc1|PC [7] & (!\MyLCD|Add10~5 )) # (!\pc1|PC [7] & ((\MyLCD|Add10~5 ) # (GND)))
// \MyLCD|Add10~7  = CARRY((!\MyLCD|Add10~5 ) # (!\pc1|PC [7]))

	.dataa(\pc1|PC [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add10~5 ),
	.combout(\MyLCD|Add10~6_combout ),
	.cout(\MyLCD|Add10~7 ));
// synopsys translate_off
defparam \MyLCD|Add10~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \MyLCD|Add14~6 (
// Equation(s):
// \MyLCD|Add14~6_combout  = (\r1|r3 [11] & (!\MyLCD|Add14~5 )) # (!\r1|r3 [11] & ((\MyLCD|Add14~5 ) # (GND)))
// \MyLCD|Add14~7  = CARRY((!\MyLCD|Add14~5 ) # (!\r1|r3 [11]))

	.dataa(vcc),
	.datab(\r1|r3 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add14~5 ),
	.combout(\MyLCD|Add14~6_combout ),
	.cout(\MyLCD|Add14~7 ));
// synopsys translate_off
defparam \MyLCD|Add14~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \MyLCD|Add5~6 (
// Equation(s):
// \MyLCD|Add5~6_combout  = (\r1|r1 [3] & (!\MyLCD|Add5~5 )) # (!\r1|r1 [3] & ((\MyLCD|Add5~5 ) # (GND)))
// \MyLCD|Add5~7  = CARRY((!\MyLCD|Add5~5 ) # (!\r1|r1 [3]))

	.dataa(\r1|r1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add5~5 ),
	.combout(\MyLCD|Add5~6_combout ),
	.cout(\MyLCD|Add5~7 ));
// synopsys translate_off
defparam \MyLCD|Add5~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \MyLCD|Add6~6 (
// Equation(s):
// \MyLCD|Add6~6_combout  = (\r1|r2 [15] & (!\MyLCD|Add6~5 )) # (!\r1|r2 [15] & ((\MyLCD|Add6~5 ) # (GND)))
// \MyLCD|Add6~7  = CARRY((!\MyLCD|Add6~5 ) # (!\r1|r2 [15]))

	.dataa(\r1|r2 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add6~5 ),
	.combout(\MyLCD|Add6~6_combout ),
	.cout(\MyLCD|Add6~7 ));
// synopsys translate_off
defparam \MyLCD|Add6~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneii_lcell_comb \MyLCD|Add7~6 (
// Equation(s):
// \MyLCD|Add7~6_combout  = (\r1|r2 [11] & (!\MyLCD|Add7~5 )) # (!\r1|r2 [11] & ((\MyLCD|Add7~5 ) # (GND)))
// \MyLCD|Add7~7  = CARRY((!\MyLCD|Add7~5 ) # (!\r1|r2 [11]))

	.dataa(\r1|r2 [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add7~5 ),
	.combout(\MyLCD|Add7~6_combout ),
	.cout(\MyLCD|Add7~7 ));
// synopsys translate_off
defparam \MyLCD|Add7~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \MyLCD|Add8~6 (
// Equation(s):
// \MyLCD|Add8~6_combout  = (\r1|r2 [7] & (!\MyLCD|Add8~5 )) # (!\r1|r2 [7] & ((\MyLCD|Add8~5 ) # (GND)))
// \MyLCD|Add8~7  = CARRY((!\MyLCD|Add8~5 ) # (!\r1|r2 [7]))

	.dataa(vcc),
	.datab(\r1|r2 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add8~5 ),
	.combout(\MyLCD|Add8~6_combout ),
	.cout(\MyLCD|Add8~7 ));
// synopsys translate_off
defparam \MyLCD|Add8~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \MyLCD|Add20~6 (
// Equation(s):
// \MyLCD|Add20~6_combout  = (\r1|r4 [3] & (!\MyLCD|Add20~5 )) # (!\r1|r4 [3] & ((\MyLCD|Add20~5 ) # (GND)))
// \MyLCD|Add20~7  = CARRY((!\MyLCD|Add20~5 ) # (!\r1|r4 [3]))

	.dataa(vcc),
	.datab(\r1|r4 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add20~5 ),
	.combout(\MyLCD|Add20~6_combout ),
	.cout(\MyLCD|Add20~7 ));
// synopsys translate_off
defparam \MyLCD|Add20~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \MyLCD|Add5~8 (
// Equation(s):
// \MyLCD|Add5~8_combout  = !\MyLCD|Add5~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add5~7 ),
	.combout(\MyLCD|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add5~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \MyLCD|mDLY[1]~20 (
// Equation(s):
// \MyLCD|mDLY[1]~20_combout  = (\MyLCD|mDLY [1] & (!\MyLCD|mDLY[0]~19 )) # (!\MyLCD|mDLY [1] & ((\MyLCD|mDLY[0]~19 ) # (GND)))
// \MyLCD|mDLY[1]~21  = CARRY((!\MyLCD|mDLY[0]~19 ) # (!\MyLCD|mDLY [1]))

	.dataa(\MyLCD|mDLY [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[0]~19 ),
	.combout(\MyLCD|mDLY[1]~20_combout ),
	.cout(\MyLCD|mDLY[1]~21 ));
// synopsys translate_off
defparam \MyLCD|mDLY[1]~20 .lut_mask = 16'h5A5F;
defparam \MyLCD|mDLY[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \MyLCD|mDLY[3]~24 (
// Equation(s):
// \MyLCD|mDLY[3]~24_combout  = (\MyLCD|mDLY [3] & (!\MyLCD|mDLY[2]~23 )) # (!\MyLCD|mDLY [3] & ((\MyLCD|mDLY[2]~23 ) # (GND)))
// \MyLCD|mDLY[3]~25  = CARRY((!\MyLCD|mDLY[2]~23 ) # (!\MyLCD|mDLY [3]))

	.dataa(\MyLCD|mDLY [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[2]~23 ),
	.combout(\MyLCD|mDLY[3]~24_combout ),
	.cout(\MyLCD|mDLY[3]~25 ));
// synopsys translate_off
defparam \MyLCD|mDLY[3]~24 .lut_mask = 16'h5A5F;
defparam \MyLCD|mDLY[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \MyLCD|mDLY[12]~42 (
// Equation(s):
// \MyLCD|mDLY[12]~42_combout  = (\MyLCD|mDLY [12] & (\MyLCD|mDLY[11]~41  $ (GND))) # (!\MyLCD|mDLY [12] & (!\MyLCD|mDLY[11]~41  & VCC))
// \MyLCD|mDLY[12]~43  = CARRY((\MyLCD|mDLY [12] & !\MyLCD|mDLY[11]~41 ))

	.dataa(\MyLCD|mDLY [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[11]~41 ),
	.combout(\MyLCD|mDLY[12]~42_combout ),
	.cout(\MyLCD|mDLY[12]~43 ));
// synopsys translate_off
defparam \MyLCD|mDLY[12]~42 .lut_mask = 16'hA50A;
defparam \MyLCD|mDLY[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \MyLCD|mDLY[15]~48 (
// Equation(s):
// \MyLCD|mDLY[15]~48_combout  = (\MyLCD|mDLY [15] & (!\MyLCD|mDLY[14]~47 )) # (!\MyLCD|mDLY [15] & ((\MyLCD|mDLY[14]~47 ) # (GND)))
// \MyLCD|mDLY[15]~49  = CARRY((!\MyLCD|mDLY[14]~47 ) # (!\MyLCD|mDLY [15]))

	.dataa(\MyLCD|mDLY [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[14]~47 ),
	.combout(\MyLCD|mDLY[15]~48_combout ),
	.cout(\MyLCD|mDLY[15]~49 ));
// synopsys translate_off
defparam \MyLCD|mDLY[15]~48 .lut_mask = 16'h5A5F;
defparam \MyLCD|mDLY[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \MyLCD|mDLY[16]~50 (
// Equation(s):
// \MyLCD|mDLY[16]~50_combout  = (\MyLCD|mDLY [16] & (\MyLCD|mDLY[15]~49  $ (GND))) # (!\MyLCD|mDLY [16] & (!\MyLCD|mDLY[15]~49  & VCC))
// \MyLCD|mDLY[16]~51  = CARRY((\MyLCD|mDLY [16] & !\MyLCD|mDLY[15]~49 ))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[15]~49 ),
	.combout(\MyLCD|mDLY[16]~50_combout ),
	.cout(\MyLCD|mDLY[16]~51 ));
// synopsys translate_off
defparam \MyLCD|mDLY[16]~50 .lut_mask = 16'hC30C;
defparam \MyLCD|mDLY[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \MyLCD|mDLY[17]~52 (
// Equation(s):
// \MyLCD|mDLY[17]~52_combout  = \MyLCD|mDLY [17] $ (\MyLCD|mDLY[16]~51 )

	.dataa(\MyLCD|mDLY [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[16]~51 ),
	.combout(\MyLCD|mDLY[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mDLY[17]~52 .lut_mask = 16'h5A5A;
defparam \MyLCD|mDLY[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y15_N25
cycloneii_lcell_ff \r1|r5[0] (
	.clk(\SW~combout [17]),
	.datain(\r1|r5[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [0]));

// Location: LCFF_X23_Y14_N17
cycloneii_lcell_ff \r1|r5[1] (
	.clk(\SW~combout [17]),
	.datain(\r1|r5[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [1]));

// Location: LCFF_X25_Y16_N25
cycloneii_lcell_ff \r1|r7[1] (
	.clk(\SW~combout [17]),
	.datain(\r1|r7[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [1]));

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \r1|Mux30~2 (
// Equation(s):
// \r1|Mux30~2_combout  = (\r1|r1 [1] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [1]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux30~2 .lut_mask = 16'hF000;
defparam \r1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \r1|r5[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[2]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [2]));

// Location: LCFF_X28_Y16_N7
cycloneii_lcell_ff \r1|r3[4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[4]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [4]));

// Location: LCFF_X23_Y15_N13
cycloneii_lcell_ff \r1|r7[4] (
	.clk(\SW~combout [17]),
	.datain(\r1|r7[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [4]));

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \r1|Mux27~2 (
// Equation(s):
// \r1|Mux27~2_combout  = (\r1|r1 [4] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [4]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux27~2 .lut_mask = 16'hF000;
defparam \r1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \r1|Mux26~4 (
// Equation(s):
// \r1|Mux26~4_combout  = (\r1|r1 [5] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(\r1|r1 [5]),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26~4 .lut_mask = 16'hCC00;
defparam \r1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N17
cycloneii_lcell_ff \r1|r5[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [6]));

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \c1|WideOr14~1 (
// Equation(s):
// \c1|WideOr14~1_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [29] & (!\InstMem|altsyncram_component|auto_generated|q_a [26] & (\InstMem|altsyncram_component|auto_generated|q_a [28] $ (\InstMem|altsyncram_component|auto_generated|q_a 
// [27]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\c1|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr14~1 .lut_mask = 16'h0014;
defparam \c1|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \ula1|ShiftLeft0~2 (
// Equation(s):
// \ula1|ShiftLeft0~2_combout  = (\ula1|ShiftLeft0~1_combout  & (\ula1|ShiftLeft0~0_combout  & (\MuxULASrc|saida[0]~0_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\ula1|ShiftLeft0~1_combout ),
	.datab(\ula1|ShiftLeft0~0_combout ),
	.datac(\MuxULASrc|saida[0]~0_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~2 .lut_mask = 16'h0080;
defparam \ula1|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \r1|r6[7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[7]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [7]));

// Location: LCFF_X25_Y18_N15
cycloneii_lcell_ff \r1|r6[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [8]));

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \r1|Mux22~2 (
// Equation(s):
// \r1|Mux22~2_combout  = (\r1|r1 [9] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [9]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux22~2 .lut_mask = 16'hF000;
defparam \r1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \r1|r2[12] (
	.clk(\SW~combout [17]),
	.datain(\r1|r2[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [12]));

// Location: LCFF_X25_Y14_N17
cycloneii_lcell_ff \r1|r1[12] (
	.clk(\SW~combout [17]),
	.datain(\MuxDDest|saida[12]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [12]));

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \r1|Mux19~2 (
// Equation(s):
// \r1|Mux19~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & \r1|r1 [12])

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\r1|r1 [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\r1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux19~2 .lut_mask = 16'hC0C0;
defparam \r1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N5
cycloneii_lcell_ff \r1|r1[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [13]));

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \r1|Mux18~2 (
// Equation(s):
// \r1|Mux18~2_combout  = (\r1|r1 [13] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [13]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux18~2 .lut_mask = 16'hF000;
defparam \r1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \r1|Mux17~2 (
// Equation(s):
// \r1|Mux17~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & \r1|r1 [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\r1|r1 [14]),
	.cin(gnd),
	.combout(\r1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux17~2 .lut_mask = 16'hF000;
defparam \r1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \r1|Mux16~2 (
// Equation(s):
// \r1|Mux16~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & \r1|r1 [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\r1|r1 [15]),
	.cin(gnd),
	.combout(\r1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux16~2 .lut_mask = 16'hF000;
defparam \r1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \r1|Mux16~3 (
// Equation(s):
// \r1|Mux16~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & (\r1|Mux16~1_combout )) # (!\r1|Mux26~3_combout  & ((\r1|Mux16~2_combout )))))

	.dataa(\r1|Mux16~1_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~3_combout ),
	.datad(\r1|Mux16~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux16~3 .lut_mask = 16'hE3E0;
defparam \r1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \r1|Mux2~2 (
// Equation(s):
// \r1|Mux2~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux2~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [13] & (\r1|Mux11~7_combout )))

	.dataa(\r1|r1 [13]),
	.datab(\r1|Mux11~5_combout ),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux2~2 .lut_mask = 16'hEC2C;
defparam \r1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \r1|Mux8~2 (
// Equation(s):
// \r1|Mux8~2_combout  = (\r1|Mux11~7_combout  & ((\r1|Mux11~5_combout  & ((\r1|Mux8~1_combout ))) # (!\r1|Mux11~5_combout  & (\r1|r1 [7])))) # (!\r1|Mux11~7_combout  & (((\r1|Mux11~5_combout ))))

	.dataa(\r1|Mux11~7_combout ),
	.datab(\r1|r1 [7]),
	.datac(\r1|Mux11~5_combout ),
	.datad(\r1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux8~2 .lut_mask = 16'hF858;
defparam \r1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \r1|Mux12~2 (
// Equation(s):
// \r1|Mux12~2_combout  = (\r1|Mux11~7_combout  & ((\r1|Mux11~5_combout  & (\r1|Mux12~1_combout )) # (!\r1|Mux11~5_combout  & ((\r1|r1 [3]))))) # (!\r1|Mux11~7_combout  & (((\r1|Mux11~5_combout ))))

	.dataa(\r1|Mux11~7_combout ),
	.datab(\r1|Mux12~1_combout ),
	.datac(\r1|r1 [3]),
	.datad(\r1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\r1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux12~2 .lut_mask = 16'hDDA0;
defparam \r1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \r1|Mux12 (
// Equation(s):
// \r1|Mux12~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux12~2_combout  & (\r1|r3 [3])) # (!\r1|Mux12~2_combout  & ((\r1|r2 [3]))))) # (!\r1|Mux11~4_combout  & (((\r1|Mux12~2_combout ))))

	.dataa(\r1|r3 [3]),
	.datab(\r1|Mux11~4_combout ),
	.datac(\r1|r2 [3]),
	.datad(\r1|Mux12~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux12 .lut_mask = 16'hBBC0;
defparam \r1|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \MyLCD|LessThan22~0 (
// Equation(s):
// \MyLCD|LessThan22~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7]) # (\InstMem|altsyncram_component|auto_generated|q_a [8])

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\MyLCD|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan22~0 .lut_mask = 16'hFFCC;
defparam \MyLCD|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \ula1|ShiftLeft0~5 (
// Equation(s):
// \ula1|ShiftLeft0~5_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[3]~3_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// ((\MuxULASrc|saida[4]~4_combout )))))

	.dataa(\MuxULASrc|saida[3]~3_combout ),
	.datab(\MuxULASrc|saida[4]~4_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~5 .lut_mask = 16'hA0C0;
defparam \ula1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \ula1|ULAResult[4]~15 (
// Equation(s):
// \ula1|ULAResult[4]~15_combout  = (!\c1|ULAControl [1] & ((\r1|Mux11~combout  & ((\MuxULASrc|saida[4]~4_combout ) # (\c1|ULAControl [0]))) # (!\r1|Mux11~combout  & (\MuxULASrc|saida[4]~4_combout  & \c1|ULAControl [0]))))

	.dataa(\r1|Mux11~combout ),
	.datab(\MuxULASrc|saida[4]~4_combout ),
	.datac(\c1|ULAControl [0]),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|ULAResult[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[4]~15 .lut_mask = 16'h00E8;
defparam \ula1|ULAResult[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \ula1|Mux12~5 (
// Equation(s):
// \ula1|Mux12~5_combout  = (\ula1|Mux12~4_combout  & (((\ula1|Mux12~3_combout  & \ula1|ShiftRight0~22_combout )))) # (!\ula1|Mux12~4_combout  & ((\ula1|Mux12~7_combout ) # ((!\ula1|Mux12~3_combout ))))

	.dataa(\ula1|Mux12~4_combout ),
	.datab(\ula1|Mux12~7_combout ),
	.datac(\ula1|Mux12~3_combout ),
	.datad(\ula1|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ula1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux12~5 .lut_mask = 16'hE545;
defparam \ula1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \ula1|Mux12~6 (
// Equation(s):
// \ula1|Mux12~6_combout  = (\ula1|Mux12~5_combout  & ((\ula1|Mux12~2_combout ) # ((\ula1|ShiftRight0~9_combout )))) # (!\ula1|Mux12~5_combout  & (!\ula1|Mux12~2_combout  & (\ula1|ShiftRight0~13_combout )))

	.dataa(\ula1|Mux12~5_combout ),
	.datab(\ula1|Mux12~2_combout ),
	.datac(\ula1|ShiftRight0~13_combout ),
	.datad(\ula1|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\ula1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux12~6 .lut_mask = 16'hBA98;
defparam \ula1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \ula1|ULAResult[4]~18 (
// Equation(s):
// \ula1|ULAResult[4]~18_combout  = (\c1|ULAControl [2] & ((\c1|ULAControl [1] & ((\ula1|Add1~8_combout ))) # (!\c1|ULAControl [1] & (\ula1|Mux12~6_combout ))))

	.dataa(\ula1|Mux12~6_combout ),
	.datab(\c1|ULAControl [1]),
	.datac(\c1|ULAControl [2]),
	.datad(\ula1|Add1~8_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[4]~18 .lut_mask = 16'hE020;
defparam \ula1|ULAResult[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \ula1|ULAResult[7]~19 (
// Equation(s):
// \ula1|ULAResult[7]~19_combout  = (\r1|Mux8~combout  & ((\MuxULASrc|saida[7]~7_combout ) # (\c1|ULAControl [0]))) # (!\r1|Mux8~combout  & (\MuxULASrc|saida[7]~7_combout  & \c1|ULAControl [0]))

	.dataa(\r1|Mux8~combout ),
	.datab(\MuxULASrc|saida[7]~7_combout ),
	.datac(vcc),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|ULAResult[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[7]~19 .lut_mask = 16'hEE88;
defparam \ula1|ULAResult[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \ula1|ULAResult[7]~20 (
// Equation(s):
// \ula1|ULAResult[7]~20_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|ULAResult[7]~19_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~14_combout ))))) # (!\c1|ULAControl [1] & (\ula1|ULAResult[7]~19_combout ))

	.dataa(\c1|ULAControl [1]),
	.datab(\ula1|ULAResult[7]~19_combout ),
	.datac(\ula1|Add0~14_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|ULAResult[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[7]~20 .lut_mask = 16'h66E4;
defparam \ula1|ULAResult[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \ula1|ShiftRight0~25 (
// Equation(s):
// \ula1|ShiftRight0~25_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (((\InstMem|altsyncram_component|auto_generated|q_a [7])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// ((\InstMem|altsyncram_component|auto_generated|q_a [7] & (\MuxULASrc|saida[9]~9_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\MuxULASrc|saida[7]~7_combout )))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MuxULASrc|saida[9]~9_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[7]~7_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~25 .lut_mask = 16'hE5E0;
defparam \ula1|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \ula1|Mux9~2 (
// Equation(s):
// \ula1|Mux9~2_combout  = (\ula1|Mux12~3_combout  & ((\ula1|Mux12~4_combout  & (\ula1|ShiftRight0~45_combout )) # (!\ula1|Mux12~4_combout  & ((\ula1|Mux9~4_combout ))))) # (!\ula1|Mux12~3_combout  & (((!\ula1|Mux12~4_combout ))))

	.dataa(\ula1|Mux12~3_combout ),
	.datab(\ula1|ShiftRight0~45_combout ),
	.datac(\ula1|Mux12~4_combout ),
	.datad(\ula1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ula1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux9~2 .lut_mask = 16'h8F85;
defparam \ula1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \ula1|ULAResult[5]~23 (
// Equation(s):
// \ula1|ULAResult[5]~23_combout  = (!\c1|ULAControl [2] & ((\c1|ULAControl [0] & ((\MuxULASrc|saida[5]~5_combout ) # (\r1|Mux10~combout ))) # (!\c1|ULAControl [0] & (\MuxULASrc|saida[5]~5_combout  & \r1|Mux10~combout ))))

	.dataa(\c1|ULAControl [0]),
	.datab(\MuxULASrc|saida[5]~5_combout ),
	.datac(\c1|ULAControl [2]),
	.datad(\r1|Mux10~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[5]~23 .lut_mask = 16'h0E08;
defparam \ula1|ULAResult[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \ula1|ULAResult[5]~26 (
// Equation(s):
// \ula1|ULAResult[5]~26_combout  = (\c1|ULAControl [0] & (!\MuxULASrc|saida[5]~5_combout  & (!\c1|ULAControl [2] & !\r1|Mux10~combout )))

	.dataa(\c1|ULAControl [0]),
	.datab(\MuxULASrc|saida[5]~5_combout ),
	.datac(\c1|ULAControl [2]),
	.datad(\r1|Mux10~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[5]~26 .lut_mask = 16'h0002;
defparam \ula1|ULAResult[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \ula1|Mux14~2 (
// Equation(s):
// \ula1|Mux14~2_combout  = (\ula1|Mux14~0_combout  & (((\ula1|Mux14~1_combout )))) # (!\ula1|Mux14~0_combout  & ((\ula1|Mux14~1_combout  & (\ula1|ShiftRight0~7_combout )) # (!\ula1|Mux14~1_combout  & ((\ula1|ShiftRight0~5_combout )))))

	.dataa(\ula1|ShiftRight0~7_combout ),
	.datab(\ula1|Mux14~0_combout ),
	.datac(\ula1|ShiftRight0~5_combout ),
	.datad(\ula1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~2 .lut_mask = 16'hEE30;
defparam \ula1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \ula1|Mux14~4 (
// Equation(s):
// \ula1|Mux14~4_combout  = (\ula1|ShiftLeft0~21_combout  & ((\ula1|ShiftLeft0~3_combout ) # ((\MuxULASrc|saida[2]~2_combout  & \ula1|ShiftLeft0~1_combout ))))

	.dataa(\ula1|ShiftLeft0~3_combout ),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(\ula1|ShiftLeft0~21_combout ),
	.datad(\ula1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~4 .lut_mask = 16'hE0A0;
defparam \ula1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \ula1|ShiftRight0~36 (
// Equation(s):
// \ula1|ShiftRight0~36_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[4]~4_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[3]~3_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[4]~4_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[3]~3_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~36 .lut_mask = 16'hCFC0;
defparam \ula1|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \ula1|Mux13~3 (
// Equation(s):
// \ula1|Mux13~3_combout  = (\MuxULASrc|saida[3]~3_combout  & ((\r1|Mux12~combout ) # (\c1|ULAControl [0]))) # (!\MuxULASrc|saida[3]~3_combout  & (\r1|Mux12~combout  & \c1|ULAControl [0]))

	.dataa(\MuxULASrc|saida[3]~3_combout ),
	.datab(\r1|Mux12~combout ),
	.datac(vcc),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13~3 .lut_mask = 16'hEE88;
defparam \ula1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \ula1|Mux13~4 (
// Equation(s):
// \ula1|Mux13~4_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|Mux13~3_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~6_combout ))))) # (!\c1|ULAControl [1] & (\ula1|Mux13~3_combout ))

	.dataa(\ula1|Mux13~3_combout ),
	.datab(\ula1|Add0~6_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13~4 .lut_mask = 16'h5ACA;
defparam \ula1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \ula1|Mux13~5 (
// Equation(s):
// \ula1|Mux13~5_combout  = (\ula1|Mux14~8_combout  & (((!\ula1|Mux15~0_combout  & \ula1|Add1~6_combout )))) # (!\ula1|Mux14~8_combout  & ((\ula1|Mux13~4_combout ) # ((\ula1|Mux15~0_combout ))))

	.dataa(\ula1|Mux13~4_combout ),
	.datab(\ula1|Mux14~8_combout ),
	.datac(\ula1|Mux15~0_combout ),
	.datad(\ula1|Add1~6_combout ),
	.cin(gnd),
	.combout(\ula1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13~5 .lut_mask = 16'h3E32;
defparam \ula1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \ula1|Mux15~1 (
// Equation(s):
// \ula1|Mux15~1_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [2] & (\ula1|Add1~2_combout )) # (!\c1|ULAControl [2] & ((\ula1|Add0~2_combout )))))

	.dataa(\ula1|Add1~2_combout ),
	.datab(\ula1|Add0~2_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\c1|ULAControl [2]),
	.cin(gnd),
	.combout(\ula1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~1 .lut_mask = 16'hA0C0;
defparam \ula1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \ula1|Mux15~2 (
// Equation(s):
// \ula1|Mux15~2_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [10] & (\c1|ULAControl [2] & (!\c1|ULAControl [1] & !\InstMem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\c1|ULAControl [2]),
	.datac(\c1|ULAControl [1]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~2 .lut_mask = 16'h0004;
defparam \ula1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \ula1|Mux15~3 (
// Equation(s):
// \ula1|Mux15~3_combout  = (\ula1|Mux15~1_combout ) # ((\ula1|ShiftLeft0~19_combout  & (\ula1|Mux15~2_combout  & !\MyLCD|LessThan22~0_combout )))

	.dataa(\ula1|ShiftLeft0~19_combout ),
	.datab(\ula1|Mux15~2_combout ),
	.datac(\ula1|Mux15~1_combout ),
	.datad(\MyLCD|LessThan22~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~3 .lut_mask = 16'hF0F8;
defparam \ula1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \ula1|ShiftRight0~38 (
// Equation(s):
// \ula1|ShiftRight0~38_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[2]~2_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// ((\MuxULASrc|saida[1]~1_combout )))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\MuxULASrc|saida[2]~2_combout ),
	.datad(\MuxULASrc|saida[1]~1_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~38 .lut_mask = 16'h5140;
defparam \ula1|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \ula1|ShiftRight0~39 (
// Equation(s):
// \ula1|ShiftRight0~39_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftRight0~38_combout ) # ((\ula1|ShiftRight0~36_combout  & \InstMem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\ula1|ShiftRight0~38_combout ),
	.datac(\ula1|ShiftRight0~36_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~39 .lut_mask = 16'h5444;
defparam \ula1|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \ula1|Mux8~4 (
// Equation(s):
// \ula1|Mux8~4_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [8] & !\InstMem|altsyncram_component|auto_generated|q_a [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ula1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux8~4 .lut_mask = 16'h000F;
defparam \ula1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \ula1|Mux7~0 (
// Equation(s):
// \ula1|Mux7~0_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [10] & (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (!\InstMem|altsyncram_component|auto_generated|q_a [8] & \ula1|ShiftLeft0~19_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\ula1|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\ula1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux7~0 .lut_mask = 16'h0100;
defparam \ula1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \ula1|ULAResult[10]~36 (
// Equation(s):
// \ula1|ULAResult[10]~36_combout  = (\c1|ULAControl [0] & ((\MuxULASrc|saida[10]~10_combout ) # (\r1|Mux5~combout ))) # (!\c1|ULAControl [0] & (\MuxULASrc|saida[10]~10_combout  & \r1|Mux5~combout ))

	.dataa(vcc),
	.datab(\c1|ULAControl [0]),
	.datac(\MuxULASrc|saida[10]~10_combout ),
	.datad(\r1|Mux5~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[10]~36 .lut_mask = 16'hFCC0;
defparam \ula1|ULAResult[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \ula1|Mux5~3 (
// Equation(s):
// \ula1|Mux5~3_combout  = (\ula1|Mux8~4_combout  & ((\ula1|ShiftLeft0~15_combout ) # ((\InstMem|altsyncram_component|auto_generated|q_a [7] & \ula1|ShiftLeft0~19_combout ))))

	.dataa(\ula1|Mux8~4_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftLeft0~15_combout ),
	.datad(\ula1|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\ula1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux5~3 .lut_mask = 16'hA8A0;
defparam \ula1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \ula1|ShiftLeft0~32 (
// Equation(s):
// \ula1|ShiftLeft0~32_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[11]~11_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[12]~12_combout ))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[11]~11_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~32 .lut_mask = 16'hFA0A;
defparam \ula1|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \ula1|ShiftLeft0~33 (
// Equation(s):
// \ula1|ShiftLeft0~33_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[12]~12_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[13]~13_combout )))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[13]~13_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~33 .lut_mask = 16'hAFA0;
defparam \ula1|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \ula1|Mux3~0 (
// Equation(s):
// \ula1|Mux3~0_combout  = (\ula1|Mux14~0_combout  & ((\ula1|ShiftLeft0~25_combout ) # ((\ula1|Mux14~1_combout )))) # (!\ula1|Mux14~0_combout  & (((!\ula1|Mux14~1_combout  & \ula1|ShiftLeft0~33_combout ))))

	.dataa(\ula1|ShiftLeft0~25_combout ),
	.datab(\ula1|Mux14~0_combout ),
	.datac(\ula1|Mux14~1_combout ),
	.datad(\ula1|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ula1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3~0 .lut_mask = 16'hCBC8;
defparam \ula1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \ula1|Mux3~1 (
// Equation(s):
// \ula1|Mux3~1_combout  = (\ula1|Mux3~0_combout  & (((\ula1|ShiftLeft0~20_combout )) # (!\ula1|Mux14~1_combout ))) # (!\ula1|Mux3~0_combout  & (\ula1|Mux14~1_combout  & ((\ula1|ShiftLeft0~30_combout ))))

	.dataa(\ula1|Mux3~0_combout ),
	.datab(\ula1|Mux14~1_combout ),
	.datac(\ula1|ShiftLeft0~20_combout ),
	.datad(\ula1|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ula1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3~1 .lut_mask = 16'hE6A2;
defparam \ula1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \ula1|Mux3~2 (
// Equation(s):
// \ula1|Mux3~2_combout  = (\ula1|Mux3~1_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ula1|Mux3~1_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ula1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3~2 .lut_mask = 16'h00F0;
defparam \ula1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \ula1|Mux3~3 (
// Equation(s):
// \ula1|Mux3~3_combout  = (\r1|Mux2~combout  & ((\c1|ULAControl [0]) # (\MuxULASrc|saida[13]~13_combout ))) # (!\r1|Mux2~combout  & (\c1|ULAControl [0] & \MuxULASrc|saida[13]~13_combout ))

	.dataa(\r1|Mux2~combout ),
	.datab(\c1|ULAControl [0]),
	.datac(vcc),
	.datad(\MuxULASrc|saida[13]~13_combout ),
	.cin(gnd),
	.combout(\ula1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3~3 .lut_mask = 16'hEE88;
defparam \ula1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \ula1|Mux1~0 (
// Equation(s):
// \ula1|Mux1~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8]) # ((!\InstMem|altsyncram_component|auto_generated|q_a [7] & \InstMem|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~0 .lut_mask = 16'hDDCC;
defparam \ula1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneii_lcell_comb \ula1|Mux1~1 (
// Equation(s):
// \ula1|Mux1~1_combout  = (\ula1|Mux1~0_combout  & (((\MyLCD|LessThan22~0_combout )))) # (!\ula1|Mux1~0_combout  & ((\MyLCD|LessThan22~0_combout  & ((\ula1|ShiftLeft0~33_combout ))) # (!\MyLCD|LessThan22~0_combout  & (\MuxULASrc|saida[15]~15_combout ))))

	.dataa(\MuxULASrc|saida[15]~15_combout ),
	.datab(\ula1|Mux1~0_combout ),
	.datac(\MyLCD|LessThan22~0_combout ),
	.datad(\ula1|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ula1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~1 .lut_mask = 16'hF2C2;
defparam \ula1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \ula1|Mux1~2 (
// Equation(s):
// \ula1|Mux1~2_combout  = (\ula1|Mux1~1_combout  & (((\ula1|ShiftLeft0~31_combout )) # (!\ula1|Mux1~0_combout ))) # (!\ula1|Mux1~1_combout  & (\ula1|Mux1~0_combout  & ((\MuxULASrc|saida[14]~14_combout ))))

	.dataa(\ula1|Mux1~1_combout ),
	.datab(\ula1|Mux1~0_combout ),
	.datac(\ula1|ShiftLeft0~31_combout ),
	.datad(\MuxULASrc|saida[14]~14_combout ),
	.cin(gnd),
	.combout(\ula1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~2 .lut_mask = 16'hE6A2;
defparam \ula1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \ula1|Mux2~0 (
// Equation(s):
// \ula1|Mux2~0_combout  = (\ula1|Mux1~0_combout  & (((\MyLCD|LessThan22~0_combout )))) # (!\ula1|Mux1~0_combout  & ((\MyLCD|LessThan22~0_combout  & ((\ula1|ShiftLeft0~32_combout ))) # (!\MyLCD|LessThan22~0_combout  & (\MuxULASrc|saida[14]~14_combout ))))

	.dataa(\ula1|Mux1~0_combout ),
	.datab(\MuxULASrc|saida[14]~14_combout ),
	.datac(\ula1|ShiftLeft0~32_combout ),
	.datad(\MyLCD|LessThan22~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux2~0 .lut_mask = 16'hFA44;
defparam \ula1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \ula1|Mux2~1 (
// Equation(s):
// \ula1|Mux2~1_combout  = (\ula1|Mux1~0_combout  & ((\ula1|Mux2~0_combout  & (\ula1|ShiftLeft0~28_combout )) # (!\ula1|Mux2~0_combout  & ((\MuxULASrc|saida[13]~13_combout ))))) # (!\ula1|Mux1~0_combout  & (((\ula1|Mux2~0_combout ))))

	.dataa(\ula1|Mux1~0_combout ),
	.datab(\ula1|ShiftLeft0~28_combout ),
	.datac(\ula1|Mux2~0_combout ),
	.datad(\MuxULASrc|saida[13]~13_combout ),
	.cin(gnd),
	.combout(\ula1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux2~1 .lut_mask = 16'hDAD0;
defparam \ula1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hB9A8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & (((\DataMem|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a18~portadataout )))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hEA62;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hE5E0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// ((!\DataMem|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & (((\DataMem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// \DataMem|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hB8CC;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # 
// ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\DataMem|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'hCCB8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & (\DataMem|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hF388;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12 .lut_mask = 16'hB9A8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \w_PCSrc~0 (
// Equation(s):
// \w_PCSrc~0_combout  = (\c1|Branch~combout  & (!\ula1|ULAResult[0]~10_combout  & (!\ula1|ULAResult [2] & !\ula1|ULAResult [3])))

	.dataa(\c1|Branch~combout ),
	.datab(\ula1|ULAResult[0]~10_combout ),
	.datac(\ula1|ULAResult [2]),
	.datad(\ula1|ULAResult [3]),
	.cin(gnd),
	.combout(\w_PCSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \w_PCSrc~0 .lut_mask = 16'h0002;
defparam \w_PCSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \w_PCSrc~1 (
// Equation(s):
// \w_PCSrc~1_combout  = (\w_PCSrc~0_combout  & (!\ula1|ULAResult[5]~27_combout  & !\ula1|ULAResult[7]~22_combout ))

	.dataa(vcc),
	.datab(\w_PCSrc~0_combout ),
	.datac(\ula1|ULAResult[5]~27_combout ),
	.datad(\ula1|ULAResult[7]~22_combout ),
	.cin(gnd),
	.combout(\w_PCSrc~1_combout ),
	.cout());
// synopsys translate_off
defparam \w_PCSrc~1 .lut_mask = 16'h000C;
defparam \w_PCSrc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (\DataMem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14 .lut_mask = 16'hDC98;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15 .lut_mask = 16'hDDA0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16 .lut_mask = 16'hBA98;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  = (\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & (((\DataMem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// \DataMem|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17 .lut_mask = 16'hB8CC;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22 .lut_mask = 16'hE3E0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout  = (\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  & (((\DataMem|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  & (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23 .lut_mask = 16'hE6A2;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (\DataMem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26 .lut_mask = 16'hD9C8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27 .lut_mask = 16'hAFC0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (((\DataMem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (\DataMem|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28 .lut_mask = 16'hE3E0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29 .lut_mask = 16'hE6C4;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2] (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2] = (\ula1|ULAResult [12] & (!\ula1|ULAResult [13] & (\saida|wren[0]~0_combout  & !\entrada|Equal0~5_combout )))

	.dataa(\ula1|ULAResult [12]),
	.datab(\ula1|ULAResult [13]),
	.datac(\saida|wren[0]~0_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2] .lut_mask = 16'h0020;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2] (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2] = (\saida|wren[0]~0_combout  & (\ula1|ULAResult [13] & (!\ula1|ULAResult [12] & !\entrada|Equal0~5_combout )))

	.dataa(\saida|wren[0]~0_combout ),
	.datab(\ula1|ULAResult [13]),
	.datac(\ula1|ULAResult [12]),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2] .lut_mask = 16'h0008;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2] (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2] = (!\ula1|ULAResult [12] & (!\ula1|ULAResult [13] & (\saida|wren[0]~0_combout  & !\entrada|Equal0~5_combout )))

	.dataa(\ula1|ULAResult [12]),
	.datab(\ula1|ULAResult [13]),
	.datac(\saida|wren[0]~0_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2] .lut_mask = 16'h0010;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2] (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2] = (\saida|wren[0]~0_combout  & (\ula1|ULAResult [13] & (\ula1|ULAResult [12] & !\entrada|Equal0~5_combout )))

	.dataa(\saida|wren[0]~0_combout ),
	.datab(\ula1|ULAResult [13]),
	.datac(\ula1|ULAResult [12]),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2] .lut_mask = 16'h0080;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N21
cycloneii_lcell_ff \MyLCD|u0|Cont[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|Cont [3]));

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \MyLCD|LessThan0~0 (
// Equation(s):
// \MyLCD|LessThan0~0_combout  = (\MyLCD|mDLY [3] & (\MyLCD|mDLY [4] & (\MyLCD|mDLY [1] & \MyLCD|mDLY [2])))

	.dataa(\MyLCD|mDLY [3]),
	.datab(\MyLCD|mDLY [4]),
	.datac(\MyLCD|mDLY [1]),
	.datad(\MyLCD|mDLY [2]),
	.cin(gnd),
	.combout(\MyLCD|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan0~0 .lut_mask = 16'h8000;
defparam \MyLCD|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \MyLCD|LessThan4~0 (
// Equation(s):
// \MyLCD|LessThan4~0_combout  = (\r1|r1 [7] & ((\r1|r1 [6]) # (\r1|r1 [5])))

	.dataa(\r1|r1 [6]),
	.datab(vcc),
	.datac(\r1|r1 [7]),
	.datad(\r1|r1 [5]),
	.cin(gnd),
	.combout(\MyLCD|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan4~0 .lut_mask = 16'hF0A0;
defparam \MyLCD|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneii_lcell_comb \MyLCD|Mux6~0 (
// Equation(s):
// \MyLCD|Mux6~0_combout  = (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|LUT_INDEX [0] & (\MyLCD|Add5~0_combout )) # (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add4~0_combout )))))

	.dataa(\MyLCD|Add5~0_combout ),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|Add4~0_combout ),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~0 .lut_mask = 16'h2230;
defparam \MyLCD|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneii_lcell_comb \MyLCD|Mux6~1 (
// Equation(s):
// \MyLCD|Mux6~1_combout  = (\MyLCD|Mux6~0_combout ) # ((\MyLCD|LUT_INDEX [0] & (\MyLCD|LUT_INDEX [1] & \MyLCD|Add6~0_combout )))

	.dataa(\MyLCD|Mux6~0_combout ),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|Add6~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~1 .lut_mask = 16'hEAAA;
defparam \MyLCD|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneii_lcell_comb \MyLCD|Mux6~2 (
// Equation(s):
// \MyLCD|Mux6~2_combout  = (\MyLCD|LUT_INDEX [0] & (((!\MyLCD|LUT_INDEX [1] & \MyLCD|Add2~0_combout )))) # (!\MyLCD|LUT_INDEX [0] & (\MyLCD|Add3~0_combout  & (\MyLCD|LUT_INDEX [1])))

	.dataa(\MyLCD|Add3~0_combout ),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|Add2~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~2 .lut_mask = 16'h2C20;
defparam \MyLCD|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \MyLCD|LessThan20~0 (
// Equation(s):
// \MyLCD|LessThan20~0_combout  = (\r1|r4 [3] & ((\r1|r4 [2]) # (\r1|r4 [1])))

	.dataa(vcc),
	.datab(\r1|r4 [2]),
	.datac(\r1|r4 [3]),
	.datad(\r1|r4 [1]),
	.cin(gnd),
	.combout(\MyLCD|LessThan20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan20~0 .lut_mask = 16'hF0C0;
defparam \MyLCD|LessThan20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \MyLCD|LessThan14~0 (
// Equation(s):
// \MyLCD|LessThan14~0_combout  = (\r1|r3 [11] & ((\r1|r3 [10]) # (\r1|r3 [9])))

	.dataa(\r1|r3 [10]),
	.datab(\r1|r3 [11]),
	.datac(vcc),
	.datad(\r1|r3 [9]),
	.cin(gnd),
	.combout(\MyLCD|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan14~0 .lut_mask = 16'hCC88;
defparam \MyLCD|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \MyLCD|Mux6~12 (
// Equation(s):
// \MyLCD|Mux6~12_combout  = (\MyLCD|LUT_INDEX [1] & ((\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add14~0_combout ))) # (!\MyLCD|LUT_INDEX [0] & (\MyLCD|Add13~0_combout ))))

	.dataa(\MyLCD|Add13~0_combout ),
	.datab(\MyLCD|Add14~0_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~12 .lut_mask = 16'hCA00;
defparam \MyLCD|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \MyLCD|LessThan16~0 (
// Equation(s):
// \MyLCD|LessThan16~0_combout  = (\r1|r3 [3] & ((\r1|r3 [1]) # (\r1|r3 [2])))

	.dataa(\r1|r3 [3]),
	.datab(vcc),
	.datac(\r1|r3 [1]),
	.datad(\r1|r3 [2]),
	.cin(gnd),
	.combout(\MyLCD|LessThan16~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan16~0 .lut_mask = 16'hAAA0;
defparam \MyLCD|LessThan16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \MyLCD|Mux6~13 (
// Equation(s):
// \MyLCD|Mux6~13_combout  = (\MyLCD|LUT_INDEX [1] & (((!\MyLCD|LUT_INDEX [0] & \MyLCD|Add16~0_combout )))) # (!\MyLCD|LUT_INDEX [1] & (\MyLCD|Add15~0_combout  & (\MyLCD|LUT_INDEX [0])))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|Add15~0_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Add16~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~13 .lut_mask = 16'h4A40;
defparam \MyLCD|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \MyLCD|LessThan11~0 (
// Equation(s):
// \MyLCD|LessThan11~0_combout  = (\pc1|PC [3] & ((\pc1|PC [1]) # (\pc1|PC [2])))

	.dataa(\pc1|PC [3]),
	.datab(vcc),
	.datac(\pc1|PC [1]),
	.datad(\pc1|PC [2]),
	.cin(gnd),
	.combout(\MyLCD|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan11~0 .lut_mask = 16'hAAA0;
defparam \MyLCD|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \MyLCD|LessThan10~0 (
// Equation(s):
// \MyLCD|LessThan10~0_combout  = (\pc1|PC [7] & ((\pc1|PC [5]) # (\pc1|PC [6])))

	.dataa(\pc1|PC [7]),
	.datab(\pc1|PC [5]),
	.datac(vcc),
	.datad(\pc1|PC [6]),
	.cin(gnd),
	.combout(\MyLCD|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan10~0 .lut_mask = 16'hAA88;
defparam \MyLCD|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \MyLCD|Mux6~14 (
// Equation(s):
// \MyLCD|Mux6~14_combout  = (\MyLCD|LUT_INDEX [1] & (((!\MyLCD|LUT_INDEX [0] & \MyLCD|Add11~0_combout )))) # (!\MyLCD|LUT_INDEX [1] & (\MyLCD|Add10~0_combout  & (\MyLCD|LUT_INDEX [0])))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|Add10~0_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Add11~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~14 .lut_mask = 16'h4A40;
defparam \MyLCD|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \MyLCD|Mux6~15 (
// Equation(s):
// \MyLCD|Mux6~15_combout  = (\MyLCD|LUT_INDEX [3] & (((\MyLCD|LUT_INDEX [2]) # (\MyLCD|Mux6~13_combout )))) # (!\MyLCD|LUT_INDEX [3] & (\MyLCD|Mux6~14_combout  & (!\MyLCD|LUT_INDEX [2])))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(\MyLCD|Mux6~14_combout ),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux6~13_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~15 .lut_mask = 16'hAEA4;
defparam \MyLCD|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \MyLCD|LessThan18~0 (
// Equation(s):
// \MyLCD|LessThan18~0_combout  = (\r1|r4 [11] & ((\r1|r4 [9]) # (\r1|r4 [10])))

	.dataa(vcc),
	.datab(\r1|r4 [9]),
	.datac(\r1|r4 [10]),
	.datad(\r1|r4 [11]),
	.cin(gnd),
	.combout(\MyLCD|LessThan18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan18~0 .lut_mask = 16'hFC00;
defparam \MyLCD|LessThan18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \MyLCD|Mux6~16 (
// Equation(s):
// \MyLCD|Mux6~16_combout  = (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|LUT_INDEX [0] & (\MyLCD|Add18~0_combout )) # (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add17~0_combout )))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|Add18~0_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Add17~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~16 .lut_mask = 16'h4540;
defparam \MyLCD|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \MyLCD|Mux6~17 (
// Equation(s):
// \MyLCD|Mux6~17_combout  = (\MyLCD|Mux6~16_combout ) # ((\MyLCD|Add19~0_combout  & (\MyLCD|LUT_INDEX [0] & \MyLCD|LUT_INDEX [1])))

	.dataa(\MyLCD|Add19~0_combout ),
	.datab(\MyLCD|Mux6~16_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~17 .lut_mask = 16'hECCC;
defparam \MyLCD|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \MyLCD|Mux6~18 (
// Equation(s):
// \MyLCD|Mux6~18_combout  = (\MyLCD|Mux6~15_combout  & ((\MyLCD|Mux6~17_combout ) # ((!\MyLCD|LUT_INDEX [2])))) # (!\MyLCD|Mux6~15_combout  & (((\MyLCD|LUT_INDEX [2] & \MyLCD|Mux6~12_combout ))))

	.dataa(\MyLCD|Mux6~17_combout ),
	.datab(\MyLCD|Mux6~15_combout ),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux6~12_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~18 .lut_mask = 16'hBC8C;
defparam \MyLCD|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \MyLCD|Mux5~4 (
// Equation(s):
// \MyLCD|Mux5~4_combout  = (\MyLCD|LUT_INDEX [2] & ((\MyLCD|Add13~2_combout ) # ((\MyLCD|mLCD_DATA[6]~6_combout )))) # (!\MyLCD|LUT_INDEX [2] & (((\MyLCD|Add10~2_combout  & !\MyLCD|mLCD_DATA[6]~6_combout ))))

	.dataa(\MyLCD|Add13~2_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|Add10~2_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~4 .lut_mask = 16'hCCB8;
defparam \MyLCD|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \MyLCD|Mux5~5 (
// Equation(s):
// \MyLCD|Mux5~5_combout  = (\MyLCD|mLCD_DATA[6]~6_combout  & ((\MyLCD|Mux5~4_combout  & ((\MyLCD|Add14~2_combout ))) # (!\MyLCD|Mux5~4_combout  & (\MyLCD|Add11~2_combout )))) # (!\MyLCD|mLCD_DATA[6]~6_combout  & (\MyLCD|Mux5~4_combout ))

	.dataa(\MyLCD|mLCD_DATA[6]~6_combout ),
	.datab(\MyLCD|Mux5~4_combout ),
	.datac(\MyLCD|Add11~2_combout ),
	.datad(\MyLCD|Add14~2_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~5 .lut_mask = 16'hEC64;
defparam \MyLCD|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \MyLCD|Mux5~6 (
// Equation(s):
// \MyLCD|Mux5~6_combout  = (\MyLCD|Mux6~20_combout  & (((\MyLCD|Add17~2_combout ) # (\MyLCD|mLCD_DATA[6]~8_combout )))) # (!\MyLCD|Mux6~20_combout  & (\MyLCD|Add15~2_combout  & ((!\MyLCD|mLCD_DATA[6]~8_combout ))))

	.dataa(\MyLCD|Add15~2_combout ),
	.datab(\MyLCD|Mux6~20_combout ),
	.datac(\MyLCD|Add17~2_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~6 .lut_mask = 16'hCCE2;
defparam \MyLCD|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \MyLCD|Mux5~7 (
// Equation(s):
// \MyLCD|Mux5~7_combout  = (\MyLCD|mLCD_DATA[6]~8_combout  & ((\MyLCD|Mux5~6_combout  & (\MyLCD|Add18~2_combout )) # (!\MyLCD|Mux5~6_combout  & ((\MyLCD|Add16~2_combout ))))) # (!\MyLCD|mLCD_DATA[6]~8_combout  & (((\MyLCD|Mux5~6_combout ))))

	.dataa(\MyLCD|Add18~2_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~8_combout ),
	.datac(\MyLCD|Add16~2_combout ),
	.datad(\MyLCD|Mux5~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~7 .lut_mask = 16'hBBC0;
defparam \MyLCD|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \MyLCD|Mux5~8 (
// Equation(s):
// \MyLCD|Mux5~8_combout  = (\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add6~2_combout ) # (!\MyLCD|LUT_INDEX [3])))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|Add6~2_combout ),
	.datad(\MyLCD|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\MyLCD|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~8 .lut_mask = 16'hC0CC;
defparam \MyLCD|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneii_lcell_comb \MyLCD|Mux5~9 (
// Equation(s):
// \MyLCD|Mux5~9_combout  = (\MyLCD|mLCD_DATA[6]~10_combout  & (((\MyLCD|mLCD_DATA[6]~11_combout )))) # (!\MyLCD|mLCD_DATA[6]~10_combout  & ((\MyLCD|mLCD_DATA[6]~11_combout  & ((\MyLCD|Add5~2_combout ))) # (!\MyLCD|mLCD_DATA[6]~11_combout  & 
// (\MyLCD|Add4~2_combout ))))

	.dataa(\MyLCD|Add4~2_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~11_combout ),
	.datad(\MyLCD|Add5~2_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~9 .lut_mask = 16'hF2C2;
defparam \MyLCD|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \MyLCD|Mux5~10 (
// Equation(s):
// \MyLCD|Mux5~10_combout  = (\MyLCD|mLCD_DATA[6]~13_combout  & ((\MyLCD|mLCD_DATA[6]~12_combout ) # ((\MyLCD|Add7~2_combout )))) # (!\MyLCD|mLCD_DATA[6]~13_combout  & (!\MyLCD|mLCD_DATA[6]~12_combout  & (\MyLCD|Add3~2_combout )))

	.dataa(\MyLCD|mLCD_DATA[6]~13_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~12_combout ),
	.datac(\MyLCD|Add3~2_combout ),
	.datad(\MyLCD|Add7~2_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~10 .lut_mask = 16'hBA98;
defparam \MyLCD|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \MyLCD|Mux5~11 (
// Equation(s):
// \MyLCD|Mux5~11_combout  = (\MyLCD|mLCD_DATA[6]~12_combout  & ((\MyLCD|Mux5~10_combout  & ((\MyLCD|Add8~2_combout ))) # (!\MyLCD|Mux5~10_combout  & (\MyLCD|Add2~2_combout )))) # (!\MyLCD|mLCD_DATA[6]~12_combout  & (((\MyLCD|Mux5~10_combout ))))

	.dataa(\MyLCD|Add2~2_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~12_combout ),
	.datac(\MyLCD|Add8~2_combout ),
	.datad(\MyLCD|Mux5~10_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~11 .lut_mask = 16'hF388;
defparam \MyLCD|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \MyLCD|Mux5~12 (
// Equation(s):
// \MyLCD|Mux5~12_combout  = (\MyLCD|Mux5~9_combout  & (((\MyLCD|Mux5~11_combout ) # (!\MyLCD|mLCD_DATA[6]~10_combout )))) # (!\MyLCD|Mux5~9_combout  & (\MyLCD|Mux5~8_combout  & (\MyLCD|mLCD_DATA[6]~10_combout )))

	.dataa(\MyLCD|Mux5~9_combout ),
	.datab(\MyLCD|Mux5~8_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datad(\MyLCD|Mux5~11_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~12 .lut_mask = 16'hEA4A;
defparam \MyLCD|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \MyLCD|Mux5~13 (
// Equation(s):
// \MyLCD|Mux5~13_combout  = (\MyLCD|mLCD_DATA[6]~9_combout  & ((\MyLCD|mLCD_DATA[6]~7_combout ) # ((\MyLCD|Mux5~7_combout )))) # (!\MyLCD|mLCD_DATA[6]~9_combout  & (!\MyLCD|mLCD_DATA[6]~7_combout  & ((\MyLCD|Mux5~19_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~9_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datac(\MyLCD|Mux5~7_combout ),
	.datad(\MyLCD|Mux5~19_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~13 .lut_mask = 16'hB9A8;
defparam \MyLCD|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \MyLCD|Mux5~14 (
// Equation(s):
// \MyLCD|Mux5~14_combout  = (\MyLCD|mLCD_DATA[6]~7_combout  & ((\MyLCD|Mux5~13_combout  & (\MyLCD|Add19~2_combout )) # (!\MyLCD|Mux5~13_combout  & ((\MyLCD|Mux5~18_combout ))))) # (!\MyLCD|mLCD_DATA[6]~7_combout  & (((\MyLCD|Mux5~13_combout ))))

	.dataa(\MyLCD|Add19~2_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datac(\MyLCD|Mux5~18_combout ),
	.datad(\MyLCD|Mux5~13_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~14 .lut_mask = 16'hBBC0;
defparam \MyLCD|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \MyLCD|Mux5~15 (
// Equation(s):
// \MyLCD|Mux5~15_combout  = (\MyLCD|mLCD_DATA[6]~5_combout  & (((\MyLCD|mLCD_DATA[6]~4_combout )))) # (!\MyLCD|mLCD_DATA[6]~5_combout  & ((\MyLCD|mLCD_DATA[6]~4_combout  & ((\MyLCD|Mux5~14_combout ))) # (!\MyLCD|mLCD_DATA[6]~4_combout  & 
// (\MyLCD|Add20~2_combout ))))

	.dataa(\MyLCD|Add20~2_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~5_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datad(\MyLCD|Mux5~14_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~15 .lut_mask = 16'hF2C2;
defparam \MyLCD|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~14 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~14_combout  = (\MyLCD|LUT_INDEX [3] & \MyLCD|LUT_INDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~14 .lut_mask = 16'hF000;
defparam \MyLCD|mLCD_DATA[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~16 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~16_combout  = (\MyLCD|LUT_INDEX [3]) # ((\MyLCD|LUT_INDEX [4]) # (\MyLCD|LUT_INDEX [1]))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [4]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~16 .lut_mask = 16'hFFFA;
defparam \MyLCD|mLCD_DATA[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~17 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~17_combout  = (\MyLCD|mLCD_DATA[6]~5_combout  & (((\MyLCD|mLCD_DATA[6]~4_combout  & \MyLCD|mLCD_DATA[6]~16_combout )) # (!\MyLCD|LUT_INDEX [0])))

	.dataa(\MyLCD|mLCD_DATA[6]~5_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~16_combout ),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~17 .lut_mask = 16'h80AA;
defparam \MyLCD|mLCD_DATA[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \MyLCD|Mux4~14 (
// Equation(s):
// \MyLCD|Mux4~14_combout  = (\MyLCD|mLCD_DATA[6]~5_combout  & ((\MyLCD|Add22~4_combout ) # ((\MyLCD|mLCD_DATA[6]~4_combout )))) # (!\MyLCD|mLCD_DATA[6]~5_combout  & (((!\MyLCD|mLCD_DATA[6]~4_combout  & \MyLCD|Add20~4_combout ))))

	.dataa(\MyLCD|Add22~4_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~5_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datad(\MyLCD|Add20~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~14 .lut_mask = 16'hCBC8;
defparam \MyLCD|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \MyLCD|Mux3~6 (
// Equation(s):
// \MyLCD|Mux3~6_combout  = (\MyLCD|LUT_INDEX [2] & (((\MyLCD|Add13~6_combout ) # (\MyLCD|mLCD_DATA[6]~6_combout )))) # (!\MyLCD|LUT_INDEX [2] & (\MyLCD|Add10~6_combout  & ((!\MyLCD|mLCD_DATA[6]~6_combout ))))

	.dataa(\MyLCD|Add10~6_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|Add13~6_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~6 .lut_mask = 16'hCCE2;
defparam \MyLCD|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \MyLCD|Mux3~7 (
// Equation(s):
// \MyLCD|Mux3~7_combout  = (\MyLCD|Mux3~6_combout  & ((\MyLCD|Add14~6_combout ) # ((!\MyLCD|mLCD_DATA[6]~6_combout )))) # (!\MyLCD|Mux3~6_combout  & (((\MyLCD|Add11~6_combout  & \MyLCD|mLCD_DATA[6]~6_combout ))))

	.dataa(\MyLCD|Add14~6_combout ),
	.datab(\MyLCD|Mux3~6_combout ),
	.datac(\MyLCD|Add11~6_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~7 .lut_mask = 16'hB8CC;
defparam \MyLCD|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \MyLCD|Mux3~8 (
// Equation(s):
// \MyLCD|Mux3~8_combout  = (\MyLCD|LUT_INDEX [3] & (\MyLCD|LUT_INDEX [0] & \MyLCD|Add6~6_combout ))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Add6~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~8 .lut_mask = 16'hC000;
defparam \MyLCD|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \MyLCD|Mux6~21 (
// Equation(s):
// \MyLCD|Mux6~21_combout  = (!\MyLCD|LUT_INDEX [1] & \MyLCD|LUT_INDEX [0])

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~21_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~21 .lut_mask = 16'h5500;
defparam \MyLCD|Mux6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \MyLCD|Mux2~10 (
// Equation(s):
// \MyLCD|Mux2~10_combout  = \MyLCD|LUT_INDEX [3] $ (\MyLCD|LUT_INDEX [1])

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~10 .lut_mask = 16'h55AA;
defparam \MyLCD|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \MyLCD|Mux2~13 (
// Equation(s):
// \MyLCD|Mux2~13_combout  = (\MyLCD|mLCD_DATA[6]~14_combout  & ((\MyLCD|LUT_INDEX [1] & (!\MyLCD|Add6~8_combout )) # (!\MyLCD|LUT_INDEX [1] & ((!\MyLCD|Add5~8_combout )))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|Add6~8_combout ),
	.datac(\MyLCD|Add5~8_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~14_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~13 .lut_mask = 16'h2700;
defparam \MyLCD|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \MyLCD|Mux2~16 (
// Equation(s):
// \MyLCD|Mux2~16_combout  = (\MyLCD|LUT_INDEX [3] & ((\MyLCD|LUT_INDEX [1] & (!\MyLCD|Add19~8_combout )) # (!\MyLCD|LUT_INDEX [1] & ((!\MyLCD|Add18~8_combout )))))

	.dataa(\MyLCD|Add19~8_combout ),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|Add18~8_combout ),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~16 .lut_mask = 16'h440C;
defparam \MyLCD|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneii_lcell_comb \MyLCD|Mux2~22 (
// Equation(s):
// \MyLCD|Mux2~22_combout  = (\MyLCD|Mux2~5_combout ) # (\MyLCD|LUT_INDEX [1] $ (!\MyLCD|LUT_INDEX [0]))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Mux2~5_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~22 .lut_mask = 16'hFFC3;
defparam \MyLCD|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \MyLCD|Mux2~23 (
// Equation(s):
// \MyLCD|Mux2~23_combout  = (\MyLCD|Mux2~9_combout ) # ((\MyLCD|LUT_INDEX [0] & ((\MyLCD|Mux2~10_combout ) # (!\MyLCD|Mux2~11_combout ))))

	.dataa(\MyLCD|Mux2~10_combout ),
	.datab(\MyLCD|Mux2~11_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Mux2~9_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~23 .lut_mask = 16'hFFB0;
defparam \MyLCD|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \MyLCD|Mux2~24 (
// Equation(s):
// \MyLCD|Mux2~24_combout  = (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|LUT_INDEX [1] & (\MyLCD|LUT_INDEX [3])) # (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|Add4~8_combout ) # (!\MyLCD|LUT_INDEX [3])))))

	.dataa(\MyLCD|LUT_INDEX [0]),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|Add4~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~24 .lut_mask = 16'h5141;
defparam \MyLCD|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \MyLCD|Mux2~25 (
// Equation(s):
// \MyLCD|Mux2~25_combout  = (\MyLCD|Mux2~24_combout ) # (\MyLCD|Mux2~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|Mux2~24_combout ),
	.datad(\MyLCD|Mux2~13_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~25_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~25 .lut_mask = 16'hFFF0;
defparam \MyLCD|Mux2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \MyLCD|Mux1~2 (
// Equation(s):
// \MyLCD|Mux1~2_combout  = (\MyLCD|LUT_INDEX [4] & (((\MyLCD|LUT_INDEX [2])))) # (!\MyLCD|LUT_INDEX [4] & ((\MyLCD|LUT_INDEX [2] & ((\MyLCD|Mux2~23_combout ))) # (!\MyLCD|LUT_INDEX [2] & (\MyLCD|Mux2~25_combout ))))

	.dataa(\MyLCD|LUT_INDEX [4]),
	.datab(\MyLCD|Mux2~25_combout ),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux2~23_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux1~2 .lut_mask = 16'hF4A4;
defparam \MyLCD|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \MyLCD|Mux2~26 (
// Equation(s):
// \MyLCD|Mux2~26_combout  = (\MyLCD|Mux2~17_combout ) # ((!\MyLCD|LUT_INDEX [0] & \MyLCD|Mux2~27_combout ))

	.dataa(vcc),
	.datab(\MyLCD|Mux2~17_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Mux2~27_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~26_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~26 .lut_mask = 16'hCFCC;
defparam \MyLCD|Mux2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \MyLCD|Mux1~3 (
// Equation(s):
// \MyLCD|Mux1~3_combout  = (\MyLCD|LUT_INDEX [4] & ((\MyLCD|Mux1~2_combout  & ((\MyLCD|Mux2~26_combout ))) # (!\MyLCD|Mux1~2_combout  & (\MyLCD|Mux2~22_combout )))) # (!\MyLCD|LUT_INDEX [4] & (((\MyLCD|Mux1~2_combout ))))

	.dataa(\MyLCD|LUT_INDEX [4]),
	.datab(\MyLCD|Mux2~22_combout ),
	.datac(\MyLCD|Mux1~2_combout ),
	.datad(\MyLCD|Mux2~26_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux1~3 .lut_mask = 16'hF858;
defparam \MyLCD|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneii_lcell_comb \MyLCD|Mux0~6 (
// Equation(s):
// \MyLCD|Mux0~6_combout  = (\MyLCD|mLCD_DATA[6]~10_combout  & (((\MyLCD|mLCD_DATA[6]~11_combout )))) # (!\MyLCD|mLCD_DATA[6]~10_combout  & ((\MyLCD|mLCD_DATA[6]~11_combout  & (\MyLCD|Add5~8_combout )) # (!\MyLCD|mLCD_DATA[6]~11_combout  & 
// ((!\MyLCD|Add4~8_combout )))))

	.dataa(\MyLCD|Add5~8_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~11_combout ),
	.datad(\MyLCD|Add4~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~6 .lut_mask = 16'hE0E3;
defparam \MyLCD|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \MyLCD|Mux0~13 (
// Equation(s):
// \MyLCD|Mux0~13_combout  = (\MyLCD|mLCD_DATA[6]~4_combout  & (((\MyLCD|mLCD_DATA[6]~5_combout )))) # (!\MyLCD|mLCD_DATA[6]~4_combout  & ((\MyLCD|mLCD_DATA[6]~5_combout  & ((!\MyLCD|Add22~8_combout ))) # (!\MyLCD|mLCD_DATA[6]~5_combout  & 
// (!\MyLCD|Add20~8_combout ))))

	.dataa(\MyLCD|Add20~8_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datac(\MyLCD|Add22~8_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~5_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~13 .lut_mask = 16'hCF11;
defparam \MyLCD|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \MyLCD|u0|Selector5~1 (
// Equation(s):
// \MyLCD|u0|Selector5~1_combout  = (\MyLCD|u0|Add0~6_combout  & ((\MyLCD|u0|Selector2~1_combout ) # ((\MyLCD|u0|Cont [3] & \MyLCD|u0|Selector5~0_combout )))) # (!\MyLCD|u0|Add0~6_combout  & (((\MyLCD|u0|Cont [3] & \MyLCD|u0|Selector5~0_combout ))))

	.dataa(\MyLCD|u0|Add0~6_combout ),
	.datab(\MyLCD|u0|Selector2~1_combout ),
	.datac(\MyLCD|u0|Cont [3]),
	.datad(\MyLCD|u0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector5~1 .lut_mask = 16'hF888;
defparam \MyLCD|u0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \MyLCD|u0|oDone~0 (
// Equation(s):
// \MyLCD|u0|oDone~0_combout  = (\MyLCD|u0|oDone~regout  & ((\MyLCD|u0|preStart~regout ) # (!\MyLCD|mLCD_Start~regout )))

	.dataa(vcc),
	.datab(\MyLCD|u0|preStart~regout ),
	.datac(\MyLCD|mLCD_Start~regout ),
	.datad(\MyLCD|u0|oDone~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|oDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|oDone~0 .lut_mask = 16'hCF00;
defparam \MyLCD|u0|oDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \ula1|Mux12~7 (
// Equation(s):
// \ula1|Mux12~7_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [9] & (!\InstMem|altsyncram_component|auto_generated|q_a [10] & \ula1|ShiftLeft0~10_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ula1|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux12~7 .lut_mask = 16'h0300;
defparam \ula1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \ula1|ShiftRight0~45 (
// Equation(s):
// \ula1|ShiftRight0~45_combout  = (\MuxULASrc|saida[15]~15_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (!\InstMem|altsyncram_component|auto_generated|q_a [8] & !\InstMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\MuxULASrc|saida[15]~15_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~45 .lut_mask = 16'h0002;
defparam \ula1|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \ula1|Mux9~4 (
// Equation(s):
// \ula1|Mux9~4_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [9] & (!\InstMem|altsyncram_component|auto_generated|q_a [10] & \ula1|ShiftLeft0~16_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ula1|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ula1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux9~4 .lut_mask = 16'h0500;
defparam \ula1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \ula1|Mux8~7 (
// Equation(s):
// \ula1|Mux8~7_combout  = (\ula1|Mux8~4_combout  & (\MuxULASrc|saida[0]~0_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [7] & !\InstMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\ula1|Mux8~4_combout ),
	.datab(\MuxULASrc|saida[0]~0_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux8~7 .lut_mask = 16'h0008;
defparam \ula1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \MyLCD|Mux5~18 (
// Equation(s):
// \MyLCD|Mux5~18_combout  = (\MyLCD|Mux5~5_combout  & ((\MyLCD|LUT_INDEX [1]) # (!\MyLCD|LUT_INDEX [2])))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|Mux5~5_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~18 .lut_mask = 16'hF300;
defparam \MyLCD|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \MyLCD|Mux5~19 (
// Equation(s):
// \MyLCD|Mux5~19_combout  = (\MyLCD|Mux5~12_combout  & ((\MyLCD|LUT_INDEX [2]) # ((\MyLCD|LUT_INDEX [1]) # (\MyLCD|LUT_INDEX [3]))))

	.dataa(\MyLCD|Mux5~12_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\MyLCD|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~19 .lut_mask = 16'hAAA8;
defparam \MyLCD|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \MyLCD|Mux3~18 (
// Equation(s):
// \MyLCD|Mux3~18_combout  = (\MyLCD|Mux3~7_combout  & ((\MyLCD|LUT_INDEX [1]) # (!\MyLCD|LUT_INDEX [2])))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux3~7_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~18 .lut_mask = 16'hAF00;
defparam \MyLCD|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \MyLCD|Mux2~27 (
// Equation(s):
// \MyLCD|Mux2~27_combout  = (\MyLCD|LUT_INDEX [3] & (((\MyLCD|Add17~8_combout ) # (\MyLCD|LUT_INDEX [1])))) # (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|Add13~8_combout ) # ((!\MyLCD|LUT_INDEX [1]))))

	.dataa(\MyLCD|Add13~8_combout ),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|Add17~8_combout ),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux2~27_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~27 .lut_mask = 16'hEEF3;
defparam \MyLCD|Mux2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \r1|Mux25~0 (
// Equation(s):
// \r1|Mux25~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\InstMem|altsyncram_component|auto_generated|q_a [16])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [16] & (\r1|r5 [6])) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r4 [6])))))

	.dataa(\r1|r5 [6]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r4 [6]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux25~0 .lut_mask = 16'hEE30;
defparam \r1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \r1|Mux25~1 (
// Equation(s):
// \r1|Mux25~1_combout  = (\r1|Mux25~0_combout  & ((\r1|r7 [6]) # ((!\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\r1|Mux25~0_combout  & (((\r1|r6 [6] & \InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\r1|r7 [6]),
	.datab(\r1|Mux25~0_combout ),
	.datac(\r1|r6 [6]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux25~1 .lut_mask = 16'hB8CC;
defparam \r1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \r1|Mux16~0 (
// Equation(s):
// \r1|Mux16~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r5 [15]) # ((\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & 
// (((!\InstMem|altsyncram_component|auto_generated|q_a [17] & \r1|r4 [15]))))

	.dataa(\r1|r5 [15]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\r1|r4 [15]),
	.cin(gnd),
	.combout(\r1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux16~0 .lut_mask = 16'hCBC8;
defparam \r1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \r1|Mux16~1 (
// Equation(s):
// \r1|Mux16~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux16~0_combout  & (\r1|r7 [15])) # (!\r1|Mux16~0_combout  & ((\r1|r6 [15]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux16~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r7 [15]),
	.datac(\r1|Mux16~0_combout ),
	.datad(\r1|r6 [15]),
	.cin(gnd),
	.combout(\r1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux16~1 .lut_mask = 16'hDAD0;
defparam \r1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \r1|Mux2~0 (
// Equation(s):
// \r1|Mux2~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] 
// & ((\r1|r5 [13]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [13]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r4 [13]),
	.datac(\r1|r5 [13]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux2~0 .lut_mask = 16'hFA44;
defparam \r1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \r1|Mux2~1 (
// Equation(s):
// \r1|Mux2~1_combout  = (\r1|Mux2~0_combout  & (((\r1|r7 [13]) # (!\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\r1|Mux2~0_combout  & (\r1|r6 [13] & ((\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r6 [13]),
	.datab(\r1|Mux2~0_combout ),
	.datac(\r1|r7 [13]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux2~1 .lut_mask = 16'hE2CC;
defparam \r1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \r1|Mux6~0 (
// Equation(s):
// \r1|Mux6~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [21] & (((\r1|r5 [9]) # (\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [9] & 
// ((!\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r4 [9]),
	.datab(\r1|r5 [9]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux6~0 .lut_mask = 16'hF0CA;
defparam \r1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \r1|Mux8~0 (
// Equation(s):
// \r1|Mux8~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [21] & (((\r1|r5 [7]) # (\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [7] & 
// ((!\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r4 [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\r1|r5 [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux8~0 .lut_mask = 16'hCCE2;
defparam \r1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \r1|Mux8~1 (
// Equation(s):
// \r1|Mux8~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux8~0_combout  & (\r1|r7 [7])) # (!\r1|Mux8~0_combout  & ((\r1|r6 [7]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux8~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r7 [7]),
	.datac(\r1|r6 [7]),
	.datad(\r1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux8~1 .lut_mask = 16'hDDA0;
defparam \r1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \r1|Mux12~0 (
// Equation(s):
// \r1|Mux12~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [21] & (\r1|r5 [3])) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r4 [3])))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r5 [3]),
	.datac(\r1|r4 [3]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux12~0 .lut_mask = 16'hEE50;
defparam \r1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \r1|Mux12~1 (
// Equation(s):
// \r1|Mux12~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux12~0_combout  & ((\r1|r7 [3]))) # (!\r1|Mux12~0_combout  & (\r1|r6 [3])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (\r1|Mux12~0_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|Mux12~0_combout ),
	.datac(\r1|r6 [3]),
	.datad(\r1|r7 [3]),
	.cin(gnd),
	.combout(\r1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux12~1 .lut_mask = 16'hEC64;
defparam \r1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \r1|Mux13~0 (
// Equation(s):
// \r1|Mux13~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [21] & ((\r1|r5 [2]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [2]))))

	.dataa(\r1|r4 [2]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\r1|r5 [2]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux13~0 .lut_mask = 16'hFC22;
defparam \r1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \r1|Mux13~1 (
// Equation(s):
// \r1|Mux13~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux13~0_combout  & (\r1|r7 [2])) # (!\r1|Mux13~0_combout  & ((\r1|r6 [2]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux13~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r7 [2]),
	.datac(\r1|r6 [2]),
	.datad(\r1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux13~1 .lut_mask = 16'hDDA0;
defparam \r1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \c1|Branch (
// Equation(s):
// \c1|Branch~combout  = (\c1|Decoder1~2_combout  & ((\c1|Branch~combout ))) # (!\c1|Decoder1~2_combout  & (\c1|Decoder1~3_combout ))

	.dataa(vcc),
	.datab(\c1|Decoder1~2_combout ),
	.datac(\c1|Decoder1~3_combout ),
	.datad(\c1|Branch~combout ),
	.cin(gnd),
	.combout(\c1|Branch~combout ),
	.cout());
// synopsys translate_off
defparam \c1|Branch .lut_mask = 16'hFC30;
defparam \c1|Branch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \r1|r2[12]~feeder (
// Equation(s):
// \r1|r2[12]~feeder_combout  = \MuxDDest|saida[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[12]~28_combout ),
	.cin(gnd),
	.combout(\r1|r2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r2[12]~feeder .lut_mask = 16'hFF00;
defparam \r1|r2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \r1|r5[0]~feeder (
// Equation(s):
// \r1|r5[0]~feeder_combout  = \MuxDDest|saida[0]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[0]~32_combout ),
	.cin(gnd),
	.combout(\r1|r5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r5[0]~feeder .lut_mask = 16'hFF00;
defparam \r1|r5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \r1|r5[1]~feeder (
// Equation(s):
// \r1|r5[1]~feeder_combout  = \MuxDDest|saida[1]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[1]~33_combout ),
	.cin(gnd),
	.combout(\r1|r5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r5[1]~feeder .lut_mask = 16'hFF00;
defparam \r1|r5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \r1|r7[1]~feeder (
// Equation(s):
// \r1|r7[1]~feeder_combout  = \MuxDDest|saida[1]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[1]~33_combout ),
	.cin(gnd),
	.combout(\r1|r7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r7[1]~feeder .lut_mask = 16'hFF00;
defparam \r1|r7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \r1|r7[4]~feeder (
// Equation(s):
// \r1|r7[4]~feeder_combout  = \MuxDDest|saida[4]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[4]~36_combout ),
	.cin(gnd),
	.combout(\r1|r7[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r7[4]~feeder .lut_mask = 16'hFF00;
defparam \r1|r7[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \MyLCD|LUT_INDEX[0]~6 (
// Equation(s):
// \MyLCD|LUT_INDEX[0]~6_combout  = \MyLCD|LUT_INDEX [0] $ (VCC)
// \MyLCD|LUT_INDEX[0]~7  = CARRY(\MyLCD|LUT_INDEX [0])

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|LUT_INDEX[0]~6_combout ),
	.cout(\MyLCD|LUT_INDEX[0]~7 ));
// synopsys translate_off
defparam \MyLCD|LUT_INDEX[0]~6 .lut_mask = 16'h33CC;
defparam \MyLCD|LUT_INDEX[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \MyLCD|LessThan1~1 (
// Equation(s):
// \MyLCD|LessThan1~1_combout  = (!\MyLCD|LUT_INDEX [1] & !\MyLCD|LUT_INDEX [0])

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(vcc),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan1~1 .lut_mask = 16'h0033;
defparam \MyLCD|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \MyLCD|LUT_INDEX[4]~14 (
// Equation(s):
// \MyLCD|LUT_INDEX[4]~14_combout  = (\MyLCD|LUT_INDEX [4] & (\MyLCD|LUT_INDEX[3]~13  $ (GND))) # (!\MyLCD|LUT_INDEX [4] & (!\MyLCD|LUT_INDEX[3]~13  & VCC))
// \MyLCD|LUT_INDEX[4]~15  = CARRY((\MyLCD|LUT_INDEX [4] & !\MyLCD|LUT_INDEX[3]~13 ))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|LUT_INDEX[3]~13 ),
	.combout(\MyLCD|LUT_INDEX[4]~14_combout ),
	.cout(\MyLCD|LUT_INDEX[4]~15 ));
// synopsys translate_off
defparam \MyLCD|LUT_INDEX[4]~14 .lut_mask = 16'hC30C;
defparam \MyLCD|LUT_INDEX[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \MyLCD|LUT_INDEX[5]~16 (
// Equation(s):
// \MyLCD|LUT_INDEX[5]~16_combout  = \MyLCD|LUT_INDEX[4]~15  $ (\MyLCD|LUT_INDEX [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MyLCD|LUT_INDEX [5]),
	.cin(\MyLCD|LUT_INDEX[4]~15 ),
	.combout(\MyLCD|LUT_INDEX[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LUT_INDEX[5]~16 .lut_mask = 16'h0FF0;
defparam \MyLCD|LUT_INDEX[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneii_lcell_comb \MyLCD|mDLY[0]~18 (
// Equation(s):
// \MyLCD|mDLY[0]~18_combout  = \MyLCD|mDLY [0] $ (VCC)
// \MyLCD|mDLY[0]~19  = CARRY(\MyLCD|mDLY [0])

	.dataa(vcc),
	.datab(\MyLCD|mDLY [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|mDLY[0]~18_combout ),
	.cout(\MyLCD|mDLY[0]~19 ));
// synopsys translate_off
defparam \MyLCD|mDLY[0]~18 .lut_mask = 16'h33CC;
defparam \MyLCD|mDLY[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \MyLCD|mLCD_ST.000000~0 (
// Equation(s):
// \MyLCD|mLCD_ST.000000~0_combout  = !\MyLCD|mLCD_ST.000011~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|mLCD_ST.000011~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|mLCD_ST.000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_ST.000000~0 .lut_mask = 16'h0F0F;
defparam \MyLCD|mLCD_ST.000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N19
cycloneii_lcell_ff \MyLCD|mLCD_ST.000000 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mLCD_ST.000000~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_ST.000000~regout ));

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \MyLCD|Selector2~0 (
// Equation(s):
// \MyLCD|Selector2~0_combout  = (!\MyLCD|mLCD_ST.000011~regout  & ((\MyLCD|mLCD_ST.000001~regout  & (!\MyLCD|u0|oDone~regout )) # (!\MyLCD|mLCD_ST.000001~regout  & ((!\MyLCD|mLCD_ST.000000~regout )))))

	.dataa(\MyLCD|mLCD_ST.000011~regout ),
	.datab(\MyLCD|u0|oDone~regout ),
	.datac(\MyLCD|mLCD_ST.000001~regout ),
	.datad(\MyLCD|mLCD_ST.000000~regout ),
	.cin(gnd),
	.combout(\MyLCD|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Selector2~0 .lut_mask = 16'h1015;
defparam \MyLCD|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \MyLCD|Selector2~1 (
// Equation(s):
// \MyLCD|Selector2~1_combout  = (\MyLCD|Selector2~0_combout  & ((!\MyLCD|mLCD_ST.000010~regout ) # (!\MyLCD|LessThan0~5_combout )))

	.dataa(vcc),
	.datab(\MyLCD|LessThan0~5_combout ),
	.datac(\MyLCD|Selector2~0_combout ),
	.datad(\MyLCD|mLCD_ST.000010~regout ),
	.cin(gnd),
	.combout(\MyLCD|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Selector2~1 .lut_mask = 16'h30F0;
defparam \MyLCD|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N25
cycloneii_lcell_ff \MyLCD|mLCD_ST.000001 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_ST.000001~regout ));

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \MyLCD|Selector0~0 (
// Equation(s):
// \MyLCD|Selector0~0_combout  = (\MyLCD|mLCD_Start~regout  & ((!\MyLCD|mLCD_ST.000001~regout ) # (!\MyLCD|u0|oDone~regout )))

	.dataa(\MyLCD|mLCD_Start~regout ),
	.datab(\MyLCD|u0|oDone~regout ),
	.datac(\MyLCD|mLCD_ST.000001~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Selector0~0 .lut_mask = 16'h2A2A;
defparam \MyLCD|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \MyLCD|Selector0~1 (
// Equation(s):
// \MyLCD|Selector0~1_combout  = (\MyLCD|Selector0~0_combout ) # ((!\MyLCD|mLCD_ST.000001~regout  & (!\MyLCD|mLCD_ST.000010~regout  & !\MyLCD|mLCD_ST.000011~regout )))

	.dataa(\MyLCD|mLCD_ST.000001~regout ),
	.datab(\MyLCD|mLCD_ST.000010~regout ),
	.datac(\MyLCD|mLCD_ST.000011~regout ),
	.datad(\MyLCD|Selector0~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Selector0~1 .lut_mask = 16'hFF01;
defparam \MyLCD|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N17
cycloneii_lcell_ff \MyLCD|mLCD_Start (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_Start~regout ));

// Location: LCFF_X31_Y22_N3
cycloneii_lcell_ff \MyLCD|u0|preStart (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MyLCD|mLCD_Start~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|preStart~regout ));

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \MyLCD|u0|ST.00~0 (
// Equation(s):
// \MyLCD|u0|ST.00~0_combout  = !\MyLCD|u0|ST.11~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MyLCD|u0|ST.11~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|ST.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|ST.00~0 .lut_mask = 16'h00FF;
defparam \MyLCD|u0|ST.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N27
cycloneii_lcell_ff \MyLCD|u0|ST.00 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|ST.00~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|ST.00~regout ));

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \MyLCD|u0|ST.01~0 (
// Equation(s):
// \MyLCD|u0|ST.01~0_combout  = !\MyLCD|u0|ST.00~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|u0|ST.00~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|u0|ST.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|ST.01~0 .lut_mask = 16'h0F0F;
defparam \MyLCD|u0|ST.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N29
cycloneii_lcell_ff \MyLCD|u0|ST.01 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|ST.01~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|ST.01~regout ));

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \MyLCD|u0|Selector2~0 (
// Equation(s):
// \MyLCD|u0|Selector2~0_combout  = (\MyLCD|u0|ST.01~regout ) # ((!\MyLCD|u0|Cont [4] & \MyLCD|u0|ST.10~regout ))

	.dataa(vcc),
	.datab(\MyLCD|u0|Cont [4]),
	.datac(\MyLCD|u0|ST.10~regout ),
	.datad(\MyLCD|u0|ST.01~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector2~0 .lut_mask = 16'hFF30;
defparam \MyLCD|u0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N31
cycloneii_lcell_ff \MyLCD|u0|ST.10 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|ST.10~regout ));

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \MyLCD|u0|Selector2~1 (
// Equation(s):
// \MyLCD|u0|Selector2~1_combout  = (!\MyLCD|u0|Cont [4] & \MyLCD|u0|ST.10~regout )

	.dataa(vcc),
	.datab(\MyLCD|u0|Cont [4]),
	.datac(vcc),
	.datad(\MyLCD|u0|ST.10~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector2~1 .lut_mask = 16'h3300;
defparam \MyLCD|u0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \MyLCD|u0|Selector5~0 (
// Equation(s):
// \MyLCD|u0|Selector5~0_combout  = (\MyLCD|u0|ST.01~regout ) # (((\MyLCD|u0|ST.10~regout  & \MyLCD|u0|Cont [4])) # (!\MyLCD|u0|ST.00~regout ))

	.dataa(\MyLCD|u0|ST.10~regout ),
	.datab(\MyLCD|u0|ST.01~regout ),
	.datac(\MyLCD|u0|ST.00~regout ),
	.datad(\MyLCD|u0|Cont [4]),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector5~0 .lut_mask = 16'hEFCF;
defparam \MyLCD|u0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \MyLCD|u0|Selector6~0 (
// Equation(s):
// \MyLCD|u0|Selector6~0_combout  = (\MyLCD|u0|Add0~4_combout  & ((\MyLCD|u0|Selector2~1_combout ) # ((\MyLCD|u0|Cont [2] & \MyLCD|u0|Selector5~0_combout )))) # (!\MyLCD|u0|Add0~4_combout  & (((\MyLCD|u0|Cont [2] & \MyLCD|u0|Selector5~0_combout ))))

	.dataa(\MyLCD|u0|Add0~4_combout ),
	.datab(\MyLCD|u0|Selector2~1_combout ),
	.datac(\MyLCD|u0|Cont [2]),
	.datad(\MyLCD|u0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector6~0 .lut_mask = 16'hF888;
defparam \MyLCD|u0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N23
cycloneii_lcell_ff \MyLCD|u0|Cont[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|Cont [2]));

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \MyLCD|u0|Selector7~0 (
// Equation(s):
// \MyLCD|u0|Selector7~0_combout  = (\MyLCD|u0|Add0~2_combout  & ((\MyLCD|u0|Selector2~1_combout ) # ((\MyLCD|u0|Cont [1] & \MyLCD|u0|Selector5~0_combout )))) # (!\MyLCD|u0|Add0~2_combout  & (((\MyLCD|u0|Cont [1] & \MyLCD|u0|Selector5~0_combout ))))

	.dataa(\MyLCD|u0|Add0~2_combout ),
	.datab(\MyLCD|u0|Selector2~1_combout ),
	.datac(\MyLCD|u0|Cont [1]),
	.datad(\MyLCD|u0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector7~0 .lut_mask = 16'hF888;
defparam \MyLCD|u0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N9
cycloneii_lcell_ff \MyLCD|u0|Cont[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|Cont [1]));

// Location: LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \MyLCD|u0|Selector8~0 (
// Equation(s):
// \MyLCD|u0|Selector8~0_combout  = (\MyLCD|u0|Add0~0_combout  & ((\MyLCD|u0|Selector2~1_combout ) # ((\MyLCD|u0|Cont [0] & \MyLCD|u0|Selector5~0_combout )))) # (!\MyLCD|u0|Add0~0_combout  & (((\MyLCD|u0|Cont [0] & \MyLCD|u0|Selector5~0_combout ))))

	.dataa(\MyLCD|u0|Add0~0_combout ),
	.datab(\MyLCD|u0|Selector2~1_combout ),
	.datac(\MyLCD|u0|Cont [0]),
	.datad(\MyLCD|u0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector8~0 .lut_mask = 16'hF888;
defparam \MyLCD|u0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N3
cycloneii_lcell_ff \MyLCD|u0|Cont[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|Cont [0]));

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \MyLCD|u0|Add0~8 (
// Equation(s):
// \MyLCD|u0|Add0~8_combout  = \MyLCD|u0|Add0~7  $ (!\MyLCD|u0|Cont [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MyLCD|u0|Cont [4]),
	.cin(\MyLCD|u0|Add0~7 ),
	.combout(\MyLCD|u0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Add0~8 .lut_mask = 16'hF00F;
defparam \MyLCD|u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \MyLCD|u0|Selector4~0 (
// Equation(s):
// \MyLCD|u0|Selector4~0_combout  = (\MyLCD|u0|Cont [4] & ((\MyLCD|u0|ST.10~regout ) # ((\MyLCD|u0|ST.01~regout ) # (!\MyLCD|u0|ST.00~regout ))))

	.dataa(\MyLCD|u0|ST.10~regout ),
	.datab(\MyLCD|u0|ST.01~regout ),
	.datac(\MyLCD|u0|ST.00~regout ),
	.datad(\MyLCD|u0|Cont [4]),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector4~0 .lut_mask = 16'hEF00;
defparam \MyLCD|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \MyLCD|u0|Selector4~1 (
// Equation(s):
// \MyLCD|u0|Selector4~1_combout  = (\MyLCD|u0|Selector4~0_combout ) # ((\MyLCD|u0|Add0~8_combout  & \MyLCD|u0|ST.10~regout ))

	.dataa(vcc),
	.datab(\MyLCD|u0|Add0~8_combout ),
	.datac(\MyLCD|u0|Selector4~0_combout ),
	.datad(\MyLCD|u0|ST.10~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector4~1 .lut_mask = 16'hFCF0;
defparam \MyLCD|u0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N1
cycloneii_lcell_ff \MyLCD|u0|Cont[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|Cont [4]));

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \MyLCD|u0|ST~14 (
// Equation(s):
// \MyLCD|u0|ST~14_combout  = (\MyLCD|u0|Cont [4] & \MyLCD|u0|ST.10~regout )

	.dataa(vcc),
	.datab(\MyLCD|u0|Cont [4]),
	.datac(vcc),
	.datad(\MyLCD|u0|ST.10~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|ST~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|ST~14 .lut_mask = 16'hCC00;
defparam \MyLCD|u0|ST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N7
cycloneii_lcell_ff \MyLCD|u0|ST.11 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|ST~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|ST.11~regout ));

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \MyLCD|u0|mStart~0 (
// Equation(s):
// \MyLCD|u0|mStart~0_combout  = (\MyLCD|u0|mStart~regout  & (((!\MyLCD|u0|ST.11~regout )))) # (!\MyLCD|u0|mStart~regout  & (\MyLCD|mLCD_Start~regout  & (!\MyLCD|u0|preStart~regout )))

	.dataa(\MyLCD|mLCD_Start~regout ),
	.datab(\MyLCD|u0|preStart~regout ),
	.datac(\MyLCD|u0|mStart~regout ),
	.datad(\MyLCD|u0|ST.11~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|mStart~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|mStart~0 .lut_mask = 16'h02F2;
defparam \MyLCD|u0|mStart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N13
cycloneii_lcell_ff \MyLCD|u0|mStart (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|mStart~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|mStart~regout ));

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \MyLCD|u0|oDone~1 (
// Equation(s):
// \MyLCD|u0|oDone~1_combout  = (\MyLCD|u0|oDone~0_combout ) # ((\MyLCD|u0|mStart~regout  & \MyLCD|u0|ST.11~regout ))

	.dataa(\MyLCD|u0|oDone~0_combout ),
	.datab(vcc),
	.datac(\MyLCD|u0|mStart~regout ),
	.datad(\MyLCD|u0|ST.11~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|oDone~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|oDone~1 .lut_mask = 16'hFAAA;
defparam \MyLCD|u0|oDone~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N23
cycloneii_lcell_ff \MyLCD|u0|oDone (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|oDone~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|oDone~regout ));

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \MyLCD|Selector3~0 (
// Equation(s):
// \MyLCD|Selector3~0_combout  = (\MyLCD|mLCD_ST.000001~regout  & ((\MyLCD|u0|oDone~regout ) # ((!\MyLCD|LessThan0~5_combout  & \MyLCD|mLCD_ST.000010~regout )))) # (!\MyLCD|mLCD_ST.000001~regout  & (!\MyLCD|LessThan0~5_combout  & 
// (\MyLCD|mLCD_ST.000010~regout )))

	.dataa(\MyLCD|mLCD_ST.000001~regout ),
	.datab(\MyLCD|LessThan0~5_combout ),
	.datac(\MyLCD|mLCD_ST.000010~regout ),
	.datad(\MyLCD|u0|oDone~regout ),
	.cin(gnd),
	.combout(\MyLCD|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Selector3~0 .lut_mask = 16'hBA30;
defparam \MyLCD|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N1
cycloneii_lcell_ff \MyLCD|mLCD_ST.000010 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_ST.000010~regout ));

// Location: LCFF_X30_Y23_N15
cycloneii_lcell_ff \MyLCD|mDLY[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[0]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [0]));

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \MyLCD|mDLY[2]~22 (
// Equation(s):
// \MyLCD|mDLY[2]~22_combout  = (\MyLCD|mDLY [2] & (\MyLCD|mDLY[1]~21  $ (GND))) # (!\MyLCD|mDLY [2] & (!\MyLCD|mDLY[1]~21  & VCC))
// \MyLCD|mDLY[2]~23  = CARRY((\MyLCD|mDLY [2] & !\MyLCD|mDLY[1]~21 ))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[1]~21 ),
	.combout(\MyLCD|mDLY[2]~22_combout ),
	.cout(\MyLCD|mDLY[2]~23 ));
// synopsys translate_off
defparam \MyLCD|mDLY[2]~22 .lut_mask = 16'hC30C;
defparam \MyLCD|mDLY[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y23_N19
cycloneii_lcell_ff \MyLCD|mDLY[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[2]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [2]));

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \MyLCD|mDLY[4]~26 (
// Equation(s):
// \MyLCD|mDLY[4]~26_combout  = (\MyLCD|mDLY [4] & (\MyLCD|mDLY[3]~25  $ (GND))) # (!\MyLCD|mDLY [4] & (!\MyLCD|mDLY[3]~25  & VCC))
// \MyLCD|mDLY[4]~27  = CARRY((\MyLCD|mDLY [4] & !\MyLCD|mDLY[3]~25 ))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[3]~25 ),
	.combout(\MyLCD|mDLY[4]~26_combout ),
	.cout(\MyLCD|mDLY[4]~27 ));
// synopsys translate_off
defparam \MyLCD|mDLY[4]~26 .lut_mask = 16'hC30C;
defparam \MyLCD|mDLY[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y23_N23
cycloneii_lcell_ff \MyLCD|mDLY[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[4]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [4]));

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \MyLCD|mDLY[5]~28 (
// Equation(s):
// \MyLCD|mDLY[5]~28_combout  = (\MyLCD|mDLY [5] & (!\MyLCD|mDLY[4]~27 )) # (!\MyLCD|mDLY [5] & ((\MyLCD|mDLY[4]~27 ) # (GND)))
// \MyLCD|mDLY[5]~29  = CARRY((!\MyLCD|mDLY[4]~27 ) # (!\MyLCD|mDLY [5]))

	.dataa(\MyLCD|mDLY [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[4]~27 ),
	.combout(\MyLCD|mDLY[5]~28_combout ),
	.cout(\MyLCD|mDLY[5]~29 ));
// synopsys translate_off
defparam \MyLCD|mDLY[5]~28 .lut_mask = 16'h5A5F;
defparam \MyLCD|mDLY[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \MyLCD|mDLY[6]~30 (
// Equation(s):
// \MyLCD|mDLY[6]~30_combout  = (\MyLCD|mDLY [6] & (\MyLCD|mDLY[5]~29  $ (GND))) # (!\MyLCD|mDLY [6] & (!\MyLCD|mDLY[5]~29  & VCC))
// \MyLCD|mDLY[6]~31  = CARRY((\MyLCD|mDLY [6] & !\MyLCD|mDLY[5]~29 ))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[5]~29 ),
	.combout(\MyLCD|mDLY[6]~30_combout ),
	.cout(\MyLCD|mDLY[6]~31 ));
// synopsys translate_off
defparam \MyLCD|mDLY[6]~30 .lut_mask = 16'hC30C;
defparam \MyLCD|mDLY[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y23_N27
cycloneii_lcell_ff \MyLCD|mDLY[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[6]~30_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [6]));

// Location: LCCOMB_X30_Y23_N28
cycloneii_lcell_comb \MyLCD|mDLY[7]~32 (
// Equation(s):
// \MyLCD|mDLY[7]~32_combout  = (\MyLCD|mDLY [7] & (!\MyLCD|mDLY[6]~31 )) # (!\MyLCD|mDLY [7] & ((\MyLCD|mDLY[6]~31 ) # (GND)))
// \MyLCD|mDLY[7]~33  = CARRY((!\MyLCD|mDLY[6]~31 ) # (!\MyLCD|mDLY [7]))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[6]~31 ),
	.combout(\MyLCD|mDLY[7]~32_combout ),
	.cout(\MyLCD|mDLY[7]~33 ));
// synopsys translate_off
defparam \MyLCD|mDLY[7]~32 .lut_mask = 16'h3C3F;
defparam \MyLCD|mDLY[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y23_N29
cycloneii_lcell_ff \MyLCD|mDLY[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[7]~32_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [7]));

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \MyLCD|mDLY[8]~34 (
// Equation(s):
// \MyLCD|mDLY[8]~34_combout  = (\MyLCD|mDLY [8] & (\MyLCD|mDLY[7]~33  $ (GND))) # (!\MyLCD|mDLY [8] & (!\MyLCD|mDLY[7]~33  & VCC))
// \MyLCD|mDLY[8]~35  = CARRY((\MyLCD|mDLY [8] & !\MyLCD|mDLY[7]~33 ))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[7]~33 ),
	.combout(\MyLCD|mDLY[8]~34_combout ),
	.cout(\MyLCD|mDLY[8]~35 ));
// synopsys translate_off
defparam \MyLCD|mDLY[8]~34 .lut_mask = 16'hC30C;
defparam \MyLCD|mDLY[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y23_N31
cycloneii_lcell_ff \MyLCD|mDLY[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[8]~34_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [8]));

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \MyLCD|mDLY[9]~36 (
// Equation(s):
// \MyLCD|mDLY[9]~36_combout  = (\MyLCD|mDLY [9] & (!\MyLCD|mDLY[8]~35 )) # (!\MyLCD|mDLY [9] & ((\MyLCD|mDLY[8]~35 ) # (GND)))
// \MyLCD|mDLY[9]~37  = CARRY((!\MyLCD|mDLY[8]~35 ) # (!\MyLCD|mDLY [9]))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[8]~35 ),
	.combout(\MyLCD|mDLY[9]~36_combout ),
	.cout(\MyLCD|mDLY[9]~37 ));
// synopsys translate_off
defparam \MyLCD|mDLY[9]~36 .lut_mask = 16'h3C3F;
defparam \MyLCD|mDLY[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y22_N1
cycloneii_lcell_ff \MyLCD|mDLY[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[9]~36_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [9]));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \MyLCD|mDLY[10]~38 (
// Equation(s):
// \MyLCD|mDLY[10]~38_combout  = (\MyLCD|mDLY [10] & (\MyLCD|mDLY[9]~37  $ (GND))) # (!\MyLCD|mDLY [10] & (!\MyLCD|mDLY[9]~37  & VCC))
// \MyLCD|mDLY[10]~39  = CARRY((\MyLCD|mDLY [10] & !\MyLCD|mDLY[9]~37 ))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[9]~37 ),
	.combout(\MyLCD|mDLY[10]~38_combout ),
	.cout(\MyLCD|mDLY[10]~39 ));
// synopsys translate_off
defparam \MyLCD|mDLY[10]~38 .lut_mask = 16'hC30C;
defparam \MyLCD|mDLY[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y22_N3
cycloneii_lcell_ff \MyLCD|mDLY[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[10]~38_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [10]));

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \MyLCD|mDLY[11]~40 (
// Equation(s):
// \MyLCD|mDLY[11]~40_combout  = (\MyLCD|mDLY [11] & (!\MyLCD|mDLY[10]~39 )) # (!\MyLCD|mDLY [11] & ((\MyLCD|mDLY[10]~39 ) # (GND)))
// \MyLCD|mDLY[11]~41  = CARRY((!\MyLCD|mDLY[10]~39 ) # (!\MyLCD|mDLY [11]))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[10]~39 ),
	.combout(\MyLCD|mDLY[11]~40_combout ),
	.cout(\MyLCD|mDLY[11]~41 ));
// synopsys translate_off
defparam \MyLCD|mDLY[11]~40 .lut_mask = 16'h3C3F;
defparam \MyLCD|mDLY[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y22_N5
cycloneii_lcell_ff \MyLCD|mDLY[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[11]~40_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [11]));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \MyLCD|LessThan0~3 (
// Equation(s):
// \MyLCD|LessThan0~3_combout  = (\MyLCD|mDLY [12] & (\MyLCD|mDLY [10] & (\MyLCD|mDLY [11] & \MyLCD|mDLY [9])))

	.dataa(\MyLCD|mDLY [12]),
	.datab(\MyLCD|mDLY [10]),
	.datac(\MyLCD|mDLY [11]),
	.datad(\MyLCD|mDLY [9]),
	.cin(gnd),
	.combout(\MyLCD|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan0~3 .lut_mask = 16'h8000;
defparam \MyLCD|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \MyLCD|mDLY[13]~44 (
// Equation(s):
// \MyLCD|mDLY[13]~44_combout  = (\MyLCD|mDLY [13] & (!\MyLCD|mDLY[12]~43 )) # (!\MyLCD|mDLY [13] & ((\MyLCD|mDLY[12]~43 ) # (GND)))
// \MyLCD|mDLY[13]~45  = CARRY((!\MyLCD|mDLY[12]~43 ) # (!\MyLCD|mDLY [13]))

	.dataa(vcc),
	.datab(\MyLCD|mDLY [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[12]~43 ),
	.combout(\MyLCD|mDLY[13]~44_combout ),
	.cout(\MyLCD|mDLY[13]~45 ));
// synopsys translate_off
defparam \MyLCD|mDLY[13]~44 .lut_mask = 16'h3C3F;
defparam \MyLCD|mDLY[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y22_N9
cycloneii_lcell_ff \MyLCD|mDLY[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[13]~44_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [13]));

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \MyLCD|mDLY[14]~46 (
// Equation(s):
// \MyLCD|mDLY[14]~46_combout  = (\MyLCD|mDLY [14] & (\MyLCD|mDLY[13]~45  $ (GND))) # (!\MyLCD|mDLY [14] & (!\MyLCD|mDLY[13]~45  & VCC))
// \MyLCD|mDLY[14]~47  = CARRY((\MyLCD|mDLY [14] & !\MyLCD|mDLY[13]~45 ))

	.dataa(\MyLCD|mDLY [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|mDLY[13]~45 ),
	.combout(\MyLCD|mDLY[14]~46_combout ),
	.cout(\MyLCD|mDLY[14]~47 ));
// synopsys translate_off
defparam \MyLCD|mDLY[14]~46 .lut_mask = 16'hA50A;
defparam \MyLCD|mDLY[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y22_N15
cycloneii_lcell_ff \MyLCD|mDLY[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[16]~50_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [16]));

// Location: LCFF_X30_Y22_N11
cycloneii_lcell_ff \MyLCD|mDLY[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[14]~46_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [14]));

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \MyLCD|LessThan0~4 (
// Equation(s):
// \MyLCD|LessThan0~4_combout  = (\MyLCD|mDLY [15] & (\MyLCD|mDLY [16] & (\MyLCD|mDLY [13] & \MyLCD|mDLY [14])))

	.dataa(\MyLCD|mDLY [15]),
	.datab(\MyLCD|mDLY [16]),
	.datac(\MyLCD|mDLY [13]),
	.datad(\MyLCD|mDLY [14]),
	.cin(gnd),
	.combout(\MyLCD|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan0~4 .lut_mask = 16'h8000;
defparam \MyLCD|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N25
cycloneii_lcell_ff \MyLCD|mDLY[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|mDLY[5]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\MyLCD|LessThan0~5_combout ),
	.sload(gnd),
	.ena(\MyLCD|mLCD_ST.000010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mDLY [5]));

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \MyLCD|LessThan0~1 (
// Equation(s):
// \MyLCD|LessThan0~1_combout  = (\MyLCD|mDLY [5] & \MyLCD|mDLY [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|mDLY [5]),
	.datad(\MyLCD|mDLY [6]),
	.cin(gnd),
	.combout(\MyLCD|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan0~1 .lut_mask = 16'hF000;
defparam \MyLCD|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \MyLCD|LessThan0~2 (
// Equation(s):
// \MyLCD|LessThan0~2_combout  = (\MyLCD|LessThan0~0_combout  & (\MyLCD|mDLY [8] & (\MyLCD|LessThan0~1_combout  & \MyLCD|mDLY [7])))

	.dataa(\MyLCD|LessThan0~0_combout ),
	.datab(\MyLCD|mDLY [8]),
	.datac(\MyLCD|LessThan0~1_combout ),
	.datad(\MyLCD|mDLY [7]),
	.cin(gnd),
	.combout(\MyLCD|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan0~2 .lut_mask = 16'h8000;
defparam \MyLCD|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \MyLCD|LessThan0~5 (
// Equation(s):
// \MyLCD|LessThan0~5_combout  = (\MyLCD|mDLY [17] & (\MyLCD|LessThan0~3_combout  & (\MyLCD|LessThan0~4_combout  & \MyLCD|LessThan0~2_combout )))

	.dataa(\MyLCD|mDLY [17]),
	.datab(\MyLCD|LessThan0~3_combout ),
	.datac(\MyLCD|LessThan0~4_combout ),
	.datad(\MyLCD|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\MyLCD|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan0~5 .lut_mask = 16'h8000;
defparam \MyLCD|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \MyLCD|Selector4~0 (
// Equation(s):
// \MyLCD|Selector4~0_combout  = (\MyLCD|LessThan0~5_combout  & \MyLCD|mLCD_ST.000010~regout )

	.dataa(vcc),
	.datab(\MyLCD|LessThan0~5_combout ),
	.datac(vcc),
	.datad(\MyLCD|mLCD_ST.000010~regout ),
	.cin(gnd),
	.combout(\MyLCD|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Selector4~0 .lut_mask = 16'hCC00;
defparam \MyLCD|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N21
cycloneii_lcell_ff \MyLCD|mLCD_ST.000011 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_ST.000011~regout ));

// Location: LCFF_X30_Y16_N11
cycloneii_lcell_ff \MyLCD|LUT_INDEX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_INDEX[5]~16_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\MyLCD|LessThan1~2_combout ),
	.ena(\MyLCD|mLCD_ST.000011~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|LUT_INDEX [5]));

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \MyLCD|LessThan1~2 (
// Equation(s):
// \MyLCD|LessThan1~2_combout  = (\MyLCD|LUT_INDEX [5] & (((!\MyLCD|LessThan1~1_combout  & \MyLCD|LUT_INDEX [2])) # (!\MyLCD|LessThan1~0_combout )))

	.dataa(\MyLCD|LessThan1~0_combout ),
	.datab(\MyLCD|LessThan1~1_combout ),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\MyLCD|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan1~2 .lut_mask = 16'h7500;
defparam \MyLCD|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N1
cycloneii_lcell_ff \MyLCD|LUT_INDEX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_INDEX[0]~6_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\MyLCD|LessThan1~2_combout ),
	.ena(\MyLCD|mLCD_ST.000011~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|LUT_INDEX [0]));

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \MyLCD|LUT_INDEX[1]~8 (
// Equation(s):
// \MyLCD|LUT_INDEX[1]~8_combout  = (\MyLCD|LUT_INDEX [1] & (!\MyLCD|LUT_INDEX[0]~7 )) # (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|LUT_INDEX[0]~7 ) # (GND)))
// \MyLCD|LUT_INDEX[1]~9  = CARRY((!\MyLCD|LUT_INDEX[0]~7 ) # (!\MyLCD|LUT_INDEX [1]))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|LUT_INDEX[0]~7 ),
	.combout(\MyLCD|LUT_INDEX[1]~8_combout ),
	.cout(\MyLCD|LUT_INDEX[1]~9 ));
// synopsys translate_off
defparam \MyLCD|LUT_INDEX[1]~8 .lut_mask = 16'h3C3F;
defparam \MyLCD|LUT_INDEX[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y16_N3
cycloneii_lcell_ff \MyLCD|LUT_INDEX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_INDEX[1]~8_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\MyLCD|LessThan1~2_combout ),
	.ena(\MyLCD|mLCD_ST.000011~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|LUT_INDEX [1]));

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \MyLCD|LUT_INDEX[2]~10 (
// Equation(s):
// \MyLCD|LUT_INDEX[2]~10_combout  = (\MyLCD|LUT_INDEX [2] & (\MyLCD|LUT_INDEX[1]~9  $ (GND))) # (!\MyLCD|LUT_INDEX [2] & (!\MyLCD|LUT_INDEX[1]~9  & VCC))
// \MyLCD|LUT_INDEX[2]~11  = CARRY((\MyLCD|LUT_INDEX [2] & !\MyLCD|LUT_INDEX[1]~9 ))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|LUT_INDEX[1]~9 ),
	.combout(\MyLCD|LUT_INDEX[2]~10_combout ),
	.cout(\MyLCD|LUT_INDEX[2]~11 ));
// synopsys translate_off
defparam \MyLCD|LUT_INDEX[2]~10 .lut_mask = 16'hC30C;
defparam \MyLCD|LUT_INDEX[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y16_N5
cycloneii_lcell_ff \MyLCD|LUT_INDEX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_INDEX[2]~10_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\MyLCD|LessThan1~2_combout ),
	.ena(\MyLCD|mLCD_ST.000011~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|LUT_INDEX [2]));

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \MyLCD|LUT_INDEX[3]~12 (
// Equation(s):
// \MyLCD|LUT_INDEX[3]~12_combout  = (\MyLCD|LUT_INDEX [3] & (!\MyLCD|LUT_INDEX[2]~11 )) # (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|LUT_INDEX[2]~11 ) # (GND)))
// \MyLCD|LUT_INDEX[3]~13  = CARRY((!\MyLCD|LUT_INDEX[2]~11 ) # (!\MyLCD|LUT_INDEX [3]))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|LUT_INDEX[2]~11 ),
	.combout(\MyLCD|LUT_INDEX[3]~12_combout ),
	.cout(\MyLCD|LUT_INDEX[3]~13 ));
// synopsys translate_off
defparam \MyLCD|LUT_INDEX[3]~12 .lut_mask = 16'h5A5F;
defparam \MyLCD|LUT_INDEX[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y16_N9
cycloneii_lcell_ff \MyLCD|LUT_INDEX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_INDEX[4]~14_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\MyLCD|LessThan1~2_combout ),
	.ena(\MyLCD|mLCD_ST.000011~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|LUT_INDEX [4]));

// Location: LCFF_X30_Y16_N7
cycloneii_lcell_ff \MyLCD|LUT_INDEX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_INDEX[3]~12_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\MyLCD|LessThan1~2_combout ),
	.ena(\MyLCD|mLCD_ST.000011~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|LUT_INDEX [3]));

// Location: LCCOMB_X31_Y15_N22
cycloneii_lcell_comb \MyLCD|Mux6~3 (
// Equation(s):
// \MyLCD|Mux6~3_combout  = (\MyLCD|LUT_INDEX [1] & !\MyLCD|LUT_INDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~3 .lut_mask = 16'h00F0;
defparam \MyLCD|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneii_lcell_comb \MyLCD|Mux6~4 (
// Equation(s):
// \MyLCD|Mux6~4_combout  = (\MyLCD|LUT_INDEX [2] & ((\MyLCD|Mux6~2_combout ) # ((\MyLCD|LUT_INDEX [3])))) # (!\MyLCD|LUT_INDEX [2] & (((!\MyLCD|LUT_INDEX [3] & \MyLCD|Mux6~3_combout ))))

	.dataa(\MyLCD|Mux6~2_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|Mux6~3_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~4 .lut_mask = 16'hCBC8;
defparam \MyLCD|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \w_PCp1[1]~2 (
// Equation(s):
// \w_PCp1[1]~2_combout  = (\pc1|PC [1] & (!\w_PCp1[0]~1 )) # (!\pc1|PC [1] & ((\w_PCp1[0]~1 ) # (GND)))
// \w_PCp1[1]~3  = CARRY((!\w_PCp1[0]~1 ) # (!\pc1|PC [1]))

	.dataa(vcc),
	.datab(\pc1|PC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCp1[0]~1 ),
	.combout(\w_PCp1[1]~2_combout ),
	.cout(\w_PCp1[1]~3 ));
// synopsys translate_off
defparam \w_PCp1[1]~2 .lut_mask = 16'h3C3F;
defparam \w_PCp1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \w_PCp1[3]~6 (
// Equation(s):
// \w_PCp1[3]~6_combout  = (\pc1|PC [3] & (!\w_PCp1[2]~5 )) # (!\pc1|PC [3] & ((\w_PCp1[2]~5 ) # (GND)))
// \w_PCp1[3]~7  = CARRY((!\w_PCp1[2]~5 ) # (!\pc1|PC [3]))

	.dataa(vcc),
	.datab(\pc1|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCp1[2]~5 ),
	.combout(\w_PCp1[3]~6_combout ),
	.cout(\w_PCp1[3]~7 ));
// synopsys translate_off
defparam \w_PCp1[3]~6 .lut_mask = 16'h3C3F;
defparam \w_PCp1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \pc1|PC[3]~3 (
// Equation(s):
// \pc1|PC[3]~3_combout  = (\w_PCSrc~combout  & (\w_PCBranch[3]~6_combout )) # (!\w_PCSrc~combout  & ((\w_PCp1[3]~6_combout )))

	.dataa(\w_PCBranch[3]~6_combout ),
	.datab(\w_PCp1[3]~6_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[3]~3 .lut_mask = 16'hAACC;
defparam \pc1|PC[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N25
cycloneii_lcell_ff \pc1|PC[3] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[3]~3_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [3]));

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \w_PCp1[4]~8 (
// Equation(s):
// \w_PCp1[4]~8_combout  = (\pc1|PC [4] & (\w_PCp1[3]~7  $ (GND))) # (!\pc1|PC [4] & (!\w_PCp1[3]~7  & VCC))
// \w_PCp1[4]~9  = CARRY((\pc1|PC [4] & !\w_PCp1[3]~7 ))

	.dataa(vcc),
	.datab(\pc1|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCp1[3]~7 ),
	.combout(\w_PCp1[4]~8_combout ),
	.cout(\w_PCp1[4]~9 ));
// synopsys translate_off
defparam \w_PCp1[4]~8 .lut_mask = 16'hC30C;
defparam \w_PCp1[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \pc1|PC[4]~4 (
// Equation(s):
// \pc1|PC[4]~4_combout  = (\w_PCSrc~combout  & (\w_PCBranch[4]~8_combout )) # (!\w_PCSrc~combout  & ((\w_PCp1[4]~8_combout )))

	.dataa(\w_PCBranch[4]~8_combout ),
	.datab(\w_PCp1[4]~8_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[4]~4 .lut_mask = 16'hAACC;
defparam \pc1|PC[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \w_PCp1[5]~10 (
// Equation(s):
// \w_PCp1[5]~10_combout  = (\pc1|PC [5] & (!\w_PCp1[4]~9 )) # (!\pc1|PC [5] & ((\w_PCp1[4]~9 ) # (GND)))
// \w_PCp1[5]~11  = CARRY((!\w_PCp1[4]~9 ) # (!\pc1|PC [5]))

	.dataa(vcc),
	.datab(\pc1|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCp1[4]~9 ),
	.combout(\w_PCp1[5]~10_combout ),
	.cout(\w_PCp1[5]~11 ));
// synopsys translate_off
defparam \w_PCp1[5]~10 .lut_mask = 16'h3C3F;
defparam \w_PCp1[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \pc1|PC[5]~5 (
// Equation(s):
// \pc1|PC[5]~5_combout  = (\w_PCSrc~combout  & (\w_PCBranch[5]~10_combout )) # (!\w_PCSrc~combout  & ((\w_PCp1[5]~10_combout )))

	.dataa(\w_PCBranch[5]~10_combout ),
	.datab(\w_PCp1[5]~10_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[5]~5 .lut_mask = 16'hAACC;
defparam \pc1|PC[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \w_PCp1[6]~12 (
// Equation(s):
// \w_PCp1[6]~12_combout  = (\pc1|PC [6] & (\w_PCp1[5]~11  $ (GND))) # (!\pc1|PC [6] & (!\w_PCp1[5]~11  & VCC))
// \w_PCp1[6]~13  = CARRY((\pc1|PC [6] & !\w_PCp1[5]~11 ))

	.dataa(\pc1|PC [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\w_PCp1[5]~11 ),
	.combout(\w_PCp1[6]~12_combout ),
	.cout(\w_PCp1[6]~13 ));
// synopsys translate_off
defparam \w_PCp1[6]~12 .lut_mask = 16'hA50A;
defparam \w_PCp1[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \pc1|PC[6]~6 (
// Equation(s):
// \pc1|PC[6]~6_combout  = (\w_PCSrc~combout  & (\w_PCBranch[6]~12_combout )) # (!\w_PCSrc~combout  & ((\w_PCp1[6]~12_combout )))

	.dataa(\w_PCBranch[6]~12_combout ),
	.datab(\w_PCp1[6]~12_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[6]~6 .lut_mask = 16'hAACC;
defparam \pc1|PC[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \w_PCp1[7]~14 (
// Equation(s):
// \w_PCp1[7]~14_combout  = \w_PCp1[6]~13  $ (\pc1|PC [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc1|PC [7]),
	.cin(\w_PCp1[6]~13 ),
	.combout(\w_PCp1[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \w_PCp1[7]~14 .lut_mask = 16'h0FF0;
defparam \w_PCp1[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \pc1|PC[7]~7 (
// Equation(s):
// \pc1|PC[7]~7_combout  = (\w_PCSrc~combout  & (\w_PCBranch[7]~14_combout )) # (!\w_PCSrc~combout  & ((\w_PCp1[7]~14_combout )))

	.dataa(\w_PCBranch[7]~14_combout ),
	.datab(\w_PCp1[7]~14_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[7]~7 .lut_mask = 16'hAACC;
defparam \pc1|PC[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N19
cycloneii_lcell_ff \pc1|PC[7] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[7]~7_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [7]));

// Location: LCFF_X23_Y17_N23
cycloneii_lcell_ff \pc1|PC[6] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[6]~6_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [6]));

// Location: M4K_X26_Y18
cycloneii_ram_block \InstMem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\pc1|PC [7],\pc1|PC [6],\pc1|PC [5],\pc1|PC [4],\pc1|PC [3],\pc1|PC [2],\pc1|PC [1],\pc1|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\InstMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RomInstMem_init.mif";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ALTSYNCRAM";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010800400089C02A00010800400010802A00040801000040820210089C02A000108004000108032000B8002A000408010000408010000408010000408202111644454220620814420220810D;
// synopsys translate_on

// Location: LCFF_X22_Y17_N29
cycloneii_lcell_ff \pc1|PC[5] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[5]~5_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [5]));

// Location: LCFF_X22_Y17_N21
cycloneii_lcell_ff \pc1|PC[4] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[4]~4_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [4]));

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \w_PCBranch[0]~0 (
// Equation(s):
// \w_PCBranch[0]~0_combout  = (\w_PCp1[0]~0_combout  & (\InstMem|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\w_PCp1[0]~0_combout  & (\InstMem|altsyncram_component|auto_generated|q_a [0] & VCC))
// \w_PCBranch[0]~1  = CARRY((\w_PCp1[0]~0_combout  & \InstMem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\w_PCp1[0]~0_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\w_PCBranch[0]~0_combout ),
	.cout(\w_PCBranch[0]~1 ));
// synopsys translate_off
defparam \w_PCBranch[0]~0 .lut_mask = 16'h6688;
defparam \w_PCBranch[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \pc1|PC[2]~2 (
// Equation(s):
// \pc1|PC[2]~2_combout  = (\w_PCSrc~combout  & ((\w_PCBranch[2]~4_combout ))) # (!\w_PCSrc~combout  & (\w_PCp1[2]~4_combout ))

	.dataa(\w_PCp1[2]~4_combout ),
	.datab(\w_PCBranch[2]~4_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[2]~2 .lut_mask = 16'hCCAA;
defparam \pc1|PC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \pc1|PC[2] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[2]~2_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [2]));

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \c1|Decoder1~2 (
// Equation(s):
// \c1|Decoder1~2_combout  = (\c1|Decoder1~0_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [28] & \InstMem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\c1|Decoder1~0_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder1~2 .lut_mask = 16'h2020;
defparam \c1|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \c1|Decoder1~0 (
// Equation(s):
// \c1|Decoder1~0_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [29] & (!\InstMem|altsyncram_component|auto_generated|q_a [26] & (!\InstMem|altsyncram_component|auto_generated|q_a [31] & !\InstMem|altsyncram_component|auto_generated|q_a 
// [30])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\c1|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder1~0 .lut_mask = 16'h0001;
defparam \c1|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \c1|Decoder1~1 (
// Equation(s):
// \c1|Decoder1~1_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [28] & \c1|Decoder1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\c1|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\c1|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder1~1 .lut_mask = 16'h0F00;
defparam \c1|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \c1|WideOr2~0 (
// Equation(s):
// \c1|WideOr2~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [0] & (((\InstMem|altsyncram_component|auto_generated|q_a [3]) # (!\InstMem|altsyncram_component|auto_generated|q_a [2])) # (!\InstMem|altsyncram_component|auto_generated|q_a 
// [1]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [0] & ((\InstMem|altsyncram_component|auto_generated|q_a [2]) # ((!\InstMem|altsyncram_component|auto_generated|q_a [1] & \InstMem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\c1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr2~0 .lut_mask = 16'hF7DC;
defparam \c1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \c1|Selector9~0 (
// Equation(s):
// \c1|Selector9~0_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [4] & (!\InstMem|altsyncram_component|auto_generated|q_a [28] & \c1|Decoder1~0_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\c1|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\c1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector9~0 .lut_mask = 16'h0500;
defparam \c1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \c1|Selector7~0 (
// Equation(s):
// \c1|Selector7~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [5] & (!\c1|WideOr2~0_combout  & \c1|Selector9~0_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\c1|WideOr2~0_combout ),
	.datad(\c1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\c1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector7~0 .lut_mask = 16'h0C00;
defparam \c1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \c1|Selector4~1 (
// Equation(s):
// \c1|Selector4~1_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [26] & (!\InstMem|altsyncram_component|auto_generated|q_a [27] & !\InstMem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\c1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector4~1 .lut_mask = 16'h0003;
defparam \c1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \c1|Selector4~4 (
// Equation(s):
// \c1|Selector4~4_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [31] & (\InstMem|altsyncram_component|auto_generated|q_a [27] & \InstMem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\c1|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector4~4 .lut_mask = 16'hC000;
defparam \c1|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \c1|Selector7~1 (
// Equation(s):
// \c1|Selector7~1_combout  = (\c1|Selector4~1_combout  & (((!\InstMem|altsyncram_component|auto_generated|q_a [28])) # (!\InstMem|altsyncram_component|auto_generated|q_a [29]))) # (!\c1|Selector4~1_combout  & 
// (((!\InstMem|altsyncram_component|auto_generated|q_a [28] & \c1|Selector4~4_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\c1|Selector4~1_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\c1|Selector4~4_combout ),
	.cin(gnd),
	.combout(\c1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector7~1 .lut_mask = 16'h4F4C;
defparam \c1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \c1|Selector7~2 (
// Equation(s):
// \c1|Selector7~2_combout  = (\c1|Selector7~0_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [30] & (!\c1|Decoder1~1_combout  & \c1|Selector7~1_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\c1|Decoder1~1_combout ),
	.datac(\c1|Selector7~0_combout ),
	.datad(\c1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\c1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector7~2 .lut_mask = 16'hF1F0;
defparam \c1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \c1|ULAControl[1] (
// Equation(s):
// \c1|ULAControl [1] = (\c1|Decoder1~2_combout  & (\c1|ULAControl [1])) # (!\c1|Decoder1~2_combout  & ((\c1|Selector7~2_combout )))

	.dataa(\c1|ULAControl [1]),
	.datab(\c1|Decoder1~2_combout ),
	.datac(vcc),
	.datad(\c1|Selector7~2_combout ),
	.cin(gnd),
	.combout(\c1|ULAControl [1]),
	.cout());
// synopsys translate_off
defparam \c1|ULAControl[1] .lut_mask = 16'hBB88;
defparam \c1|ULAControl[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \c1|WideOr0~0 (
// Equation(s):
// \c1|WideOr0~0_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [0] & (\InstMem|altsyncram_component|auto_generated|q_a [1] & !\InstMem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\c1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr0~0 .lut_mask = 16'h0030;
defparam \c1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \c1|WideOr3~0 (
// Equation(s):
// \c1|WideOr3~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [2] & (((\InstMem|altsyncram_component|auto_generated|q_a [0] & !\InstMem|altsyncram_component|auto_generated|q_a [3])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [2] & 
// (\InstMem|altsyncram_component|auto_generated|q_a [1] & (!\InstMem|altsyncram_component|auto_generated|q_a [0] & \InstMem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\c1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr3~0 .lut_mask = 16'h04A0;
defparam \c1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \c1|Selector5~0 (
// Equation(s):
// \c1|Selector5~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [5] & (((\c1|WideOr3~0_combout )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [5] & (!\InstMem|altsyncram_component|auto_generated|q_a [3] & (\c1|WideOr0~0_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\c1|WideOr0~0_combout ),
	.datad(\c1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\c1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector5~0 .lut_mask = 16'hDC10;
defparam \c1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \c1|Selector5~1 (
// Equation(s):
// \c1|Selector5~1_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [27] & (\c1|Decoder1~1_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [4] & \c1|Selector5~0_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\c1|Decoder1~1_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\c1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\c1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector5~1 .lut_mask = 16'h0400;
defparam \c1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \c1|ULAControl[0] (
// Equation(s):
// \c1|ULAControl [0] = (\c1|Decoder1~2_combout  & (\c1|ULAControl [0])) # (!\c1|Decoder1~2_combout  & ((\c1|Selector5~1_combout )))

	.dataa(\c1|ULAControl [0]),
	.datab(vcc),
	.datac(\c1|Selector5~1_combout ),
	.datad(\c1|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\c1|ULAControl [0]),
	.cout());
// synopsys translate_off
defparam \c1|ULAControl[0] .lut_mask = 16'hAAF0;
defparam \c1|ULAControl[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \ula1|Equal0~0 (
// Equation(s):
// \ula1|Equal0~0_combout  = (\c1|ULAControl [2] & (\c1|ULAControl [1] & \c1|ULAControl [0]))

	.dataa(\c1|ULAControl [2]),
	.datab(\c1|ULAControl [1]),
	.datac(vcc),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Equal0~0 .lut_mask = 16'h8800;
defparam \ula1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \r1|Mux11~4 (
// Equation(s):
// \r1|Mux11~4_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [23] & \InstMem|altsyncram_component|auto_generated|q_a [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11~4 .lut_mask = 16'h0F00;
defparam \r1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \c1|Decoder1~4 (
// Equation(s):
// \c1|Decoder1~4_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [29] & (!\InstMem|altsyncram_component|auto_generated|q_a [28] & (!\InstMem|altsyncram_component|auto_generated|q_a [30] & \c1|Selector4~4_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\c1|Selector4~4_combout ),
	.cin(gnd),
	.combout(\c1|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder1~4 .lut_mask = 16'h0100;
defparam \c1|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \c1|WideOr14~0 (
// Equation(s):
// \c1|WideOr14~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [29] & (!\InstMem|altsyncram_component|auto_generated|q_a [28] & \c1|Selector4~4_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(vcc),
	.datad(\c1|Selector4~4_combout ),
	.cin(gnd),
	.combout(\c1|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr14~0 .lut_mask = 16'h2200;
defparam \c1|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \c1|WideOr14~2 (
// Equation(s):
// \c1|WideOr14~2_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [30] & ((\c1|WideOr14~0_combout ) # ((\c1|WideOr14~1_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\c1|WideOr14~1_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\c1|WideOr14~0_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\c1|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr14~2 .lut_mask = 16'h3032;
defparam \c1|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \c1|WideOr14~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c1|WideOr14~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c1|WideOr14~2clkctrl_outclk ));
// synopsys translate_off
defparam \c1|WideOr14~2clkctrl .clock_type = "global clock";
defparam \c1|WideOr14~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \c1|MemtoReg (
// Equation(s):
// \c1|MemtoReg~combout  = (GLOBAL(\c1|WideOr14~2clkctrl_outclk ) & (\c1|MemtoReg~combout )) # (!GLOBAL(\c1|WideOr14~2clkctrl_outclk ) & ((\c1|Decoder1~4_combout )))

	.dataa(vcc),
	.datab(\c1|MemtoReg~combout ),
	.datac(\c1|Decoder1~4_combout ),
	.datad(\c1|WideOr14~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\c1|MemtoReg~combout ),
	.cout());
// synopsys translate_off
defparam \c1|MemtoReg .lut_mask = 16'hCCF0;
defparam \c1|MemtoReg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \ula1|ULAResult[4]~53 (
// Equation(s):
// \ula1|ULAResult[4]~53_combout  = (!\ula1|Equal0~0_combout  & ((\ula1|ULAResult[4]~18_combout ) # (\ula1|ULAResult[4]~17_combout )))

	.dataa(\ula1|ULAResult[4]~18_combout ),
	.datab(vcc),
	.datac(\ula1|Equal0~0_combout ),
	.datad(\ula1|ULAResult[4]~17_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[4]~53 .lut_mask = 16'h0F0A;
defparam \ula1|ULAResult[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \MuxDDest|saida[4]~20 (
// Equation(s):
// \MuxDDest|saida[4]~20_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[4]~53_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.datab(\ula1|ULAResult[4]~53_combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\c1|MemtoReg~combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[4]~20 .lut_mask = 16'h0ACC;
defparam \MuxDDest|saida[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \MuxDDest|saida[4]~36 (
// Equation(s):
// \MuxDDest|saida[4]~36_combout  = (\MuxDDest|saida[4]~20_combout ) # ((\SW~combout [4] & (\c1|MemtoReg~combout  & \entrada|Equal0~5_combout )))

	.dataa(\SW~combout [4]),
	.datab(\c1|MemtoReg~combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\MuxDDest|saida[4]~20_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[4]~36 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \c1|WideOr0~1 (
// Equation(s):
// \c1|WideOr0~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [2] & (((\InstMem|altsyncram_component|auto_generated|q_a [1] & !\InstMem|altsyncram_component|auto_generated|q_a [0])) # (!\InstMem|altsyncram_component|auto_generated|q_a [5]))) 
// # (!\InstMem|altsyncram_component|auto_generated|q_a [2] & (((\InstMem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\c1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr0~1 .lut_mask = 16'h3FB0;
defparam \c1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \c1|WideOr0~2 (
// Equation(s):
// \c1|WideOr0~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [3] & (\InstMem|altsyncram_component|auto_generated|q_a [5] & (\c1|WideOr0~0_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [3] & (((!\c1|WideOr0~1_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\c1|WideOr0~0_combout ),
	.datad(\c1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\c1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr0~2 .lut_mask = 16'h80D5;
defparam \c1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \c1|Selector13~0 (
// Equation(s):
// \c1|Selector13~0_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [27] & (!\InstMem|altsyncram_component|auto_generated|q_a [4] & (\c1|WideOr0~2_combout  & \c1|Decoder1~1_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\c1|WideOr0~2_combout ),
	.datad(\c1|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\c1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector13~0 .lut_mask = 16'h1000;
defparam \c1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \c1|RegDst (
// Equation(s):
// \c1|RegDst~combout  = (GLOBAL(\c1|WideOr14~2clkctrl_outclk ) & (\c1|RegDst~combout )) # (!GLOBAL(\c1|WideOr14~2clkctrl_outclk ) & ((\c1|Selector13~0_combout )))

	.dataa(vcc),
	.datab(\c1|RegDst~combout ),
	.datac(\c1|WideOr14~2clkctrl_outclk ),
	.datad(\c1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\c1|RegDst~combout ),
	.cout());
// synopsys translate_off
defparam \c1|RegDst .lut_mask = 16'hCFC0;
defparam \c1|RegDst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \MuxWR|saida[1]~0 (
// Equation(s):
// \MuxWR|saida[1]~0_combout  = (\c1|RegDst~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [12])) # (!\c1|RegDst~combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\c1|RegDst~combout ),
	.cin(gnd),
	.combout(\MuxWR|saida[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxWR|saida[1]~0 .lut_mask = 16'hCCF0;
defparam \MuxWR|saida[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \MuxWR|saida[0]~1 (
// Equation(s):
// \MuxWR|saida[0]~1_combout  = (\c1|RegDst~combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [11]))) # (!\c1|RegDst~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\c1|RegDst~combout ),
	.cin(gnd),
	.combout(\MuxWR|saida[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxWR|saida[0]~1 .lut_mask = 16'hF0AA;
defparam \MuxWR|saida[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \c1|Selector4~0 (
// Equation(s):
// \c1|Selector4~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [26] & (\InstMem|altsyncram_component|auto_generated|q_a [31] & (\InstMem|altsyncram_component|auto_generated|q_a [27] & !\InstMem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\c1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector4~0 .lut_mask = 16'h0080;
defparam \c1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \c1|Selector4~2 (
// Equation(s):
// \c1|Selector4~2_combout  = (\c1|Selector4~1_combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [29]) # ((\c1|WideOr0~2_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\c1|WideOr0~2_combout ),
	.datab(\c1|Selector4~1_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\c1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector4~2 .lut_mask = 16'hC0C8;
defparam \c1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \c1|Selector4~3 (
// Equation(s):
// \c1|Selector4~3_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [28] & (!\InstMem|altsyncram_component|auto_generated|q_a [30] & ((\c1|Selector4~0_combout ) # (\c1|Selector4~2_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\c1|Selector4~0_combout ),
	.datad(\c1|Selector4~2_combout ),
	.cin(gnd),
	.combout(\c1|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector4~3 .lut_mask = 16'h1110;
defparam \c1|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \r1|Decoder0~0 (
// Equation(s):
// \r1|Decoder0~0_combout  = (!\MuxWR|saida[2]~2_combout  & (\MuxWR|saida[1]~0_combout  & (!\MuxWR|saida[0]~1_combout  & \c1|Selector4~3_combout )))

	.dataa(\MuxWR|saida[2]~2_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\c1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~0 .lut_mask = 16'h0400;
defparam \r1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N21
cycloneii_lcell_ff \r1|r2[4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[4]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [4]));

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \r1|Decoder0~4 (
// Equation(s):
// \r1|Decoder0~4_combout  = (\MuxWR|saida[2]~2_combout  & (\MuxWR|saida[1]~0_combout  & (!\MuxWR|saida[0]~1_combout  & \c1|Selector4~3_combout )))

	.dataa(\MuxWR|saida[2]~2_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\c1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~4 .lut_mask = 16'h0800;
defparam \r1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N15
cycloneii_lcell_ff \r1|r6[4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[4]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [4]));

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \r1|r5[4]~feeder (
// Equation(s):
// \r1|r5[4]~feeder_combout  = \MuxDDest|saida[4]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[4]~36_combout ),
	.cin(gnd),
	.combout(\r1|r5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r5[4]~feeder .lut_mask = 16'hFF00;
defparam \r1|r5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \r1|Decoder0~3 (
// Equation(s):
// \r1|Decoder0~3_combout  = (\MuxWR|saida[2]~2_combout  & (!\MuxWR|saida[1]~0_combout  & (\MuxWR|saida[0]~1_combout  & \c1|Selector4~3_combout )))

	.dataa(\MuxWR|saida[2]~2_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\c1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~3 .lut_mask = 16'h2000;
defparam \r1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N1
cycloneii_lcell_ff \r1|r5[4] (
	.clk(\SW~combout [17]),
	.datain(\r1|r5[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [4]));

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \r1|Mux11~2 (
// Equation(s):
// \r1|Mux11~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [21] & ((\r1|r5 [4]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [4]))))

	.dataa(\r1|r4 [4]),
	.datab(\r1|r5 [4]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11~2 .lut_mask = 16'hFC0A;
defparam \r1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \r1|Mux11~3 (
// Equation(s):
// \r1|Mux11~3_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux11~2_combout  & (\r1|r7 [4])) # (!\r1|Mux11~2_combout  & ((\r1|r6 [4]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux11~2_combout ))))

	.dataa(\r1|r7 [4]),
	.datab(\r1|r6 [4]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\r1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11~3 .lut_mask = 16'hAFC0;
defparam \r1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \r1|Mux11~5 (
// Equation(s):
// \r1|Mux11~5_combout  = (\r1|Mux11~4_combout  & (\InstMem|altsyncram_component|auto_generated|q_a [21])) # (!\r1|Mux11~4_combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\r1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\r1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11~5 .lut_mask = 16'hCCF0;
defparam \r1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \r1|Mux11~7 (
// Equation(s):
// \r1|Mux11~7_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [23] & ((\InstMem|altsyncram_component|auto_generated|q_a [21]) # ((\r1|Mux11~5_combout )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [23] & 
// (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21]) # (\r1|Mux11~5_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\r1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\r1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11~7 .lut_mask = 16'hAF8C;
defparam \r1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \r1|Mux11~6 (
// Equation(s):
// \r1|Mux11~6_combout  = (\r1|Mux11~7_combout  & ((\r1|Mux11~5_combout  & ((\r1|Mux11~3_combout ))) # (!\r1|Mux11~5_combout  & (\r1|r1 [4])))) # (!\r1|Mux11~7_combout  & (((\r1|Mux11~5_combout ))))

	.dataa(\r1|r1 [4]),
	.datab(\r1|Mux11~3_combout ),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\r1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11~6 .lut_mask = 16'hCFA0;
defparam \r1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \r1|Mux11 (
// Equation(s):
// \r1|Mux11~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux11~6_combout  & (\r1|r3 [4])) # (!\r1|Mux11~6_combout  & ((\r1|r2 [4]))))) # (!\r1|Mux11~4_combout  & (((\r1|Mux11~6_combout ))))

	.dataa(\r1|r3 [4]),
	.datab(\r1|Mux11~4_combout ),
	.datac(\r1|r2 [4]),
	.datad(\r1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\r1|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux11 .lut_mask = 16'hBBC0;
defparam \r1|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \ula1|Mux14~5 (
// Equation(s):
// \ula1|Mux14~5_combout  = (!\c1|ULAControl [1] & (\c1|ULAControl [2] & ((!\InstMem|altsyncram_component|auto_generated|q_a [10]) # (!\c1|ULAControl [0]))))

	.dataa(\c1|ULAControl [1]),
	.datab(\c1|ULAControl [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\c1|ULAControl [2]),
	.cin(gnd),
	.combout(\ula1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~5 .lut_mask = 16'h1500;
defparam \ula1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \ula1|Mux14~0 (
// Equation(s):
// \ula1|Mux14~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [9]) # (\InstMem|altsyncram_component|auto_generated|q_a [8])

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~0 .lut_mask = 16'hFFCC;
defparam \ula1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \r1|Mux26~2 (
// Equation(s):
// \r1|Mux26~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & !\InstMem|altsyncram_component|auto_generated|q_a [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\r1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26~2 .lut_mask = 16'h00F0;
defparam \r1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \r1|Decoder0~6 (
// Equation(s):
// \r1|Decoder0~6_combout  = (!\MuxWR|saida[2]~2_combout  & (!\MuxWR|saida[1]~0_combout  & (\MuxWR|saida[0]~1_combout  & \c1|Selector4~3_combout )))

	.dataa(\MuxWR|saida[2]~2_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\c1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~6 .lut_mask = 16'h1000;
defparam \r1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N13
cycloneii_lcell_ff \r1|r1[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [6]));

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \r1|Mux25~2 (
// Equation(s):
// \r1|Mux25~2_combout  = (\r1|r1 [6] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [6]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux25~2 .lut_mask = 16'hF000;
defparam \r1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \r1|Mux26~3 (
// Equation(s):
// \r1|Mux26~3_combout  = (\r1|Mux26~2_combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [16]))) # (!\r1|Mux26~2_combout  & (\InstMem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\r1|Mux26~2_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26~3 .lut_mask = 16'hFA0A;
defparam \r1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \r1|Mux25~3 (
// Equation(s):
// \r1|Mux25~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & (\r1|Mux25~1_combout )) # (!\r1|Mux26~3_combout  & ((\r1|Mux25~2_combout )))))

	.dataa(\r1|Mux25~1_combout ),
	.datab(\r1|Mux25~2_combout ),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux25~3 .lut_mask = 16'hFA0C;
defparam \r1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \r1|Mux25 (
// Equation(s):
// \r1|Mux25~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux25~3_combout  & (\r1|r3 [6])) # (!\r1|Mux25~3_combout  & ((\r1|r2 [6]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux25~3_combout ))))

	.dataa(\r1|r3 [6]),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|r2 [6]),
	.datad(\r1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux25 .lut_mask = 16'hBBC0;
defparam \r1|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \c1|WideOr7~0 (
// Equation(s):
// \c1|WideOr7~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [27] & (((\InstMem|altsyncram_component|auto_generated|q_a [31] & \InstMem|altsyncram_component|auto_generated|q_a [26])))) # (!\InstMem|altsyncram_component|auto_generated|q_a 
// [27] & (\InstMem|altsyncram_component|auto_generated|q_a [29] & (!\InstMem|altsyncram_component|auto_generated|q_a [31] & !\InstMem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\c1|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr7~0 .lut_mask = 16'hA004;
defparam \c1|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \c1|WideOr7~1 (
// Equation(s):
// \c1|WideOr7~1_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [30] & (!\InstMem|altsyncram_component|auto_generated|q_a [28] & \c1|WideOr7~0_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\c1|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\c1|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr7~1 .lut_mask = 16'h0300;
defparam \c1|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \c1|ULASrc (
// Equation(s):
// \c1|ULASrc~combout  = (\c1|Decoder1~2_combout  & (\c1|ULASrc~combout )) # (!\c1|Decoder1~2_combout  & ((\c1|WideOr7~1_combout )))

	.dataa(\c1|ULASrc~combout ),
	.datab(vcc),
	.datac(\c1|WideOr7~1_combout ),
	.datad(\c1|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\c1|ULASrc~combout ),
	.cout());
// synopsys translate_off
defparam \c1|ULASrc .lut_mask = 16'hAAF0;
defparam \c1|ULASrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \MuxULASrc|saida[6]~6 (
// Equation(s):
// \MuxULASrc|saida[6]~6_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [6])) # (!\c1|ULASrc~combout  & ((\r1|Mux25~combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\r1|Mux25~combout ),
	.datad(\c1|ULASrc~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[6]~6 .lut_mask = 16'hCCF0;
defparam \MuxULASrc|saida[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \ula1|Add0~8 (
// Equation(s):
// \ula1|Add0~8_combout  = ((\MuxULASrc|saida[4]~4_combout  $ (\r1|Mux11~combout  $ (!\ula1|Add0~7 )))) # (GND)
// \ula1|Add0~9  = CARRY((\MuxULASrc|saida[4]~4_combout  & ((\r1|Mux11~combout ) # (!\ula1|Add0~7 ))) # (!\MuxULASrc|saida[4]~4_combout  & (\r1|Mux11~combout  & !\ula1|Add0~7 )))

	.dataa(\MuxULASrc|saida[4]~4_combout ),
	.datab(\r1|Mux11~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~7 ),
	.combout(\ula1|Add0~8_combout ),
	.cout(\ula1|Add0~9 ));
// synopsys translate_off
defparam \ula1|Add0~8 .lut_mask = 16'h698E;
defparam \ula1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \ula1|Add0~10 (
// Equation(s):
// \ula1|Add0~10_combout  = (\MuxULASrc|saida[5]~5_combout  & ((\r1|Mux10~combout  & (\ula1|Add0~9  & VCC)) # (!\r1|Mux10~combout  & (!\ula1|Add0~9 )))) # (!\MuxULASrc|saida[5]~5_combout  & ((\r1|Mux10~combout  & (!\ula1|Add0~9 )) # (!\r1|Mux10~combout  & 
// ((\ula1|Add0~9 ) # (GND)))))
// \ula1|Add0~11  = CARRY((\MuxULASrc|saida[5]~5_combout  & (!\r1|Mux10~combout  & !\ula1|Add0~9 )) # (!\MuxULASrc|saida[5]~5_combout  & ((!\ula1|Add0~9 ) # (!\r1|Mux10~combout ))))

	.dataa(\MuxULASrc|saida[5]~5_combout ),
	.datab(\r1|Mux10~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~9 ),
	.combout(\ula1|Add0~10_combout ),
	.cout(\ula1|Add0~11 ));
// synopsys translate_off
defparam \ula1|Add0~10 .lut_mask = 16'h9617;
defparam \ula1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \ula1|ULAResult[5]~25 (
// Equation(s):
// \ula1|ULAResult[5]~25_combout  = (!\c1|ULAControl [0] & ((\c1|ULAControl [2] & (\ula1|Add1~10_combout )) # (!\c1|ULAControl [2] & ((\ula1|Add0~10_combout )))))

	.dataa(\ula1|Add1~10_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\c1|ULAControl [0]),
	.datad(\ula1|Add0~10_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[5]~25 .lut_mask = 16'h0B08;
defparam \ula1|ULAResult[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N5
cycloneii_lcell_ff \r1|r6[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [5]));

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \r1|Decoder0~2 (
// Equation(s):
// \r1|Decoder0~2_combout  = (\MuxWR|saida[2]~2_combout  & (!\MuxWR|saida[1]~0_combout  & (!\MuxWR|saida[0]~1_combout  & \c1|Selector4~3_combout )))

	.dataa(\MuxWR|saida[2]~2_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\c1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~2 .lut_mask = 16'h0200;
defparam \r1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N1
cycloneii_lcell_ff \r1|r4[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [5]));

// Location: LCFF_X25_Y17_N19
cycloneii_lcell_ff \r1|r5[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [5]));

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \r1|Mux26~0 (
// Equation(s):
// \r1|Mux26~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\InstMem|altsyncram_component|auto_generated|q_a [17]) # ((\r1|r5 [5])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & 
// (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (\r1|r4 [5])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r4 [5]),
	.datad(\r1|r5 [5]),
	.cin(gnd),
	.combout(\r1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26~0 .lut_mask = 16'hBA98;
defparam \r1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \r1|Mux26~1 (
// Equation(s):
// \r1|Mux26~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux26~0_combout  & (\r1|r7 [5])) # (!\r1|Mux26~0_combout  & ((\r1|r6 [5]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux26~0_combout ))))

	.dataa(\r1|r7 [5]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r6 [5]),
	.datad(\r1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26~1 .lut_mask = 16'hBBC0;
defparam \r1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \r1|Mux26~5 (
// Equation(s):
// \r1|Mux26~5_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux26~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux26~4_combout ))))

	.dataa(\r1|Mux26~4_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~1_combout ),
	.datad(\r1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26~5 .lut_mask = 16'hFC22;
defparam \r1|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \r1|Mux26 (
// Equation(s):
// \r1|Mux26~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux26~5_combout  & ((\r1|r3 [5]))) # (!\r1|Mux26~5_combout  & (\r1|r2 [5])))) # (!\r1|Mux26~2_combout  & (((\r1|Mux26~5_combout ))))

	.dataa(\r1|r2 [5]),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|r3 [5]),
	.datad(\r1|Mux26~5_combout ),
	.cin(gnd),
	.combout(\r1|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux26 .lut_mask = 16'hF388;
defparam \r1|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \MuxULASrc|saida[5]~5 (
// Equation(s):
// \MuxULASrc|saida[5]~5_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [5])) # (!\c1|ULASrc~combout  & ((\r1|Mux26~combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\c1|ULASrc~combout ),
	.datad(\r1|Mux26~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[5]~5 .lut_mask = 16'hCFC0;
defparam \MuxULASrc|saida[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \ula1|ShiftRight0~31 (
// Equation(s):
// \ula1|ShiftRight0~31_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[6]~6_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[5]~5_combout ))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[5]~5_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[6]~6_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~31 .lut_mask = 16'hFC0C;
defparam \ula1|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \ula1|ShiftRight0~30 (
// Equation(s):
// \ula1|ShiftRight0~30_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[8]~8_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// ((\MuxULASrc|saida[7]~7_combout )))))

	.dataa(\MuxULASrc|saida[8]~8_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[7]~7_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~30 .lut_mask = 16'hB080;
defparam \ula1|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \ula1|ShiftRight0~32 (
// Equation(s):
// \ula1|ShiftRight0~32_combout  = (\ula1|ShiftRight0~30_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [7] & \ula1|ShiftRight0~31_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftRight0~31_combout ),
	.datad(\ula1|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~32 .lut_mask = 16'hFF30;
defparam \ula1|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \ula1|Mux4~12 (
// Equation(s):
// \ula1|Mux4~12_combout  = (\c1|ULAControl [2] & (!\c1|ULAControl [1] & ((\ula1|ShiftLeft0~0_combout ) # (!\c1|ULAControl [0]))))

	.dataa(\ula1|ShiftLeft0~0_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\c1|ULAControl [0]),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~12 .lut_mask = 16'h008C;
defparam \ula1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \ula1|ShiftLeft0~1 (
// Equation(s):
// \ula1|ShiftLeft0~1_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [7] & !\InstMem|altsyncram_component|auto_generated|q_a [6])

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~1 .lut_mask = 16'h0033;
defparam \ula1|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \ula1|ULAResult[13] (
// Equation(s):
// \ula1|ULAResult [13] = (\ula1|Mux3~combout  & (((!\c1|ULAControl [2]) # (!\c1|ULAControl [1])) # (!\c1|ULAControl [0])))

	.dataa(\c1|ULAControl [0]),
	.datab(\c1|ULAControl [1]),
	.datac(\c1|ULAControl [2]),
	.datad(\ula1|Mux3~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult [13]),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[13] .lut_mask = 16'h7F00;
defparam \ula1|ULAResult[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \MuxDDest|saida[13]~29 (
// Equation(s):
// \MuxDDest|saida[13]~29_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout  & (!\entrada|Equal0~5_combout ))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult [13]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout ),
	.datab(\entrada|Equal0~5_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\ula1|ULAResult [13]),
	.cin(gnd),
	.combout(\MuxDDest|saida[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[13]~29 .lut_mask = 16'h2F20;
defparam \MuxDDest|saida[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \MuxWR|saida[2]~2 (
// Equation(s):
// \MuxWR|saida[2]~2_combout  = (\c1|RegDst~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [13])) # (!\c1|RegDst~combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\c1|RegDst~combout ),
	.cin(gnd),
	.combout(\MuxWR|saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxWR|saida[2]~2 .lut_mask = 16'hCCF0;
defparam \MuxWR|saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \r1|Decoder0~1 (
// Equation(s):
// \r1|Decoder0~1_combout  = (\c1|Selector4~3_combout  & (\MuxWR|saida[1]~0_combout  & (\MuxWR|saida[0]~1_combout  & !\MuxWR|saida[2]~2_combout )))

	.dataa(\c1|Selector4~3_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\MuxWR|saida[2]~2_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~1 .lut_mask = 16'h0080;
defparam \r1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N13
cycloneii_lcell_ff \r1|r3[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [13]));

// Location: LCFF_X27_Y18_N29
cycloneii_lcell_ff \r1|r2[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [13]));

// Location: LCFF_X24_Y20_N23
cycloneii_lcell_ff \r1|r6[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [13]));

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \r1|Decoder0~5 (
// Equation(s):
// \r1|Decoder0~5_combout  = (\c1|Selector4~3_combout  & (\MuxWR|saida[1]~0_combout  & (\MuxWR|saida[0]~1_combout  & \MuxWR|saida[2]~2_combout )))

	.dataa(\c1|Selector4~3_combout ),
	.datab(\MuxWR|saida[1]~0_combout ),
	.datac(\MuxWR|saida[0]~1_combout ),
	.datad(\MuxWR|saida[2]~2_combout ),
	.cin(gnd),
	.combout(\r1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Decoder0~5 .lut_mask = 16'h8000;
defparam \r1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N29
cycloneii_lcell_ff \r1|r7[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [13]));

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \r1|r5[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [13]));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \r1|Mux18~0 (
// Equation(s):
// \r1|Mux18~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\InstMem|altsyncram_component|auto_generated|q_a [16])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [16] & ((\r1|r5 [13]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (\r1|r4 [13]))))

	.dataa(\r1|r4 [13]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\r1|r5 [13]),
	.cin(gnd),
	.combout(\r1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux18~0 .lut_mask = 16'hF2C2;
defparam \r1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \r1|Mux18~1 (
// Equation(s):
// \r1|Mux18~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux18~0_combout  & ((\r1|r7 [13]))) # (!\r1|Mux18~0_combout  & (\r1|r6 [13])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux18~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r6 [13]),
	.datac(\r1|r7 [13]),
	.datad(\r1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux18~1 .lut_mask = 16'hF588;
defparam \r1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \r1|Mux18~3 (
// Equation(s):
// \r1|Mux18~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux18~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux18~2_combout ))))

	.dataa(\r1|Mux18~2_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~3_combout ),
	.datad(\r1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux18~3 .lut_mask = 16'hF2C2;
defparam \r1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \r1|Mux18 (
// Equation(s):
// \r1|Mux18~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux18~3_combout  & (\r1|r3 [13])) # (!\r1|Mux18~3_combout  & ((\r1|r2 [13]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux18~3_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|r3 [13]),
	.datac(\r1|r2 [13]),
	.datad(\r1|Mux18~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux18~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux18 .lut_mask = 16'hDDA0;
defparam \r1|Mux18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \MuxULASrc|saida[13]~13 (
// Equation(s):
// \MuxULASrc|saida[13]~13_combout  = (\c1|ULASrc~combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [13]))) # (!\c1|ULASrc~combout  & (\r1|Mux18~combout ))

	.dataa(vcc),
	.datab(\r1|Mux18~combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\c1|ULASrc~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[13]~13 .lut_mask = 16'hF0CC;
defparam \MuxULASrc|saida[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \ula1|ShiftRight0~34 (
// Equation(s):
// \ula1|ShiftRight0~34_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftRight0~33_combout ) # ((\ula1|ShiftLeft0~1_combout  & \MuxULASrc|saida[13]~13_combout ))))

	.dataa(\ula1|ShiftRight0~33_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\ula1|ShiftLeft0~1_combout ),
	.datad(\MuxULASrc|saida[13]~13_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~34 .lut_mask = 16'h3222;
defparam \ula1|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \ula1|Mux14~8 (
// Equation(s):
// \ula1|Mux14~8_combout  = (\c1|ULAControl [2] & ((\c1|ULAControl [1]) # (\c1|ULAControl [0])))

	.dataa(vcc),
	.datab(\c1|ULAControl [2]),
	.datac(\c1|ULAControl [1]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~8 .lut_mask = 16'hCCC0;
defparam \ula1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \ula1|Mux15~0 (
// Equation(s):
// \ula1|Mux15~0_combout  = (\c1|ULAControl [2] & !\c1|ULAControl [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|ULAControl [2]),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~0 .lut_mask = 16'h00F0;
defparam \ula1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \r1|Mux2 (
// Equation(s):
// \r1|Mux2~combout  = (\r1|Mux2~2_combout  & (((\r1|r3 [13])) # (!\r1|Mux11~4_combout ))) # (!\r1|Mux2~2_combout  & (\r1|Mux11~4_combout  & ((\r1|r2 [13]))))

	.dataa(\r1|Mux2~2_combout ),
	.datab(\r1|Mux11~4_combout ),
	.datac(\r1|r3 [13]),
	.datad(\r1|r2 [13]),
	.cin(gnd),
	.combout(\r1|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux2 .lut_mask = 16'hE6A2;
defparam \r1|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout  = (!\ula1|Mux4~combout  & (!\ula1|Equal0~0_combout  & \ula1|Mux3~combout ))

	.dataa(\ula1|Mux4~combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(vcc),
	.datad(\ula1|Mux3~combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0 .lut_mask = 16'h1100;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N27
cycloneii_lcell_ff \r1|r1[15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [15]));

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \r1|r7[15]~feeder (
// Equation(s):
// \r1|r7[15]~feeder_combout  = \MuxDDest|saida[15]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[15]~31_combout ),
	.cin(gnd),
	.combout(\r1|r7[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r7[15]~feeder .lut_mask = 16'hFF00;
defparam \r1|r7[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N5
cycloneii_lcell_ff \r1|r7[15] (
	.clk(\SW~combout [17]),
	.datain(\r1|r7[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [15]));

// Location: LCFF_X24_Y19_N31
cycloneii_lcell_ff \r1|r6[15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [15]));

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \r1|r4[15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [15]));

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \r1|r5[15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [15]));

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \r1|Mux0~0 (
// Equation(s):
// \r1|Mux0~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] 
// & ((\r1|r5 [15]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [15]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r4 [15]),
	.datac(\r1|r5 [15]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux0~0 .lut_mask = 16'hFA44;
defparam \r1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \r1|Mux0~1 (
// Equation(s):
// \r1|Mux0~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux0~0_combout  & (\r1|r7 [15])) # (!\r1|Mux0~0_combout  & ((\r1|r6 [15]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux0~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r7 [15]),
	.datac(\r1|r6 [15]),
	.datad(\r1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux0~1 .lut_mask = 16'hDDA0;
defparam \r1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \r1|Mux0~2 (
// Equation(s):
// \r1|Mux0~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux0~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [15] & ((\r1|Mux11~7_combout ))))

	.dataa(\r1|Mux11~5_combout ),
	.datab(\r1|r1 [15]),
	.datac(\r1|Mux0~1_combout ),
	.datad(\r1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\r1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux0~2 .lut_mask = 16'hE4AA;
defparam \r1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N25
cycloneii_lcell_ff \r1|r2[15] (
	.clk(\SW~combout [17]),
	.datain(\MuxDDest|saida[15]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [15]));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \r1|Mux0 (
// Equation(s):
// \r1|Mux0~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux0~2_combout  & (\r1|r3 [15])) # (!\r1|Mux0~2_combout  & ((\r1|r2 [15]))))) # (!\r1|Mux11~4_combout  & (\r1|Mux0~2_combout ))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|Mux0~2_combout ),
	.datac(\r1|r3 [15]),
	.datad(\r1|r2 [15]),
	.cin(gnd),
	.combout(\r1|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux0 .lut_mask = 16'hE6C4;
defparam \r1|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \ula1|ULAResult[14]~47 (
// Equation(s):
// \ula1|ULAResult[14]~47_combout  = (\c1|ULAControl [2] & ((\c1|ULAControl [1]) # ((\c1|ULAControl [0]) # (!\InstMem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\c1|ULAControl [1]),
	.datab(\c1|ULAControl [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\c1|ULAControl [2]),
	.cin(gnd),
	.combout(\ula1|ULAResult[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[14]~47 .lut_mask = 16'hEF00;
defparam \ula1|ULAResult[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \ula1|Mux1~5 (
// Equation(s):
// \ula1|Mux1~5_combout  = (\c1|ULAControl [1]) # ((!\c1|ULAControl [0] & \InstMem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(vcc),
	.datab(\c1|ULAControl [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~5 .lut_mask = 16'hFF30;
defparam \ula1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \r1|r3[11] (
	.clk(\SW~combout [17]),
	.datain(\MuxDDest|saida[11]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [11]));

// Location: LCFF_X28_Y18_N15
cycloneii_lcell_ff \r1|r7[11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [11]));

// Location: LCFF_X27_Y18_N15
cycloneii_lcell_ff \r1|r6[11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [11]));

// Location: LCFF_X24_Y18_N19
cycloneii_lcell_ff \r1|r4[11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [11]));

// Location: LCFF_X24_Y18_N3
cycloneii_lcell_ff \r1|r5[11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [11]));

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \r1|Mux20~0 (
// Equation(s):
// \r1|Mux20~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\InstMem|altsyncram_component|auto_generated|q_a [17]) # ((\r1|r5 [11])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & 
// (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (\r1|r4 [11])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r4 [11]),
	.datad(\r1|r5 [11]),
	.cin(gnd),
	.combout(\r1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux20~0 .lut_mask = 16'hBA98;
defparam \r1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \r1|Mux20~1 (
// Equation(s):
// \r1|Mux20~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux20~0_combout  & (\r1|r7 [11])) # (!\r1|Mux20~0_combout  & ((\r1|r6 [11]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux20~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r7 [11]),
	.datac(\r1|r6 [11]),
	.datad(\r1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux20~1 .lut_mask = 16'hDDA0;
defparam \r1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N15
cycloneii_lcell_ff \r1|r1[11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [11]));

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \r1|Mux20~2 (
// Equation(s):
// \r1|Mux20~2_combout  = (\r1|r1 [11] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [11]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux20~2 .lut_mask = 16'hF000;
defparam \r1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \r1|Mux20~3 (
// Equation(s):
// \r1|Mux20~3_combout  = (\r1|Mux26~2_combout  & (\r1|Mux26~3_combout )) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & (\r1|Mux20~1_combout )) # (!\r1|Mux26~3_combout  & ((\r1|Mux20~2_combout )))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux26~3_combout ),
	.datac(\r1|Mux20~1_combout ),
	.datad(\r1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux20~3 .lut_mask = 16'hD9C8;
defparam \r1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \r1|Mux20 (
// Equation(s):
// \r1|Mux20~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux20~3_combout  & (\r1|r3 [11])) # (!\r1|Mux20~3_combout  & ((\r1|r2 [11]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux20~3_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|r3 [11]),
	.datac(\r1|r2 [11]),
	.datad(\r1|Mux20~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux20~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux20 .lut_mask = 16'hDDA0;
defparam \r1|Mux20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \MuxULASrc|saida[11]~11 (
// Equation(s):
// \MuxULASrc|saida[11]~11_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [11])) # (!\c1|ULASrc~combout  & ((\r1|Mux20~combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\r1|Mux20~combout ),
	.datad(\c1|ULASrc~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[11]~11 .lut_mask = 16'hCCF0;
defparam \MuxULASrc|saida[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N31
cycloneii_lcell_ff \r1|r3[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [10]));

// Location: LCFF_X25_Y19_N21
cycloneii_lcell_ff \r1|r1[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [10]));

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \r1|Mux21~2 (
// Equation(s):
// \r1|Mux21~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & \r1|r1 [10])

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\r1|r1 [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\r1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux21~2 .lut_mask = 16'hC0C0;
defparam \r1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N13
cycloneii_lcell_ff \r1|r7[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [10]));

// Location: LCFF_X27_Y18_N31
cycloneii_lcell_ff \r1|r6[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [10]));

// Location: LCFF_X29_Y18_N31
cycloneii_lcell_ff \r1|r4[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [10]));

// Location: LCFF_X30_Y18_N15
cycloneii_lcell_ff \r1|r5[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [10]));

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \r1|Mux21~0 (
// Equation(s):
// \r1|Mux21~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & (((\r1|r5 [10]) # (\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (\r1|r4 [10] & 
// ((!\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\r1|r4 [10]),
	.datac(\r1|r5 [10]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux21~0 .lut_mask = 16'hAAE4;
defparam \r1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \r1|Mux21~1 (
// Equation(s):
// \r1|Mux21~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux21~0_combout  & (\r1|r7 [10])) # (!\r1|Mux21~0_combout  & ((\r1|r6 [10]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux21~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r7 [10]),
	.datac(\r1|r6 [10]),
	.datad(\r1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux21~1 .lut_mask = 16'hDDA0;
defparam \r1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \r1|Mux21~3 (
// Equation(s):
// \r1|Mux21~3_combout  = (\r1|Mux26~2_combout  & (\r1|Mux26~3_combout )) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux21~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux21~2_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux26~3_combout ),
	.datac(\r1|Mux21~2_combout ),
	.datad(\r1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux21~3 .lut_mask = 16'hDC98;
defparam \r1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \r1|Mux21 (
// Equation(s):
// \r1|Mux21~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux21~3_combout  & (\r1|r3 [10])) # (!\r1|Mux21~3_combout  & ((\r1|r2 [10]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux21~3_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|r3 [10]),
	.datac(\r1|r2 [10]),
	.datad(\r1|Mux21~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux21~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux21 .lut_mask = 16'hDDA0;
defparam \r1|Mux21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \ula1|ShiftRight0~40 (
// Equation(s):
// \ula1|ShiftRight0~40_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [9] & ((\ula1|ShiftRight0~39_combout ) # ((\ula1|ShiftRight0~32_combout  & \InstMem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\ula1|ShiftRight0~39_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\ula1|ShiftRight0~32_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~40 .lut_mask = 16'h3222;
defparam \ula1|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \ula1|ShiftRight0~33 (
// Equation(s):
// \ula1|ShiftRight0~33_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (((\MuxULASrc|saida[15]~15_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [6])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// (\MuxULASrc|saida[14]~14_combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\MuxULASrc|saida[14]~14_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\MuxULASrc|saida[15]~15_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~33 .lut_mask = 16'h22C0;
defparam \ula1|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \ula1|ShiftRight0~41 (
// Equation(s):
// \ula1|ShiftRight0~41_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftRight0~33_combout ) # ((\ula1|ShiftLeft0~1_combout  & \MuxULASrc|saida[13]~13_combout ))))

	.dataa(\ula1|ShiftLeft0~1_combout ),
	.datab(\ula1|ShiftRight0~33_combout ),
	.datac(\MuxULASrc|saida[13]~13_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~41 .lut_mask = 16'hEC00;
defparam \ula1|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \ula1|ShiftRight0~42 (
// Equation(s):
// \ula1|ShiftRight0~42_combout  = (\ula1|ShiftRight0~41_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftRight0~28_combout ) # (\ula1|ShiftRight0~27_combout ))))

	.dataa(\ula1|ShiftRight0~28_combout ),
	.datab(\ula1|ShiftRight0~41_combout ),
	.datac(\ula1|ShiftRight0~27_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~42 .lut_mask = 16'hCCFE;
defparam \ula1|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \ula1|ShiftRight0~43 (
// Equation(s):
// \ula1|ShiftRight0~43_combout  = (\ula1|ShiftRight0~40_combout ) # ((\ula1|ShiftRight0~42_combout  & \InstMem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(vcc),
	.datab(\ula1|ShiftRight0~40_combout ),
	.datac(\ula1|ShiftRight0~42_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~43 .lut_mask = 16'hFCCC;
defparam \ula1|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N7
cycloneii_lcell_ff \r1|r2[1] (
	.clk(\SW~combout [17]),
	.datain(\MuxDDest|saida[1]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [1]));

// Location: LCFF_X25_Y14_N1
cycloneii_lcell_ff \r1|r6[1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[1]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [1]));

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \r1|r4[1]~feeder (
// Equation(s):
// \r1|r4[1]~feeder_combout  = \MuxDDest|saida[1]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[1]~33_combout ),
	.cin(gnd),
	.combout(\r1|r4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r4[1]~feeder .lut_mask = 16'hFF00;
defparam \r1|r4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N9
cycloneii_lcell_ff \r1|r4[1] (
	.clk(\SW~combout [17]),
	.datain(\r1|r4[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [1]));

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \r1|Mux30~0 (
// Equation(s):
// \r1|Mux30~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r5 [1]) # ((\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (((\r1|r4 [1] & 
// !\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\r1|r5 [1]),
	.datab(\r1|r4 [1]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux30~0 .lut_mask = 16'hF0AC;
defparam \r1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \r1|Mux30~1 (
// Equation(s):
// \r1|Mux30~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux30~0_combout  & (\r1|r7 [1])) # (!\r1|Mux30~0_combout  & ((\r1|r6 [1]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux30~0_combout ))))

	.dataa(\r1|r7 [1]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r6 [1]),
	.datad(\r1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux30~1 .lut_mask = 16'hBBC0;
defparam \r1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \r1|Mux30~3 (
// Equation(s):
// \r1|Mux30~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux30~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux30~2_combout ))))

	.dataa(\r1|Mux30~2_combout ),
	.datab(\r1|Mux30~1_combout ),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux30~3 .lut_mask = 16'hFC0A;
defparam \r1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \r1|Mux30 (
// Equation(s):
// \r1|Mux30~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux30~3_combout  & (\r1|r3 [1])) # (!\r1|Mux30~3_combout  & ((\r1|r2 [1]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux30~3_combout ))))

	.dataa(\r1|r3 [1]),
	.datab(\r1|r2 [1]),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|Mux30~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux30~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux30 .lut_mask = 16'hAFC0;
defparam \r1|Mux30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \MuxDDest|saida[8]~24 (
// Equation(s):
// \MuxDDest|saida[8]~24_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[8]~31_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\c1|MemtoReg~combout ),
	.datac(\ula1|ULAResult[8]~31_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[8]~24 .lut_mask = 16'h30B8;
defparam \MuxDDest|saida[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N21
cycloneii_lcell_ff \r1|r7[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [8]));

// Location: LCFF_X30_Y18_N19
cycloneii_lcell_ff \r1|r5[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [8]));

// Location: LCFF_X29_Y18_N3
cycloneii_lcell_ff \r1|r4[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [8]));

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \r1|Mux7~0 (
// Equation(s):
// \r1|Mux7~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (\InstMem|altsyncram_component|auto_generated|q_a [21])) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] & 
// (\r1|r5 [8])) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r4 [8])))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\r1|r5 [8]),
	.datad(\r1|r4 [8]),
	.cin(gnd),
	.combout(\r1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux7~0 .lut_mask = 16'hD9C8;
defparam \r1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \r1|Mux7~1 (
// Equation(s):
// \r1|Mux7~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux7~0_combout  & ((\r1|r7 [8]))) # (!\r1|Mux7~0_combout  & (\r1|r6 [8])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux7~0_combout ))))

	.dataa(\r1|r6 [8]),
	.datab(\r1|r7 [8]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\r1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux7~1 .lut_mask = 16'hCFA0;
defparam \r1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \r1|Mux7~2 (
// Equation(s):
// \r1|Mux7~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux7~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [8] & ((\r1|Mux11~7_combout ))))

	.dataa(\r1|r1 [8]),
	.datab(\r1|Mux11~5_combout ),
	.datac(\r1|Mux7~1_combout ),
	.datad(\r1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\r1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux7~2 .lut_mask = 16'hE2CC;
defparam \r1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N21
cycloneii_lcell_ff \r1|r2[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [8]));

// Location: LCFF_X28_Y15_N11
cycloneii_lcell_ff \r1|r3[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [8]));

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \r1|Mux7 (
// Equation(s):
// \r1|Mux7~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux7~2_combout  & ((\r1|r3 [8]))) # (!\r1|Mux7~2_combout  & (\r1|r2 [8])))) # (!\r1|Mux11~4_combout  & (\r1|Mux7~2_combout ))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|Mux7~2_combout ),
	.datac(\r1|r2 [8]),
	.datad(\r1|r3 [8]),
	.cin(gnd),
	.combout(\r1|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux7 .lut_mask = 16'hEC64;
defparam \r1|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \ula1|Add1~14 (
// Equation(s):
// \ula1|Add1~14_combout  = (\r1|Mux8~combout  & ((\MuxULASrc|saida[7]~7_combout  & (!\ula1|Add1~13 )) # (!\MuxULASrc|saida[7]~7_combout  & (\ula1|Add1~13  & VCC)))) # (!\r1|Mux8~combout  & ((\MuxULASrc|saida[7]~7_combout  & ((\ula1|Add1~13 ) # (GND))) # 
// (!\MuxULASrc|saida[7]~7_combout  & (!\ula1|Add1~13 ))))
// \ula1|Add1~15  = CARRY((\r1|Mux8~combout  & (\MuxULASrc|saida[7]~7_combout  & !\ula1|Add1~13 )) # (!\r1|Mux8~combout  & ((\MuxULASrc|saida[7]~7_combout ) # (!\ula1|Add1~13 ))))

	.dataa(\r1|Mux8~combout ),
	.datab(\MuxULASrc|saida[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~13 ),
	.combout(\ula1|Add1~14_combout ),
	.cout(\ula1|Add1~15 ));
// synopsys translate_off
defparam \ula1|Add1~14 .lut_mask = 16'h694D;
defparam \ula1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \ula1|Add1~16 (
// Equation(s):
// \ula1|Add1~16_combout  = ((\MuxULASrc|saida[8]~8_combout  $ (\r1|Mux7~combout  $ (\ula1|Add1~15 )))) # (GND)
// \ula1|Add1~17  = CARRY((\MuxULASrc|saida[8]~8_combout  & (\r1|Mux7~combout  & !\ula1|Add1~15 )) # (!\MuxULASrc|saida[8]~8_combout  & ((\r1|Mux7~combout ) # (!\ula1|Add1~15 ))))

	.dataa(\MuxULASrc|saida[8]~8_combout ),
	.datab(\r1|Mux7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~15 ),
	.combout(\ula1|Add1~16_combout ),
	.cout(\ula1|Add1~17 ));
// synopsys translate_off
defparam \ula1|Add1~16 .lut_mask = 16'h964D;
defparam \ula1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \ula1|ShiftLeft0~12 (
// Equation(s):
// \ula1|ShiftLeft0~12_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (\MuxULASrc|saida[5]~5_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\MuxULASrc|saida[7]~7_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[5]~5_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[7]~7_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~12 .lut_mask = 16'hCFC0;
defparam \ula1|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \ula1|ShiftLeft0~23 (
// Equation(s):
// \ula1|ShiftLeft0~23_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\ula1|ShiftLeft0~12_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\ula1|ShiftLeft0~22_combout ))

	.dataa(\ula1|ShiftLeft0~22_combout ),
	.datab(vcc),
	.datac(\ula1|ShiftLeft0~12_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~23 .lut_mask = 16'hF0AA;
defparam \ula1|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \ula1|Mux5~0 (
// Equation(s):
// \ula1|Mux5~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [10]) # ((\c1|ULAControl [0]) # (\InstMem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\c1|ULAControl [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux5~0 .lut_mask = 16'hFFFC;
defparam \ula1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \ula1|Mux5~1 (
// Equation(s):
// \ula1|Mux5~1_combout  = \c1|ULAControl [0] $ (((\InstMem|altsyncram_component|auto_generated|q_a [10]) # (\InstMem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\c1|ULAControl [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux5~1 .lut_mask = 16'h0F3C;
defparam \ula1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \ula1|Mux5~2 (
// Equation(s):
// \ula1|Mux5~2_combout  = (\c1|ULAControl [0]) # ((!\InstMem|altsyncram_component|auto_generated|q_a [10] & (\InstMem|altsyncram_component|auto_generated|q_a [8] & !\InstMem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\c1|ULAControl [0]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux5~2 .lut_mask = 16'hAABA;
defparam \ula1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \MuxULASrc|saida[10]~10 (
// Equation(s):
// \MuxULASrc|saida[10]~10_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [10])) # (!\c1|ULASrc~combout  & ((\r1|Mux21~combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datab(vcc),
	.datac(\r1|Mux21~combout ),
	.datad(\c1|ULASrc~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[10]~10 .lut_mask = 16'hAAF0;
defparam \MuxULASrc|saida[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \ula1|ShiftRight0~12 (
// Equation(s):
// \ula1|ShiftRight0~12_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[11]~11_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[10]~10_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(vcc),
	.datac(\MuxULASrc|saida[11]~11_combout ),
	.datad(\MuxULASrc|saida[10]~10_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~12 .lut_mask = 16'hF5A0;
defparam \ula1|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N7
cycloneii_lcell_ff \r1|r1[8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[8]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [8]));

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \r1|Mux23~2 (
// Equation(s):
// \r1|Mux23~2_combout  = (\r1|r1 [8] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [8]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux23~2 .lut_mask = 16'hF000;
defparam \r1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \r1|Mux23~0 (
// Equation(s):
// \r1|Mux23~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r5 [8]) # ((\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (((\r1|r4 [8] & 
// !\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\r1|r5 [8]),
	.datac(\r1|r4 [8]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux23~0 .lut_mask = 16'hAAD8;
defparam \r1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \r1|Mux23~1 (
// Equation(s):
// \r1|Mux23~1_combout  = (\r1|Mux23~0_combout  & (((\r1|r7 [8]) # (!\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\r1|Mux23~0_combout  & (\r1|r6 [8] & ((\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\r1|r6 [8]),
	.datab(\r1|Mux23~0_combout ),
	.datac(\r1|r7 [8]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux23~1 .lut_mask = 16'hE2CC;
defparam \r1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \r1|Mux23~3 (
// Equation(s):
// \r1|Mux23~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux23~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux23~2_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux23~2_combout ),
	.datac(\r1|Mux23~1_combout ),
	.datad(\r1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux23~3 .lut_mask = 16'hFA44;
defparam \r1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \r1|Mux23 (
// Equation(s):
// \r1|Mux23~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux23~3_combout  & (\r1|r3 [8])) # (!\r1|Mux23~3_combout  & ((\r1|r2 [8]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux23~3_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|r3 [8]),
	.datac(\r1|r2 [8]),
	.datad(\r1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux23~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux23 .lut_mask = 16'hDDA0;
defparam \r1|Mux23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \MuxULASrc|saida[8]~8 (
// Equation(s):
// \MuxULASrc|saida[8]~8_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [8])) # (!\c1|ULASrc~combout  & ((\r1|Mux23~combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\r1|Mux23~combout ),
	.datac(\c1|ULASrc~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxULASrc|saida[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[8]~8 .lut_mask = 16'hACAC;
defparam \MuxULASrc|saida[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \ula1|ShiftRight0~11 (
// Equation(s):
// \ula1|ShiftRight0~11_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[9]~9_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[8]~8_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(vcc),
	.datac(\MuxULASrc|saida[9]~9_combout ),
	.datad(\MuxULASrc|saida[8]~8_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~11 .lut_mask = 16'hF5A0;
defparam \ula1|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \ula1|ShiftRight0~13 (
// Equation(s):
// \ula1|ShiftRight0~13_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (\ula1|ShiftRight0~12_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\ula1|ShiftRight0~11_combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftRight0~12_combout ),
	.datad(\ula1|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~13 .lut_mask = 16'hF3C0;
defparam \ula1|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \ula1|ShiftRight0~17 (
// Equation(s):
// \ula1|ShiftRight0~17_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftRight0~16_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & (\ula1|ShiftRight0~13_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\ula1|ShiftRight0~13_combout ),
	.datad(\ula1|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~17 .lut_mask = 16'hFA50;
defparam \ula1|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \ula1|Mux8~5 (
// Equation(s):
// \ula1|Mux8~5_combout  = (\ula1|Mux5~1_combout  & ((\ula1|Mux5~2_combout  & ((\ula1|ShiftRight0~17_combout ))) # (!\ula1|Mux5~2_combout  & (\ula1|Mux8~7_combout )))) # (!\ula1|Mux5~1_combout  & (((!\ula1|Mux5~2_combout ))))

	.dataa(\ula1|Mux8~7_combout ),
	.datab(\ula1|Mux5~1_combout ),
	.datac(\ula1|Mux5~2_combout ),
	.datad(\ula1|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ula1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux8~5 .lut_mask = 16'hCB0B;
defparam \ula1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \ula1|Mux8~6 (
// Equation(s):
// \ula1|Mux8~6_combout  = (\ula1|Mux5~0_combout  & (((\ula1|Mux8~5_combout )))) # (!\ula1|Mux5~0_combout  & ((\ula1|Mux8~5_combout  & ((\ula1|ShiftLeft0~23_combout ))) # (!\ula1|Mux8~5_combout  & (\ula1|ShiftLeft0~9_combout ))))

	.dataa(\ula1|ShiftLeft0~9_combout ),
	.datab(\ula1|ShiftLeft0~23_combout ),
	.datac(\ula1|Mux5~0_combout ),
	.datad(\ula1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ula1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux8~6 .lut_mask = 16'hFC0A;
defparam \ula1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \ula1|ULAResult[8]~30 (
// Equation(s):
// \ula1|ULAResult[8]~30_combout  = (\c1|ULAControl [1] & (\ula1|Add1~16_combout )) # (!\c1|ULAControl [1] & ((\ula1|Mux8~6_combout )))

	.dataa(vcc),
	.datab(\ula1|Add1~16_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux8~6_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[8]~30 .lut_mask = 16'hCFC0;
defparam \ula1|ULAResult[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \ula1|ULAResult[8]~28 (
// Equation(s):
// \ula1|ULAResult[8]~28_combout  = (\r1|Mux7~combout  & ((\MuxULASrc|saida[8]~8_combout ) # (\c1|ULAControl [0]))) # (!\r1|Mux7~combout  & (\MuxULASrc|saida[8]~8_combout  & \c1|ULAControl [0]))

	.dataa(vcc),
	.datab(\r1|Mux7~combout ),
	.datac(\MuxULASrc|saida[8]~8_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|ULAResult[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[8]~28 .lut_mask = 16'hFCC0;
defparam \ula1|ULAResult[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \ula1|ULAResult[8]~29 (
// Equation(s):
// \ula1|ULAResult[8]~29_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & ((!\ula1|ULAResult[8]~28_combout ))) # (!\c1|ULAControl [0] & (\ula1|Add0~16_combout )))) # (!\c1|ULAControl [1] & (((\ula1|ULAResult[8]~28_combout ))))

	.dataa(\ula1|Add0~16_combout ),
	.datab(\ula1|ULAResult[8]~28_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|ULAResult[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[8]~29 .lut_mask = 16'h3CAC;
defparam \ula1|ULAResult[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \ula1|ULAResult[8]~31 (
// Equation(s):
// \ula1|ULAResult[8]~31_combout  = (!\ula1|Equal0~0_combout  & ((\c1|ULAControl [2] & (\ula1|ULAResult[8]~30_combout )) # (!\c1|ULAControl [2] & ((\ula1|ULAResult[8]~29_combout )))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|ULAResult[8]~30_combout ),
	.datad(\ula1|ULAResult[8]~29_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[8]~31 .lut_mask = 16'h5140;
defparam \ula1|ULAResult[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \ula1|ShiftLeft0~24 (
// Equation(s):
// \ula1|ShiftLeft0~24_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\MuxULASrc|saida[7]~7_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// (\MuxULASrc|saida[9]~9_combout ))))

	.dataa(\MuxULASrc|saida[9]~9_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[7]~7_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~24 .lut_mask = 16'h3202;
defparam \ula1|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \ula1|ShiftLeft0~22 (
// Equation(s):
// \ula1|ShiftLeft0~22_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (\MuxULASrc|saida[6]~6_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\MuxULASrc|saida[8]~8_combout )))

	.dataa(\MuxULASrc|saida[6]~6_combout ),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[8]~8_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~22 .lut_mask = 16'hAFA0;
defparam \ula1|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \ula1|ShiftLeft0~25 (
// Equation(s):
// \ula1|ShiftLeft0~25_combout  = (\ula1|ShiftLeft0~24_combout ) # ((\InstMem|altsyncram_component|auto_generated|q_a [6] & \ula1|ShiftLeft0~22_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ula1|ShiftLeft0~24_combout ),
	.datac(vcc),
	.datad(\ula1|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~25 .lut_mask = 16'hEECC;
defparam \ula1|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \ula1|Mux7~1 (
// Equation(s):
// \ula1|Mux7~1_combout  = (\ula1|Mux5~1_combout  & ((\ula1|Mux5~2_combout  & ((\ula1|ShiftRight0~42_combout ))) # (!\ula1|Mux5~2_combout  & (\ula1|Mux7~0_combout )))) # (!\ula1|Mux5~1_combout  & (((!\ula1|Mux5~2_combout ))))

	.dataa(\ula1|Mux7~0_combout ),
	.datab(\ula1|Mux5~1_combout ),
	.datac(\ula1|Mux5~2_combout ),
	.datad(\ula1|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\ula1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux7~1 .lut_mask = 16'hCB0B;
defparam \ula1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \ula1|Mux7~2 (
// Equation(s):
// \ula1|Mux7~2_combout  = (\ula1|Mux5~0_combout  & (((\ula1|Mux7~1_combout )))) # (!\ula1|Mux5~0_combout  & ((\ula1|Mux7~1_combout  & ((\ula1|ShiftLeft0~25_combout ))) # (!\ula1|Mux7~1_combout  & (\ula1|ShiftLeft0~18_combout ))))

	.dataa(\ula1|ShiftLeft0~18_combout ),
	.datab(\ula1|Mux5~0_combout ),
	.datac(\ula1|ShiftLeft0~25_combout ),
	.datad(\ula1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux7~2 .lut_mask = 16'hFC22;
defparam \ula1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \r1|r3[9]~feeder (
// Equation(s):
// \r1|r3[9]~feeder_combout  = \MuxDDest|saida[9]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[9]~25_combout ),
	.cin(gnd),
	.combout(\r1|r3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r3[9]~feeder .lut_mask = 16'hFF00;
defparam \r1|r3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N5
cycloneii_lcell_ff \r1|r3[9] (
	.clk(\SW~combout [17]),
	.datain(\r1|r3[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [9]));

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \r1|r7[9] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[9]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [9]));

// Location: LCFF_X25_Y18_N23
cycloneii_lcell_ff \r1|r6[9] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[9]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [9]));

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \r1|Mux6~1 (
// Equation(s):
// \r1|Mux6~1_combout  = (\r1|Mux6~0_combout  & ((\r1|r7 [9]) # ((!\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\r1|Mux6~0_combout  & (((\r1|r6 [9] & \InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|Mux6~0_combout ),
	.datab(\r1|r7 [9]),
	.datac(\r1|r6 [9]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux6~1 .lut_mask = 16'hD8AA;
defparam \r1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \r1|Mux6~2 (
// Equation(s):
// \r1|Mux6~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux6~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [9] & ((\r1|Mux11~7_combout ))))

	.dataa(\r1|r1 [9]),
	.datab(\r1|Mux6~1_combout ),
	.datac(\r1|Mux11~5_combout ),
	.datad(\r1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\r1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux6~2 .lut_mask = 16'hCAF0;
defparam \r1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \r1|Mux6 (
// Equation(s):
// \r1|Mux6~combout  = (\r1|Mux6~2_combout  & (((\r1|r3 [9]) # (!\r1|Mux11~4_combout )))) # (!\r1|Mux6~2_combout  & (\r1|r2 [9] & ((\r1|Mux11~4_combout ))))

	.dataa(\r1|r2 [9]),
	.datab(\r1|r3 [9]),
	.datac(\r1|Mux6~2_combout ),
	.datad(\r1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\r1|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux6 .lut_mask = 16'hCAF0;
defparam \r1|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \ula1|Add1~18 (
// Equation(s):
// \ula1|Add1~18_combout  = (\MuxULASrc|saida[9]~9_combout  & ((\r1|Mux6~combout  & (!\ula1|Add1~17 )) # (!\r1|Mux6~combout  & ((\ula1|Add1~17 ) # (GND))))) # (!\MuxULASrc|saida[9]~9_combout  & ((\r1|Mux6~combout  & (\ula1|Add1~17  & VCC)) # 
// (!\r1|Mux6~combout  & (!\ula1|Add1~17 ))))
// \ula1|Add1~19  = CARRY((\MuxULASrc|saida[9]~9_combout  & ((!\ula1|Add1~17 ) # (!\r1|Mux6~combout ))) # (!\MuxULASrc|saida[9]~9_combout  & (!\r1|Mux6~combout  & !\ula1|Add1~17 )))

	.dataa(\MuxULASrc|saida[9]~9_combout ),
	.datab(\r1|Mux6~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~17 ),
	.combout(\ula1|Add1~18_combout ),
	.cout(\ula1|Add1~19 ));
// synopsys translate_off
defparam \ula1|Add1~18 .lut_mask = 16'h692B;
defparam \ula1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \ula1|ULAResult[9]~34 (
// Equation(s):
// \ula1|ULAResult[9]~34_combout  = (\c1|ULAControl [1] & ((\ula1|Add1~18_combout ))) # (!\c1|ULAControl [1] & (\ula1|Mux7~2_combout ))

	.dataa(\c1|ULAControl [1]),
	.datab(vcc),
	.datac(\ula1|Mux7~2_combout ),
	.datad(\ula1|Add1~18_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[9]~34 .lut_mask = 16'hFA50;
defparam \ula1|ULAResult[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \ula1|ULAResult[9]~32 (
// Equation(s):
// \ula1|ULAResult[9]~32_combout  = (\c1|ULAControl [0] & ((\MuxULASrc|saida[9]~9_combout ) # (\r1|Mux6~combout ))) # (!\c1|ULAControl [0] & (\MuxULASrc|saida[9]~9_combout  & \r1|Mux6~combout ))

	.dataa(vcc),
	.datab(\c1|ULAControl [0]),
	.datac(\MuxULASrc|saida[9]~9_combout ),
	.datad(\r1|Mux6~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[9]~32 .lut_mask = 16'hFCC0;
defparam \ula1|ULAResult[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \ula1|ULAResult[9]~33 (
// Equation(s):
// \ula1|ULAResult[9]~33_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & ((!\ula1|ULAResult[9]~32_combout ))) # (!\c1|ULAControl [0] & (\ula1|Add0~18_combout )))) # (!\c1|ULAControl [1] & (((\ula1|ULAResult[9]~32_combout ))))

	.dataa(\ula1|Add0~18_combout ),
	.datab(\ula1|ULAResult[9]~32_combout ),
	.datac(\c1|ULAControl [0]),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|ULAResult[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[9]~33 .lut_mask = 16'h3ACC;
defparam \ula1|ULAResult[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \ula1|ULAResult[9]~35 (
// Equation(s):
// \ula1|ULAResult[9]~35_combout  = (!\ula1|Equal0~0_combout  & ((\c1|ULAControl [2] & (\ula1|ULAResult[9]~34_combout )) # (!\c1|ULAControl [2] & ((\ula1|ULAResult[9]~33_combout )))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|ULAResult[9]~34_combout ),
	.datad(\ula1|ULAResult[9]~33_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[9]~35 .lut_mask = 16'h5140;
defparam \ula1|ULAResult[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \ula1|ShiftLeft0~27 (
// Equation(s):
// \ula1|ShiftLeft0~27_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[9]~9_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[10]~10_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[9]~9_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[10]~10_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~27 .lut_mask = 16'hCFC0;
defparam \ula1|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \ula1|ShiftLeft0~26 (
// Equation(s):
// \ula1|ShiftLeft0~26_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[7]~7_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// (\MuxULASrc|saida[8]~8_combout ))))

	.dataa(\MuxULASrc|saida[8]~8_combout ),
	.datab(\MuxULASrc|saida[7]~7_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~26 .lut_mask = 16'hC0A0;
defparam \ula1|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \ula1|ShiftLeft0~28 (
// Equation(s):
// \ula1|ShiftLeft0~28_combout  = (\ula1|ShiftLeft0~26_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [7] & \ula1|ShiftLeft0~27_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ula1|ShiftLeft0~27_combout ),
	.datac(vcc),
	.datad(\ula1|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~28 .lut_mask = 16'hFF44;
defparam \ula1|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \MuxULASrc|saida[1]~1 (
// Equation(s):
// \MuxULASrc|saida[1]~1_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [1])) # (!\c1|ULASrc~combout  & ((\r1|Mux30~combout )))

	.dataa(\c1|ULASrc~combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\r1|Mux30~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxULASrc|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[1]~1 .lut_mask = 16'hD8D8;
defparam \MuxULASrc|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \ula1|ShiftLeft0~3 (
// Equation(s):
// \ula1|ShiftLeft0~3_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (\MuxULASrc|saida[0]~0_combout  & ((!\InstMem|altsyncram_component|auto_generated|q_a [6])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// (((\MuxULASrc|saida[1]~1_combout  & \InstMem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\MuxULASrc|saida[0]~0_combout ),
	.datab(\MuxULASrc|saida[1]~1_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~3 .lut_mask = 16'h0CA0;
defparam \ula1|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \ula1|Mux6~0 (
// Equation(s):
// \ula1|Mux6~0_combout  = (\ula1|Mux8~4_combout  & ((\ula1|ShiftLeft0~3_combout ) # ((\MuxULASrc|saida[2]~2_combout  & \ula1|ShiftLeft0~1_combout ))))

	.dataa(\ula1|Mux8~4_combout ),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(\ula1|ShiftLeft0~3_combout ),
	.datad(\ula1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux6~0 .lut_mask = 16'hA8A0;
defparam \ula1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N25
cycloneii_lcell_ff \r1|r6[12] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[12]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [12]));

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \r1|r4[12] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[12]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [12]));

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \r1|r5[12]~feeder (
// Equation(s):
// \r1|r5[12]~feeder_combout  = \MuxDDest|saida[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[12]~28_combout ),
	.cin(gnd),
	.combout(\r1|r5[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r5[12]~feeder .lut_mask = 16'hFF00;
defparam \r1|r5[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N11
cycloneii_lcell_ff \r1|r5[12] (
	.clk(\SW~combout [17]),
	.datain(\r1|r5[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [12]));

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \r1|Mux19~0 (
// Equation(s):
// \r1|Mux19~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\InstMem|altsyncram_component|auto_generated|q_a [16])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [16] & ((\r1|r5 [12]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (\r1|r4 [12]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r4 [12]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\r1|r5 [12]),
	.cin(gnd),
	.combout(\r1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux19~0 .lut_mask = 16'hF4A4;
defparam \r1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneii_lcell_comb \r1|Mux19~1 (
// Equation(s):
// \r1|Mux19~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux19~0_combout  & (\r1|r7 [12])) # (!\r1|Mux19~0_combout  & ((\r1|r6 [12]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux19~0_combout ))))

	.dataa(\r1|r7 [12]),
	.datab(\r1|r6 [12]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\r1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux19~1 .lut_mask = 16'hAFC0;
defparam \r1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \r1|Mux19~3 (
// Equation(s):
// \r1|Mux19~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux19~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux19~2_combout ))))

	.dataa(\r1|Mux19~2_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~3_combout ),
	.datad(\r1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux19~3 .lut_mask = 16'hF2C2;
defparam \r1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \r1|Mux19 (
// Equation(s):
// \r1|Mux19~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux19~3_combout  & ((\r1|r3 [12]))) # (!\r1|Mux19~3_combout  & (\r1|r2 [12])))) # (!\r1|Mux26~2_combout  & (((\r1|Mux19~3_combout ))))

	.dataa(\r1|r2 [12]),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|r3 [12]),
	.datad(\r1|Mux19~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux19~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux19 .lut_mask = 16'hF388;
defparam \r1|Mux19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \MuxULASrc|saida[12]~12 (
// Equation(s):
// \MuxULASrc|saida[12]~12_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [12])) # (!\c1|ULASrc~combout  & ((\r1|Mux19~combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [12]),
	.datab(vcc),
	.datac(\r1|Mux19~combout ),
	.datad(\c1|ULASrc~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[12]~12 .lut_mask = 16'hAAF0;
defparam \MuxULASrc|saida[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneii_lcell_comb \ula1|ShiftRight0~14 (
// Equation(s):
// \ula1|ShiftRight0~14_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[13]~13_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[12]~12_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(vcc),
	.datac(\MuxULASrc|saida[13]~13_combout ),
	.datad(\MuxULASrc|saida[12]~12_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~14 .lut_mask = 16'hF5A0;
defparam \ula1|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \ula1|ShiftRight0~20 (
// Equation(s):
// \ula1|ShiftRight0~20_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\ula1|ShiftRight0~14_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (\ula1|ShiftRight0~12_combout ))

	.dataa(vcc),
	.datab(\ula1|ShiftRight0~12_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ula1|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~20 .lut_mask = 16'hFC0C;
defparam \ula1|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneii_lcell_comb \ula1|ShiftRight0~35 (
// Equation(s):
// \ula1|ShiftRight0~35_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & (\ula1|ShiftRight0~15_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [7]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & 
// (((\ula1|ShiftRight0~20_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\ula1|ShiftRight0~15_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ula1|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~35 .lut_mask = 16'h5D08;
defparam \ula1|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \ula1|Mux6~1 (
// Equation(s):
// \ula1|Mux6~1_combout  = (\ula1|Mux5~1_combout  & ((\ula1|Mux5~2_combout  & ((\ula1|ShiftRight0~35_combout ))) # (!\ula1|Mux5~2_combout  & (\ula1|Mux6~0_combout )))) # (!\ula1|Mux5~1_combout  & (((!\ula1|Mux5~2_combout ))))

	.dataa(\ula1|Mux5~1_combout ),
	.datab(\ula1|Mux6~0_combout ),
	.datac(\ula1|Mux5~2_combout ),
	.datad(\ula1|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\ula1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux6~1 .lut_mask = 16'hAD0D;
defparam \ula1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \ula1|Mux6~2 (
// Equation(s):
// \ula1|Mux6~2_combout  = (\ula1|Mux5~0_combout  & (((\ula1|Mux6~1_combout )))) # (!\ula1|Mux5~0_combout  & ((\ula1|Mux6~1_combout  & ((\ula1|ShiftLeft0~28_combout ))) # (!\ula1|Mux6~1_combout  & (\ula1|ShiftLeft0~7_combout ))))

	.dataa(\ula1|ShiftLeft0~7_combout ),
	.datab(\ula1|ShiftLeft0~28_combout ),
	.datac(\ula1|Mux5~0_combout ),
	.datad(\ula1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux6~2 .lut_mask = 16'hFC0A;
defparam \ula1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \ula1|ULAResult[10]~38 (
// Equation(s):
// \ula1|ULAResult[10]~38_combout  = (\c1|ULAControl [1] & (\ula1|Add1~20_combout )) # (!\c1|ULAControl [1] & ((\ula1|Mux6~2_combout )))

	.dataa(\ula1|Add1~20_combout ),
	.datab(\c1|ULAControl [1]),
	.datac(vcc),
	.datad(\ula1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[10]~38 .lut_mask = 16'hBB88;
defparam \ula1|ULAResult[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \ula1|Add0~20 (
// Equation(s):
// \ula1|Add0~20_combout  = ((\MuxULASrc|saida[10]~10_combout  $ (\r1|Mux5~combout  $ (!\ula1|Add0~19 )))) # (GND)
// \ula1|Add0~21  = CARRY((\MuxULASrc|saida[10]~10_combout  & ((\r1|Mux5~combout ) # (!\ula1|Add0~19 ))) # (!\MuxULASrc|saida[10]~10_combout  & (\r1|Mux5~combout  & !\ula1|Add0~19 )))

	.dataa(\MuxULASrc|saida[10]~10_combout ),
	.datab(\r1|Mux5~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~19 ),
	.combout(\ula1|Add0~20_combout ),
	.cout(\ula1|Add0~21 ));
// synopsys translate_off
defparam \ula1|Add0~20 .lut_mask = 16'h698E;
defparam \ula1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \ula1|ULAResult[10]~37 (
// Equation(s):
// \ula1|ULAResult[10]~37_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|ULAResult[10]~36_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~20_combout ))))) # (!\c1|ULAControl [1] & (\ula1|ULAResult[10]~36_combout ))

	.dataa(\ula1|ULAResult[10]~36_combout ),
	.datab(\c1|ULAControl [0]),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Add0~20_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[10]~37 .lut_mask = 16'h7A4A;
defparam \ula1|ULAResult[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \ula1|ULAResult[10]~39 (
// Equation(s):
// \ula1|ULAResult[10]~39_combout  = (!\ula1|Equal0~0_combout  & ((\c1|ULAControl [2] & (\ula1|ULAResult[10]~38_combout )) # (!\c1|ULAControl [2] & ((\ula1|ULAResult[10]~37_combout )))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|ULAResult[10]~38_combout ),
	.datad(\ula1|ULAResult[10]~37_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[10]~39 .lut_mask = 16'h5140;
defparam \ula1|ULAResult[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux30~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout  = (\ula1|Equal0~0_combout ) # ((!\ula1|Mux4~combout  & !\ula1|Mux3~combout ))

	.dataa(\ula1|Mux4~combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(vcc),
	.datad(\ula1|Mux3~combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0 .lut_mask = 16'hCCDD;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux30~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout  = (\ula1|Mux4~combout  & (!\ula1|Equal0~0_combout  & !\ula1|Mux3~combout ))

	.dataa(\ula1|Mux4~combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(vcc),
	.datad(\ula1|Mux3~combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0 .lut_mask = 16'h0022;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux30~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (\DataMem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hDC98;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y17
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux30~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hDAD0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \MuxDDest|saida[1]~17 (
// Equation(s):
// \MuxDDest|saida[1]~17_combout  = (\c1|MemtoReg~combout  & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & !\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (\ula1|ULAResult [1]))

	.dataa(\ula1|ULAResult [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[1]~17 .lut_mask = 16'h0ACA;
defparam \MuxDDest|saida[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \MuxDDest|saida[1]~33 (
// Equation(s):
// \MuxDDest|saida[1]~33_combout  = (\MuxDDest|saida[1]~17_combout ) # ((\SW~combout [1] & (\entrada|Equal0~5_combout  & \c1|MemtoReg~combout )))

	.dataa(\SW~combout [1]),
	.datab(\entrada|Equal0~5_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\MuxDDest|saida[1]~17_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[1]~33 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N31
cycloneii_lcell_ff \r1|r3[1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[1]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [1]));

// Location: LCFF_X25_Y14_N19
cycloneii_lcell_ff \r1|r1[1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[1]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [1]));

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \r1|Mux14~0 (
// Equation(s):
// \r1|Mux14~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [21] & (\r1|r5 [1])) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r4 [1])))))

	.dataa(\r1|r5 [1]),
	.datab(\r1|r4 [1]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux14~0 .lut_mask = 16'hFA0C;
defparam \r1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \r1|Mux14~1 (
// Equation(s):
// \r1|Mux14~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux14~0_combout  & (\r1|r7 [1])) # (!\r1|Mux14~0_combout  & ((\r1|r6 [1]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux14~0_combout ))))

	.dataa(\r1|r7 [1]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\r1|r6 [1]),
	.datad(\r1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux14~1 .lut_mask = 16'hBBC0;
defparam \r1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \r1|Mux14~2 (
// Equation(s):
// \r1|Mux14~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux14~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [1] & (\r1|Mux11~7_combout )))

	.dataa(\r1|Mux11~5_combout ),
	.datab(\r1|r1 [1]),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux14~2 .lut_mask = 16'hEA4A;
defparam \r1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \r1|Mux14 (
// Equation(s):
// \r1|Mux14~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux14~2_combout  & ((\r1|r3 [1]))) # (!\r1|Mux14~2_combout  & (\r1|r2 [1])))) # (!\r1|Mux11~4_combout  & (((\r1|Mux14~2_combout ))))

	.dataa(\r1|r2 [1]),
	.datab(\r1|r3 [1]),
	.datac(\r1|Mux11~4_combout ),
	.datad(\r1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux14 .lut_mask = 16'hCFA0;
defparam \r1|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \ula1|Mux15~4 (
// Equation(s):
// \ula1|Mux15~4_combout  = (\MuxULASrc|saida[1]~1_combout  & (!\c1|ULAControl [1] & ((\r1|Mux14~combout ) # (\c1|ULAControl [0])))) # (!\MuxULASrc|saida[1]~1_combout  & (\c1|ULAControl [0] & (\r1|Mux14~combout  $ (\c1|ULAControl [1]))))

	.dataa(\MuxULASrc|saida[1]~1_combout ),
	.datab(\r1|Mux14~combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~4 .lut_mask = 16'h1E08;
defparam \ula1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \ula1|Mux15~5 (
// Equation(s):
// \ula1|Mux15~5_combout  = (\ula1|Mux15~3_combout  & (((!\c1|ULAControl [2] & \ula1|Mux15~4_combout )) # (!\c1|ULAControl [0]))) # (!\ula1|Mux15~3_combout  & (!\c1|ULAControl [2] & (\ula1|Mux15~4_combout )))

	.dataa(\ula1|Mux15~3_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|Mux15~4_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~5 .lut_mask = 16'h30BA;
defparam \ula1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \ula1|Mux15~6 (
// Equation(s):
// \ula1|Mux15~6_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [10] & (\c1|ULAControl [2] & (!\c1|ULAControl [1] & \c1|ULAControl [0])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\c1|ULAControl [2]),
	.datac(\c1|ULAControl [1]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux15~6 .lut_mask = 16'h0400;
defparam \ula1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \ula1|ULAResult[1] (
// Equation(s):
// \ula1|ULAResult [1] = (!\ula1|Equal0~0_combout  & ((\ula1|Mux15~5_combout ) # ((\ula1|ShiftRight0~43_combout  & \ula1|Mux15~6_combout ))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\ula1|ShiftRight0~43_combout ),
	.datac(\ula1|Mux15~5_combout ),
	.datad(\ula1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult [1]),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[1] .lut_mask = 16'h5450;
defparam \ula1|ULAResult[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux21~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux21~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20 .lut_mask = 16'hB9A8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux21~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  = (\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// ((!\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  & (((\DataMem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// \DataMem|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21 .lut_mask = 16'hB8CC;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \MuxDDest|saida[10]~26 (
// Equation(s):
// \MuxDDest|saida[10]~26_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & (!\entrada|Equal0~5_combout ))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[10]~39_combout ))))

	.dataa(\c1|MemtoReg~combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\ula1|ULAResult[10]~39_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[10]~26 .lut_mask = 16'h5D08;
defparam \MuxDDest|saida[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N5
cycloneii_lcell_ff \r1|r2[10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[10]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [10]));

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \r1|Mux5~0 (
// Equation(s):
// \r1|Mux5~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [21] & (((\r1|r5 [10]) # (\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [10] & 
// ((!\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r4 [10]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\r1|r5 [10]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux5~0 .lut_mask = 16'hCCE2;
defparam \r1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \r1|Mux5~1 (
// Equation(s):
// \r1|Mux5~1_combout  = (\r1|Mux5~0_combout  & (((\r1|r7 [10]) # (!\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\r1|Mux5~0_combout  & (\r1|r6 [10] & ((\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r6 [10]),
	.datab(\r1|Mux5~0_combout ),
	.datac(\r1|r7 [10]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux5~1 .lut_mask = 16'hE2CC;
defparam \r1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \r1|Mux5~2 (
// Equation(s):
// \r1|Mux5~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux5~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [10] & (\r1|Mux11~7_combout )))

	.dataa(\r1|r1 [10]),
	.datab(\r1|Mux11~5_combout ),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux5~2 .lut_mask = 16'hEC2C;
defparam \r1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \r1|Mux5 (
// Equation(s):
// \r1|Mux5~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux5~2_combout  & ((\r1|r3 [10]))) # (!\r1|Mux5~2_combout  & (\r1|r2 [10])))) # (!\r1|Mux11~4_combout  & (((\r1|Mux5~2_combout ))))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|r2 [10]),
	.datac(\r1|r3 [10]),
	.datad(\r1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux5 .lut_mask = 16'hF588;
defparam \r1|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \ula1|Add1~22 (
// Equation(s):
// \ula1|Add1~22_combout  = (\r1|Mux4~combout  & ((\MuxULASrc|saida[11]~11_combout  & (!\ula1|Add1~21 )) # (!\MuxULASrc|saida[11]~11_combout  & (\ula1|Add1~21  & VCC)))) # (!\r1|Mux4~combout  & ((\MuxULASrc|saida[11]~11_combout  & ((\ula1|Add1~21 ) # (GND))) 
// # (!\MuxULASrc|saida[11]~11_combout  & (!\ula1|Add1~21 ))))
// \ula1|Add1~23  = CARRY((\r1|Mux4~combout  & (\MuxULASrc|saida[11]~11_combout  & !\ula1|Add1~21 )) # (!\r1|Mux4~combout  & ((\MuxULASrc|saida[11]~11_combout ) # (!\ula1|Add1~21 ))))

	.dataa(\r1|Mux4~combout ),
	.datab(\MuxULASrc|saida[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~21 ),
	.combout(\ula1|Add1~22_combout ),
	.cout(\ula1|Add1~23 ));
// synopsys translate_off
defparam \ula1|Add1~22 .lut_mask = 16'h694D;
defparam \ula1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \ula1|Add1~28 (
// Equation(s):
// \ula1|Add1~28_combout  = ((\MuxULASrc|saida[14]~14_combout  $ (\r1|Mux1~combout  $ (\ula1|Add1~27 )))) # (GND)
// \ula1|Add1~29  = CARRY((\MuxULASrc|saida[14]~14_combout  & (\r1|Mux1~combout  & !\ula1|Add1~27 )) # (!\MuxULASrc|saida[14]~14_combout  & ((\r1|Mux1~combout ) # (!\ula1|Add1~27 ))))

	.dataa(\MuxULASrc|saida[14]~14_combout ),
	.datab(\r1|Mux1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~27 ),
	.combout(\ula1|Add1~28_combout ),
	.cout(\ula1|Add1~29 ));
// synopsys translate_off
defparam \ula1|Add1~28 .lut_mask = 16'h964D;
defparam \ula1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \ula1|Mux1~4 (
// Equation(s):
// \ula1|Mux1~4_combout  = (\c1|ULAControl [1]) # ((!\InstMem|altsyncram_component|auto_generated|q_a [10] & (\c1|ULAControl [0] & !\InstMem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\c1|ULAControl [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~4 .lut_mask = 16'hFF04;
defparam \ula1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \ula1|Mux2~2 (
// Equation(s):
// \ula1|Mux2~2_combout  = (\ula1|Mux1~5_combout  & (((\ula1|Add1~28_combout ) # (!\ula1|Mux1~4_combout )))) # (!\ula1|Mux1~5_combout  & (\ula1|ShiftRight0~44_combout  & ((\ula1|Mux1~4_combout ))))

	.dataa(\ula1|ShiftRight0~44_combout ),
	.datab(\ula1|Mux1~5_combout ),
	.datac(\ula1|Add1~28_combout ),
	.datad(\ula1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ula1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux2~2 .lut_mask = 16'hE2CC;
defparam \ula1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \ula1|ShiftLeft0~4 (
// Equation(s):
// \ula1|ShiftLeft0~4_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftLeft0~3_combout ) # ((\MuxULASrc|saida[2]~2_combout  & \ula1|ShiftLeft0~1_combout ))))

	.dataa(\ula1|ShiftLeft0~3_combout ),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\ula1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~4 .lut_mask = 16'hE0A0;
defparam \ula1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \ula1|ShiftLeft0~6 (
// Equation(s):
// \ula1|ShiftLeft0~6_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[5]~5_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// (\MuxULASrc|saida[6]~6_combout ))))

	.dataa(\MuxULASrc|saida[6]~6_combout ),
	.datab(\MuxULASrc|saida[5]~5_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~6 .lut_mask = 16'h00CA;
defparam \ula1|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \ula1|ShiftLeft0~34 (
// Equation(s):
// \ula1|ShiftLeft0~34_combout  = (\ula1|ShiftLeft0~4_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftLeft0~5_combout ) # (\ula1|ShiftLeft0~6_combout ))))

	.dataa(\ula1|ShiftLeft0~5_combout ),
	.datab(\ula1|ShiftLeft0~4_combout ),
	.datac(\ula1|ShiftLeft0~6_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~34 .lut_mask = 16'hCCFE;
defparam \ula1|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \ula1|Mux1~3 (
// Equation(s):
// \ula1|Mux1~3_combout  = (\c1|ULAControl [1]) # (\c1|ULAControl [0])

	.dataa(vcc),
	.datab(\c1|ULAControl [1]),
	.datac(\c1|ULAControl [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~3 .lut_mask = 16'hFCFC;
defparam \ula1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \ula1|Mux2~3 (
// Equation(s):
// \ula1|Mux2~3_combout  = (\ula1|Mux2~2_combout  & (((\ula1|ShiftLeft0~34_combout ) # (\ula1|Mux1~3_combout )))) # (!\ula1|Mux2~2_combout  & (\ula1|Mux2~1_combout  & ((!\ula1|Mux1~3_combout ))))

	.dataa(\ula1|Mux2~1_combout ),
	.datab(\ula1|Mux2~2_combout ),
	.datac(\ula1|ShiftLeft0~34_combout ),
	.datad(\ula1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ula1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux2~3 .lut_mask = 16'hCCE2;
defparam \ula1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \ula1|ULAResult[14]~49 (
// Equation(s):
// \ula1|ULAResult[14]~49_combout  = (!\c1|ULAControl [1] & ((\MuxULASrc|saida[14]~14_combout  & ((\r1|Mux1~combout ) # (\c1|ULAControl [0]))) # (!\MuxULASrc|saida[14]~14_combout  & (\r1|Mux1~combout  & \c1|ULAControl [0]))))

	.dataa(\MuxULASrc|saida[14]~14_combout ),
	.datab(\c1|ULAControl [1]),
	.datac(\r1|Mux1~combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|ULAResult[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[14]~49 .lut_mask = 16'h3220;
defparam \ula1|ULAResult[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N15
cycloneii_lcell_ff \r1|r3[14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[14]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [14]));

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \r1|r6[14]~feeder (
// Equation(s):
// \r1|r6[14]~feeder_combout  = \MuxDDest|saida[14]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[14]~30_combout ),
	.cin(gnd),
	.combout(\r1|r6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r6[14]~feeder .lut_mask = 16'hFF00;
defparam \r1|r6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \r1|r6[14] (
	.clk(\SW~combout [17]),
	.datain(\r1|r6[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [14]));

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \r1|r7[14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[14]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [14]));

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \r1|Mux17~0 (
// Equation(s):
// \r1|Mux17~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r5 [14]) # ((\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (((\r1|r4 [14] & 
// !\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\r1|r5 [14]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\r1|r4 [14]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux17~0 .lut_mask = 16'hCCB8;
defparam \r1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \r1|Mux17~1 (
// Equation(s):
// \r1|Mux17~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux17~0_combout  & ((\r1|r7 [14]))) # (!\r1|Mux17~0_combout  & (\r1|r6 [14])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux17~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r6 [14]),
	.datac(\r1|r7 [14]),
	.datad(\r1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux17~1 .lut_mask = 16'hF588;
defparam \r1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \r1|Mux17~3 (
// Equation(s):
// \r1|Mux17~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux17~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux17~2_combout ))))

	.dataa(\r1|Mux17~2_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~3_combout ),
	.datad(\r1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux17~3 .lut_mask = 16'hF2C2;
defparam \r1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \r1|Mux17 (
// Equation(s):
// \r1|Mux17~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux17~3_combout  & ((\r1|r3 [14]))) # (!\r1|Mux17~3_combout  & (\r1|r2 [14])))) # (!\r1|Mux26~2_combout  & (((\r1|Mux17~3_combout ))))

	.dataa(\r1|r2 [14]),
	.datab(\r1|r3 [14]),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux17~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux17 .lut_mask = 16'hCFA0;
defparam \r1|Mux17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \MuxULASrc|saida[14]~14 (
// Equation(s):
// \MuxULASrc|saida[14]~14_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [14])) # (!\c1|ULASrc~combout  & ((\r1|Mux17~combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [14]),
	.datab(vcc),
	.datac(\c1|ULASrc~combout ),
	.datad(\r1|Mux17~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[14]~14 .lut_mask = 16'hAFA0;
defparam \MuxULASrc|saida[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \ula1|Add0~26 (
// Equation(s):
// \ula1|Add0~26_combout  = (\MuxULASrc|saida[13]~13_combout  & ((\r1|Mux2~combout  & (\ula1|Add0~25  & VCC)) # (!\r1|Mux2~combout  & (!\ula1|Add0~25 )))) # (!\MuxULASrc|saida[13]~13_combout  & ((\r1|Mux2~combout  & (!\ula1|Add0~25 )) # (!\r1|Mux2~combout  & 
// ((\ula1|Add0~25 ) # (GND)))))
// \ula1|Add0~27  = CARRY((\MuxULASrc|saida[13]~13_combout  & (!\r1|Mux2~combout  & !\ula1|Add0~25 )) # (!\MuxULASrc|saida[13]~13_combout  & ((!\ula1|Add0~25 ) # (!\r1|Mux2~combout ))))

	.dataa(\MuxULASrc|saida[13]~13_combout ),
	.datab(\r1|Mux2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~25 ),
	.combout(\ula1|Add0~26_combout ),
	.cout(\ula1|Add0~27 ));
// synopsys translate_off
defparam \ula1|Add0~26 .lut_mask = 16'h9617;
defparam \ula1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \ula1|Add0~28 (
// Equation(s):
// \ula1|Add0~28_combout  = ((\MuxULASrc|saida[14]~14_combout  $ (\r1|Mux1~combout  $ (!\ula1|Add0~27 )))) # (GND)
// \ula1|Add0~29  = CARRY((\MuxULASrc|saida[14]~14_combout  & ((\r1|Mux1~combout ) # (!\ula1|Add0~27 ))) # (!\MuxULASrc|saida[14]~14_combout  & (\r1|Mux1~combout  & !\ula1|Add0~27 )))

	.dataa(\MuxULASrc|saida[14]~14_combout ),
	.datab(\r1|Mux1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~27 ),
	.combout(\ula1|Add0~28_combout ),
	.cout(\ula1|Add0~29 ));
// synopsys translate_off
defparam \ula1|Add0~28 .lut_mask = 16'h698E;
defparam \ula1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \ula1|ULAResult[14]~50 (
// Equation(s):
// \ula1|ULAResult[14]~50_combout  = (\c1|ULAControl [0] & (!\MuxULASrc|saida[14]~14_combout  & (!\r1|Mux1~combout ))) # (!\c1|ULAControl [0] & (((\ula1|Add0~28_combout ))))

	.dataa(\c1|ULAControl [0]),
	.datab(\MuxULASrc|saida[14]~14_combout ),
	.datac(\r1|Mux1~combout ),
	.datad(\ula1|Add0~28_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[14]~50 .lut_mask = 16'h5702;
defparam \ula1|ULAResult[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \ula1|ULAResult[14]~51 (
// Equation(s):
// \ula1|ULAResult[14]~51_combout  = (!\c1|ULAControl [2] & ((\ula1|ULAResult[14]~49_combout ) # ((\c1|ULAControl [1] & \ula1|ULAResult[14]~50_combout ))))

	.dataa(\c1|ULAControl [2]),
	.datab(\c1|ULAControl [1]),
	.datac(\ula1|ULAResult[14]~49_combout ),
	.datad(\ula1|ULAResult[14]~50_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[14]~51 .lut_mask = 16'h5450;
defparam \ula1|ULAResult[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \ula1|ULAResult[14]~52 (
// Equation(s):
// \ula1|ULAResult[14]~52_combout  = (!\ula1|Equal0~0_combout  & ((\ula1|ULAResult[14]~51_combout ) # ((\ula1|ULAResult[14]~47_combout  & \ula1|Mux2~3_combout ))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\ula1|ULAResult[14]~47_combout ),
	.datac(\ula1|Mux2~3_combout ),
	.datad(\ula1|ULAResult[14]~51_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[14]~52 .lut_mask = 16'h5540;
defparam \ula1|ULAResult[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \MuxDDest|saida[14]~30 (
// Equation(s):
// \MuxDDest|saida[14]~30_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[14]~52_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout ),
	.datab(\c1|MemtoReg~combout ),
	.datac(\ula1|ULAResult[14]~52_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[14]~30 .lut_mask = 16'h30B8;
defparam \MuxDDest|saida[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \r1|r4[14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[14]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [14]));

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \r1|r5[14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[14]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [14]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \r1|Mux1~0 (
// Equation(s):
// \r1|Mux1~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] 
// & ((\r1|r5 [14]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [14]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r4 [14]),
	.datac(\r1|r5 [14]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux1~0 .lut_mask = 16'hFA44;
defparam \r1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \r1|Mux1~1 (
// Equation(s):
// \r1|Mux1~1_combout  = (\r1|Mux1~0_combout  & (((\r1|r7 [14]) # (!\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\r1|Mux1~0_combout  & (\r1|r6 [14] & ((\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r6 [14]),
	.datab(\r1|Mux1~0_combout ),
	.datac(\r1|r7 [14]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux1~1 .lut_mask = 16'hE2CC;
defparam \r1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \r1|Mux1~2 (
// Equation(s):
// \r1|Mux1~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux1~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [14] & ((\r1|Mux11~7_combout ))))

	.dataa(\r1|r1 [14]),
	.datab(\r1|Mux1~1_combout ),
	.datac(\r1|Mux11~5_combout ),
	.datad(\r1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\r1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux1~2 .lut_mask = 16'hCAF0;
defparam \r1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N31
cycloneii_lcell_ff \r1|r2[14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[14]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [14]));

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \r1|Mux1 (
// Equation(s):
// \r1|Mux1~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux1~2_combout  & (\r1|r3 [14])) # (!\r1|Mux1~2_combout  & ((\r1|r2 [14]))))) # (!\r1|Mux11~4_combout  & (\r1|Mux1~2_combout ))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|Mux1~2_combout ),
	.datac(\r1|r3 [14]),
	.datad(\r1|r2 [14]),
	.cin(gnd),
	.combout(\r1|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux1 .lut_mask = 16'hE6C4;
defparam \r1|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N5
cycloneii_lcell_ff \r1|r3[7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[7]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [7]));

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \r1|Mux8 (
// Equation(s):
// \r1|Mux8~combout  = (\r1|Mux8~2_combout  & (((\r1|r3 [7]) # (!\r1|Mux11~4_combout )))) # (!\r1|Mux8~2_combout  & (\r1|r2 [7] & ((\r1|Mux11~4_combout ))))

	.dataa(\r1|Mux8~2_combout ),
	.datab(\r1|r2 [7]),
	.datac(\r1|r3 [7]),
	.datad(\r1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\r1|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux8 .lut_mask = 16'hE4AA;
defparam \r1|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N17
cycloneii_lcell_ff \r1|r4[4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[4]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [4]));

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \r1|Mux27~0 (
// Equation(s):
// \r1|Mux27~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\InstMem|altsyncram_component|auto_generated|q_a [16])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [16] & (\r1|r5 [4])) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r4 [4])))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r5 [4]),
	.datac(\r1|r4 [4]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux27~0 .lut_mask = 16'hEE50;
defparam \r1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \r1|Mux27~1 (
// Equation(s):
// \r1|Mux27~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux27~0_combout  & (\r1|r7 [4])) # (!\r1|Mux27~0_combout  & ((\r1|r6 [4]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux27~0_combout ))))

	.dataa(\r1|r7 [4]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r6 [4]),
	.datad(\r1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux27~1 .lut_mask = 16'hBBC0;
defparam \r1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \r1|Mux27~3 (
// Equation(s):
// \r1|Mux27~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux27~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux27~2_combout ))))

	.dataa(\r1|Mux27~2_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~3_combout ),
	.datad(\r1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux27~3 .lut_mask = 16'hF2C2;
defparam \r1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \r1|Mux27 (
// Equation(s):
// \r1|Mux27~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux27~3_combout  & (\r1|r3 [4])) # (!\r1|Mux27~3_combout  & ((\r1|r2 [4]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux27~3_combout ))))

	.dataa(\r1|r3 [4]),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|r2 [4]),
	.datad(\r1|Mux27~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux27 .lut_mask = 16'hBBC0;
defparam \r1|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \MuxULASrc|saida[4]~4 (
// Equation(s):
// \MuxULASrc|saida[4]~4_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [4])) # (!\c1|ULASrc~combout  & ((\r1|Mux27~combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\c1|ULASrc~combout ),
	.datac(vcc),
	.datad(\r1|Mux27~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[4]~4 .lut_mask = 16'hBB88;
defparam \MuxULASrc|saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \r1|r1[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[0]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [0]));

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \r1|Mux31~2 (
// Equation(s):
// \r1|Mux31~2_combout  = (\r1|r1 [0] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux31~2 .lut_mask = 16'hF000;
defparam \r1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N27
cycloneii_lcell_ff \r1|r6[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[0]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [0]));

// Location: LCFF_X25_Y15_N31
cycloneii_lcell_ff \r1|r7[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[0]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [0]));

// Location: LCFF_X25_Y15_N13
cycloneii_lcell_ff \r1|r4[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[0]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [0]));

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \r1|Mux31~0 (
// Equation(s):
// \r1|Mux31~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r5 [0]) # ((\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (((\r1|r4 [0] & 
// !\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\r1|r5 [0]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\r1|r4 [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux31~0 .lut_mask = 16'hCCB8;
defparam \r1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \r1|Mux31~1 (
// Equation(s):
// \r1|Mux31~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux31~0_combout  & ((\r1|r7 [0]))) # (!\r1|Mux31~0_combout  & (\r1|r6 [0])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux31~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r6 [0]),
	.datac(\r1|r7 [0]),
	.datad(\r1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux31~1 .lut_mask = 16'hF588;
defparam \r1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \r1|Mux31~3 (
// Equation(s):
// \r1|Mux31~3_combout  = (\r1|Mux26~2_combout  & (\r1|Mux26~3_combout )) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux31~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux31~2_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux26~3_combout ),
	.datac(\r1|Mux31~2_combout ),
	.datad(\r1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux31~3 .lut_mask = 16'hDC98;
defparam \r1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \r1|Mux31 (
// Equation(s):
// \r1|Mux31~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux31~3_combout  & (\r1|r3 [0])) # (!\r1|Mux31~3_combout  & ((\r1|r2 [0]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux31~3_combout ))))

	.dataa(\r1|r3 [0]),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|r2 [0]),
	.datad(\r1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux31~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux31 .lut_mask = 16'hBBC0;
defparam \r1|Mux31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y9
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux31~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y13
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux31~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y10
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux31~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a32~portadataout ) # 
// ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// \DataMem|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hADA8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (\DataMem|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ((\DataMem|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hAFC0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \MuxDDest|saida[0]~16 (
// Equation(s):
// \MuxDDest|saida[0]~16_combout  = (\c1|MemtoReg~combout  & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & !\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (\ula1|ULAResult[0]~10_combout ))

	.dataa(\ula1|ULAResult[0]~10_combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[0]~16 .lut_mask = 16'h0ACA;
defparam \MuxDDest|saida[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \MuxDDest|saida[0]~32 (
// Equation(s):
// \MuxDDest|saida[0]~32_combout  = (\MuxDDest|saida[0]~16_combout ) # ((\SW~combout [0] & (\entrada|Equal0~5_combout  & \c1|MemtoReg~combout )))

	.dataa(\SW~combout [0]),
	.datab(\entrada|Equal0~5_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\MuxDDest|saida[0]~16_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[0]~32 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N29
cycloneii_lcell_ff \r1|r2[0] (
	.clk(\SW~combout [17]),
	.datain(\MuxDDest|saida[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [0]));

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \r1|Mux15~0 (
// Equation(s):
// \r1|Mux15~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [21] & (\r1|r5 [0])) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r4 [0])))))

	.dataa(\r1|r5 [0]),
	.datab(\r1|r4 [0]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux15~0 .lut_mask = 16'hFA0C;
defparam \r1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \r1|Mux15~1 (
// Equation(s):
// \r1|Mux15~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux15~0_combout  & (\r1|r7 [0])) # (!\r1|Mux15~0_combout  & ((\r1|r6 [0]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux15~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r7 [0]),
	.datac(\r1|r6 [0]),
	.datad(\r1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux15~1 .lut_mask = 16'hDDA0;
defparam \r1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \r1|Mux15~2 (
// Equation(s):
// \r1|Mux15~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux15~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [0] & (\r1|Mux11~7_combout )))

	.dataa(\r1|r1 [0]),
	.datab(\r1|Mux11~5_combout ),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux15~2 .lut_mask = 16'hEC2C;
defparam \r1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \r1|Mux15 (
// Equation(s):
// \r1|Mux15~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux15~2_combout  & (\r1|r3 [0])) # (!\r1|Mux15~2_combout  & ((\r1|r2 [0]))))) # (!\r1|Mux11~4_combout  & (((\r1|Mux15~2_combout ))))

	.dataa(\r1|r3 [0]),
	.datab(\r1|Mux11~4_combout ),
	.datac(\r1|r2 [0]),
	.datad(\r1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux15 .lut_mask = 16'hBBC0;
defparam \r1|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneii_lcell_comb \ula1|LessThan0~1 (
// Equation(s):
// \ula1|LessThan0~1_cout  = CARRY((\MuxULASrc|saida[0]~0_combout  & !\r1|Mux15~combout ))

	.dataa(\MuxULASrc|saida[0]~0_combout ),
	.datab(\r1|Mux15~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula1|LessThan0~1_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~1 .lut_mask = 16'h0022;
defparam \ula1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \ula1|LessThan0~3 (
// Equation(s):
// \ula1|LessThan0~3_cout  = CARRY((\MuxULASrc|saida[1]~1_combout  & (\r1|Mux14~combout  & !\ula1|LessThan0~1_cout )) # (!\MuxULASrc|saida[1]~1_combout  & ((\r1|Mux14~combout ) # (!\ula1|LessThan0~1_cout ))))

	.dataa(\MuxULASrc|saida[1]~1_combout ),
	.datab(\r1|Mux14~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~1_cout ),
	.combout(),
	.cout(\ula1|LessThan0~3_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~3 .lut_mask = 16'h004D;
defparam \ula1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneii_lcell_comb \ula1|LessThan0~5 (
// Equation(s):
// \ula1|LessThan0~5_cout  = CARRY((\r1|Mux13~combout  & (\MuxULASrc|saida[2]~2_combout  & !\ula1|LessThan0~3_cout )) # (!\r1|Mux13~combout  & ((\MuxULASrc|saida[2]~2_combout ) # (!\ula1|LessThan0~3_cout ))))

	.dataa(\r1|Mux13~combout ),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~3_cout ),
	.combout(),
	.cout(\ula1|LessThan0~5_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~5 .lut_mask = 16'h004D;
defparam \ula1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneii_lcell_comb \ula1|LessThan0~7 (
// Equation(s):
// \ula1|LessThan0~7_cout  = CARRY((\r1|Mux12~combout  & ((!\ula1|LessThan0~5_cout ) # (!\MuxULASrc|saida[3]~3_combout ))) # (!\r1|Mux12~combout  & (!\MuxULASrc|saida[3]~3_combout  & !\ula1|LessThan0~5_cout )))

	.dataa(\r1|Mux12~combout ),
	.datab(\MuxULASrc|saida[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~5_cout ),
	.combout(),
	.cout(\ula1|LessThan0~7_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~7 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneii_lcell_comb \ula1|LessThan0~9 (
// Equation(s):
// \ula1|LessThan0~9_cout  = CARRY((\r1|Mux11~combout  & (\MuxULASrc|saida[4]~4_combout  & !\ula1|LessThan0~7_cout )) # (!\r1|Mux11~combout  & ((\MuxULASrc|saida[4]~4_combout ) # (!\ula1|LessThan0~7_cout ))))

	.dataa(\r1|Mux11~combout ),
	.datab(\MuxULASrc|saida[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~7_cout ),
	.combout(),
	.cout(\ula1|LessThan0~9_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~9 .lut_mask = 16'h004D;
defparam \ula1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \ula1|LessThan0~11 (
// Equation(s):
// \ula1|LessThan0~11_cout  = CARRY((\MuxULASrc|saida[5]~5_combout  & (\r1|Mux10~combout  & !\ula1|LessThan0~9_cout )) # (!\MuxULASrc|saida[5]~5_combout  & ((\r1|Mux10~combout ) # (!\ula1|LessThan0~9_cout ))))

	.dataa(\MuxULASrc|saida[5]~5_combout ),
	.datab(\r1|Mux10~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~9_cout ),
	.combout(),
	.cout(\ula1|LessThan0~11_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~11 .lut_mask = 16'h004D;
defparam \ula1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \ula1|LessThan0~13 (
// Equation(s):
// \ula1|LessThan0~13_cout  = CARRY((\MuxULASrc|saida[6]~6_combout  & ((!\ula1|LessThan0~11_cout ) # (!\r1|Mux9~combout ))) # (!\MuxULASrc|saida[6]~6_combout  & (!\r1|Mux9~combout  & !\ula1|LessThan0~11_cout )))

	.dataa(\MuxULASrc|saida[6]~6_combout ),
	.datab(\r1|Mux9~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~11_cout ),
	.combout(),
	.cout(\ula1|LessThan0~13_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~13 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneii_lcell_comb \ula1|LessThan0~15 (
// Equation(s):
// \ula1|LessThan0~15_cout  = CARRY((\MuxULASrc|saida[7]~7_combout  & (\r1|Mux8~combout  & !\ula1|LessThan0~13_cout )) # (!\MuxULASrc|saida[7]~7_combout  & ((\r1|Mux8~combout ) # (!\ula1|LessThan0~13_cout ))))

	.dataa(\MuxULASrc|saida[7]~7_combout ),
	.datab(\r1|Mux8~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~13_cout ),
	.combout(),
	.cout(\ula1|LessThan0~15_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~15 .lut_mask = 16'h004D;
defparam \ula1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneii_lcell_comb \ula1|LessThan0~17 (
// Equation(s):
// \ula1|LessThan0~17_cout  = CARRY((\MuxULASrc|saida[8]~8_combout  & ((!\ula1|LessThan0~15_cout ) # (!\r1|Mux7~combout ))) # (!\MuxULASrc|saida[8]~8_combout  & (!\r1|Mux7~combout  & !\ula1|LessThan0~15_cout )))

	.dataa(\MuxULASrc|saida[8]~8_combout ),
	.datab(\r1|Mux7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~15_cout ),
	.combout(),
	.cout(\ula1|LessThan0~17_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~17 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneii_lcell_comb \ula1|LessThan0~19 (
// Equation(s):
// \ula1|LessThan0~19_cout  = CARRY((\r1|Mux6~combout  & ((!\ula1|LessThan0~17_cout ) # (!\MuxULASrc|saida[9]~9_combout ))) # (!\r1|Mux6~combout  & (!\MuxULASrc|saida[9]~9_combout  & !\ula1|LessThan0~17_cout )))

	.dataa(\r1|Mux6~combout ),
	.datab(\MuxULASrc|saida[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~17_cout ),
	.combout(),
	.cout(\ula1|LessThan0~19_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~19 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneii_lcell_comb \ula1|LessThan0~21 (
// Equation(s):
// \ula1|LessThan0~21_cout  = CARRY((\MuxULASrc|saida[10]~10_combout  & ((!\ula1|LessThan0~19_cout ) # (!\r1|Mux5~combout ))) # (!\MuxULASrc|saida[10]~10_combout  & (!\r1|Mux5~combout  & !\ula1|LessThan0~19_cout )))

	.dataa(\MuxULASrc|saida[10]~10_combout ),
	.datab(\r1|Mux5~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~19_cout ),
	.combout(),
	.cout(\ula1|LessThan0~21_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~21 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneii_lcell_comb \ula1|LessThan0~23 (
// Equation(s):
// \ula1|LessThan0~23_cout  = CARRY((\r1|Mux4~combout  & ((!\ula1|LessThan0~21_cout ) # (!\MuxULASrc|saida[11]~11_combout ))) # (!\r1|Mux4~combout  & (!\MuxULASrc|saida[11]~11_combout  & !\ula1|LessThan0~21_cout )))

	.dataa(\r1|Mux4~combout ),
	.datab(\MuxULASrc|saida[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~21_cout ),
	.combout(),
	.cout(\ula1|LessThan0~23_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~23 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneii_lcell_comb \ula1|LessThan0~25 (
// Equation(s):
// \ula1|LessThan0~25_cout  = CARRY((\MuxULASrc|saida[12]~12_combout  & ((!\ula1|LessThan0~23_cout ) # (!\r1|Mux3~combout ))) # (!\MuxULASrc|saida[12]~12_combout  & (!\r1|Mux3~combout  & !\ula1|LessThan0~23_cout )))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(\r1|Mux3~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~23_cout ),
	.combout(),
	.cout(\ula1|LessThan0~25_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~25 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneii_lcell_comb \ula1|LessThan0~27 (
// Equation(s):
// \ula1|LessThan0~27_cout  = CARRY((\MuxULASrc|saida[13]~13_combout  & (\r1|Mux2~combout  & !\ula1|LessThan0~25_cout )) # (!\MuxULASrc|saida[13]~13_combout  & ((\r1|Mux2~combout ) # (!\ula1|LessThan0~25_cout ))))

	.dataa(\MuxULASrc|saida[13]~13_combout ),
	.datab(\r1|Mux2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~25_cout ),
	.combout(),
	.cout(\ula1|LessThan0~27_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~27 .lut_mask = 16'h004D;
defparam \ula1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneii_lcell_comb \ula1|LessThan0~29 (
// Equation(s):
// \ula1|LessThan0~29_cout  = CARRY((\MuxULASrc|saida[14]~14_combout  & ((!\ula1|LessThan0~27_cout ) # (!\r1|Mux1~combout ))) # (!\MuxULASrc|saida[14]~14_combout  & (!\r1|Mux1~combout  & !\ula1|LessThan0~27_cout )))

	.dataa(\MuxULASrc|saida[14]~14_combout ),
	.datab(\r1|Mux1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|LessThan0~27_cout ),
	.combout(),
	.cout(\ula1|LessThan0~29_cout ));
// synopsys translate_off
defparam \ula1|LessThan0~29 .lut_mask = 16'h002B;
defparam \ula1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneii_lcell_comb \ula1|LessThan0~30 (
// Equation(s):
// \ula1|LessThan0~30_combout  = (\r1|Mux0~combout  & (\ula1|LessThan0~29_cout  & \MuxULASrc|saida[15]~15_combout )) # (!\r1|Mux0~combout  & ((\ula1|LessThan0~29_cout ) # (\MuxULASrc|saida[15]~15_combout )))

	.dataa(vcc),
	.datab(\r1|Mux0~combout ),
	.datac(vcc),
	.datad(\MuxULASrc|saida[15]~15_combout ),
	.cin(\ula1|LessThan0~29_cout ),
	.combout(\ula1|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|LessThan0~30 .lut_mask = 16'hF330;
defparam \ula1|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \MuxULASrc|saida[0]~0 (
// Equation(s):
// \MuxULASrc|saida[0]~0_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [0])) # (!\c1|ULASrc~combout  & ((\r1|Mux31~combout )))

	.dataa(\c1|ULASrc~combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(\r1|Mux31~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[0]~0 .lut_mask = 16'hDD88;
defparam \MuxULASrc|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \ula1|Add0~0 (
// Equation(s):
// \ula1|Add0~0_combout  = (\r1|Mux15~combout  & (\MuxULASrc|saida[0]~0_combout  $ (VCC))) # (!\r1|Mux15~combout  & (\MuxULASrc|saida[0]~0_combout  & VCC))
// \ula1|Add0~1  = CARRY((\r1|Mux15~combout  & \MuxULASrc|saida[0]~0_combout ))

	.dataa(\r1|Mux15~combout ),
	.datab(\MuxULASrc|saida[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula1|Add0~0_combout ),
	.cout(\ula1|Add0~1 ));
// synopsys translate_off
defparam \ula1|Add0~0 .lut_mask = 16'h6688;
defparam \ula1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \ula1|ULAResult~9 (
// Equation(s):
// \ula1|ULAResult~9_combout  = (\MuxULASrc|saida[0]~0_combout ) # (\r1|Mux15~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MuxULASrc|saida[0]~0_combout ),
	.datad(\r1|Mux15~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult~9 .lut_mask = 16'hFFF0;
defparam \ula1|ULAResult~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \ula1|Mux0~1 (
// Equation(s):
// \ula1|Mux0~1_combout  = (\c1|ULAControl [0] & ((!\ula1|ULAResult~9_combout ))) # (!\c1|ULAControl [0] & (\ula1|Add0~0_combout ))

	.dataa(vcc),
	.datab(\ula1|Add0~0_combout ),
	.datac(\ula1|ULAResult~9_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0~1 .lut_mask = 16'h0FCC;
defparam \ula1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \ula1|ULAResult~8 (
// Equation(s):
// \ula1|ULAResult~8_combout  = (\MuxULASrc|saida[0]~0_combout  & \r1|Mux15~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MuxULASrc|saida[0]~0_combout ),
	.datad(\r1|Mux15~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult~8 .lut_mask = 16'hF000;
defparam \ula1|ULAResult~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \ula1|Mux0~0 (
// Equation(s):
// \ula1|Mux0~0_combout  = (\c1|ULAControl [0] & ((\ula1|ULAResult~9_combout ))) # (!\c1|ULAControl [0] & (\ula1|ULAResult~8_combout ))

	.dataa(vcc),
	.datab(\ula1|ULAResult~8_combout ),
	.datac(\ula1|ULAResult~9_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0~0 .lut_mask = 16'hF0CC;
defparam \ula1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \ula1|Mux0~2 (
// Equation(s):
// \ula1|Mux0~2_combout  = (\c1|ULAControl [1] & (!\ula1|Mux0~1_combout )) # (!\c1|ULAControl [1] & ((!\ula1|Mux0~0_combout )))

	.dataa(vcc),
	.datab(\c1|ULAControl [1]),
	.datac(\ula1|Mux0~1_combout ),
	.datad(\ula1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0~2 .lut_mask = 16'h0C3F;
defparam \ula1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \ula1|Add1~0 (
// Equation(s):
// \ula1|Add1~0_combout  = (\r1|Mux15~combout  & ((GND) # (!\MuxULASrc|saida[0]~0_combout ))) # (!\r1|Mux15~combout  & (\MuxULASrc|saida[0]~0_combout  $ (GND)))
// \ula1|Add1~1  = CARRY((\r1|Mux15~combout ) # (!\MuxULASrc|saida[0]~0_combout ))

	.dataa(\r1|Mux15~combout ),
	.datab(\MuxULASrc|saida[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula1|Add1~0_combout ),
	.cout(\ula1|Add1~1 ));
// synopsys translate_off
defparam \ula1|Add1~0 .lut_mask = 16'h66BB;
defparam \ula1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \ula1|Mux0~4 (
// Equation(s):
// \ula1|Mux0~4_combout  = (\ula1|Add1~0_combout  & !\c1|ULAControl [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ula1|Add1~0_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0~4 .lut_mask = 16'h00F0;
defparam \ula1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \ula1|ShiftRight0~7 (
// Equation(s):
// \ula1|ShiftRight0~7_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[5]~5_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[4]~4_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[5]~5_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[4]~4_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~7 .lut_mask = 16'hCFC0;
defparam \ula1|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \ula1|ShiftRight0~9 (
// Equation(s):
// \ula1|ShiftRight0~9_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (\ula1|ShiftRight0~8_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\ula1|ShiftRight0~7_combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftRight0~8_combout ),
	.datad(\ula1|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~9 .lut_mask = 16'hF3C0;
defparam \ula1|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \ula1|ShiftRight0~4 (
// Equation(s):
// \ula1|ShiftRight0~4_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[1]~1_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[0]~0_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\MuxULASrc|saida[0]~0_combout ),
	.datad(\MuxULASrc|saida[1]~1_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~4 .lut_mask = 16'hFC30;
defparam \ula1|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \ula1|ShiftRight0~5 (
// Equation(s):
// \ula1|ShiftRight0~5_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[3]~3_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[2]~2_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[3]~3_combout ),
	.datac(\MuxULASrc|saida[2]~2_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~5 .lut_mask = 16'hCCF0;
defparam \ula1|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \ula1|ShiftRight0~6 (
// Equation(s):
// \ula1|ShiftRight0~6_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((!\ula1|ShiftRight0~5_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (!\ula1|ShiftRight0~4_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftRight0~4_combout ),
	.datad(\ula1|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~6 .lut_mask = 16'h03CF;
defparam \ula1|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \ula1|ShiftRight0~10 (
// Equation(s):
// \ula1|ShiftRight0~10_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & (!\ula1|ShiftRight0~9_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftRight0~6_combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\ula1|ShiftRight0~9_combout ),
	.datad(\ula1|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~10 .lut_mask = 16'h3F0C;
defparam \ula1|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \ula1|ShiftRight0~18 (
// Equation(s):
// \ula1|ShiftRight0~18_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [9] & ((\ula1|ShiftRight0~17_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [9] & (!\ula1|ShiftRight0~10_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(vcc),
	.datac(\ula1|ShiftRight0~10_combout ),
	.datad(\ula1|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~18 .lut_mask = 16'hAF05;
defparam \ula1|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \ula1|ShiftRight0~19 (
// Equation(s):
// \ula1|ShiftRight0~19_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [10] & \ula1|ShiftRight0~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ula1|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~19 .lut_mask = 16'h0F00;
defparam \ula1|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \ula1|Mux0~3 (
// Equation(s):
// \ula1|Mux0~3_combout  = (\c1|ULAControl [0] & ((\ula1|ShiftRight0~19_combout ))) # (!\c1|ULAControl [0] & (\ula1|ShiftLeft0~2_combout ))

	.dataa(\ula1|ShiftLeft0~2_combout ),
	.datab(vcc),
	.datac(\c1|ULAControl [0]),
	.datad(\ula1|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\ula1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0~3 .lut_mask = 16'hFA0A;
defparam \ula1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \ula1|Mux0~5 (
// Equation(s):
// \ula1|Mux0~5_combout  = (\c1|ULAControl [1] & (!\ula1|Mux0~4_combout )) # (!\c1|ULAControl [1] & ((!\ula1|Mux0~3_combout )))

	.dataa(vcc),
	.datab(\ula1|Mux0~4_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ula1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0~5 .lut_mask = 16'h303F;
defparam \ula1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \ula1|Mux0 (
// Equation(s):
// \ula1|Mux0~combout  = (\c1|ULAControl [2] & ((\ula1|Mux0~5_combout ))) # (!\c1|ULAControl [2] & (\ula1|Mux0~2_combout ))

	.dataa(\c1|ULAControl [2]),
	.datab(vcc),
	.datac(\ula1|Mux0~2_combout ),
	.datad(\ula1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\ula1|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux0 .lut_mask = 16'hFA50;
defparam \ula1|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \ula1|ULAResult[0]~10 (
// Equation(s):
// \ula1|ULAResult[0]~10_combout  = (\ula1|Equal0~0_combout  & (\ula1|LessThan0~30_combout )) # (!\ula1|Equal0~0_combout  & ((!\ula1|Mux0~combout )))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\ula1|LessThan0~30_combout ),
	.datac(vcc),
	.datad(\ula1|Mux0~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[0]~10 .lut_mask = 16'h88DD;
defparam \ula1|ULAResult[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux16~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux16~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux16~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30 .lut_mask = 16'hEE50;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux16~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & (\DataMem|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31 .lut_mask = 16'hF858;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \ula1|ULAResult[15]~44 (
// Equation(s):
// \ula1|ULAResult[15]~44_combout  = (!\c1|ULAControl [1] & ((\c1|ULAControl [0] & ((\MuxULASrc|saida[15]~15_combout ) # (\r1|Mux0~combout ))) # (!\c1|ULAControl [0] & (\MuxULASrc|saida[15]~15_combout  & \r1|Mux0~combout ))))

	.dataa(\c1|ULAControl [1]),
	.datab(\c1|ULAControl [0]),
	.datac(\MuxULASrc|saida[15]~15_combout ),
	.datad(\r1|Mux0~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[15]~44 .lut_mask = 16'h5440;
defparam \ula1|ULAResult[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \ula1|Add0~30 (
// Equation(s):
// \ula1|Add0~30_combout  = \r1|Mux0~combout  $ (\ula1|Add0~29  $ (\MuxULASrc|saida[15]~15_combout ))

	.dataa(vcc),
	.datab(\r1|Mux0~combout ),
	.datac(vcc),
	.datad(\MuxULASrc|saida[15]~15_combout ),
	.cin(\ula1|Add0~29 ),
	.combout(\ula1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Add0~30 .lut_mask = 16'hC33C;
defparam \ula1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \ula1|ULAResult[15]~45 (
// Equation(s):
// \ula1|ULAResult[15]~45_combout  = (\c1|ULAControl [0] & (!\MuxULASrc|saida[15]~15_combout  & (!\r1|Mux0~combout ))) # (!\c1|ULAControl [0] & (((\ula1|Add0~30_combout ))))

	.dataa(\MuxULASrc|saida[15]~15_combout ),
	.datab(\c1|ULAControl [0]),
	.datac(\r1|Mux0~combout ),
	.datad(\ula1|Add0~30_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[15]~45 .lut_mask = 16'h3704;
defparam \ula1|ULAResult[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \ula1|ULAResult[15]~46 (
// Equation(s):
// \ula1|ULAResult[15]~46_combout  = (!\c1|ULAControl [2] & ((\ula1|ULAResult[15]~44_combout ) # ((\c1|ULAControl [1] & \ula1|ULAResult[15]~45_combout ))))

	.dataa(\c1|ULAControl [2]),
	.datab(\c1|ULAControl [1]),
	.datac(\ula1|ULAResult[15]~44_combout ),
	.datad(\ula1|ULAResult[15]~45_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[15]~46 .lut_mask = 16'h5450;
defparam \ula1|ULAResult[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \ula1|ShiftLeft0~14 (
// Equation(s):
// \ula1|ShiftLeft0~14_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[0]~0_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// ((\MuxULASrc|saida[1]~1_combout )))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\MuxULASrc|saida[0]~0_combout ),
	.datac(\MuxULASrc|saida[1]~1_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~14 .lut_mask = 16'h88A0;
defparam \ula1|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \ula1|ShiftLeft0~11 (
// Equation(s):
// \ula1|ShiftLeft0~11_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\MuxULASrc|saida[4]~4_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// (\MuxULASrc|saida[6]~6_combout ))))

	.dataa(\MuxULASrc|saida[6]~6_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\MuxULASrc|saida[4]~4_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~11 .lut_mask = 16'hE200;
defparam \ula1|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \ula1|ShiftLeft0~13 (
// Equation(s):
// \ula1|ShiftLeft0~13_combout  = (\ula1|ShiftLeft0~11_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [6] & \ula1|ShiftLeft0~12_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ula1|ShiftLeft0~12_combout ),
	.datad(\ula1|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~13 .lut_mask = 16'hFF30;
defparam \ula1|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \ula1|ShiftLeft0~16 (
// Equation(s):
// \ula1|ShiftLeft0~16_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & ((\ula1|ShiftLeft0~15_combout ) # ((\ula1|ShiftLeft0~14_combout )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & (((\ula1|ShiftLeft0~13_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\ula1|ShiftLeft0~15_combout ),
	.datac(\ula1|ShiftLeft0~14_combout ),
	.datad(\ula1|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~16 .lut_mask = 16'hFDA8;
defparam \ula1|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \ula1|Add1~30 (
// Equation(s):
// \ula1|Add1~30_combout  = \MuxULASrc|saida[15]~15_combout  $ (\ula1|Add1~29  $ (!\r1|Mux0~combout ))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[15]~15_combout ),
	.datac(vcc),
	.datad(\r1|Mux0~combout ),
	.cin(\ula1|Add1~29 ),
	.combout(\ula1|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Add1~30 .lut_mask = 16'h3CC3;
defparam \ula1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \ula1|Mux1~6 (
// Equation(s):
// \ula1|Mux1~6_combout  = (\ula1|Mux1~5_combout  & (((\ula1|Add1~30_combout ) # (!\ula1|Mux1~4_combout )))) # (!\ula1|Mux1~5_combout  & (\ula1|ShiftRight0~45_combout  & (\ula1|Mux1~4_combout )))

	.dataa(\ula1|ShiftRight0~45_combout ),
	.datab(\ula1|Mux1~5_combout ),
	.datac(\ula1|Mux1~4_combout ),
	.datad(\ula1|Add1~30_combout ),
	.cin(gnd),
	.combout(\ula1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~6 .lut_mask = 16'hEC2C;
defparam \ula1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \ula1|Mux1~7 (
// Equation(s):
// \ula1|Mux1~7_combout  = (\ula1|Mux1~3_combout  & (((\ula1|Mux1~6_combout )))) # (!\ula1|Mux1~3_combout  & ((\ula1|Mux1~6_combout  & ((\ula1|ShiftLeft0~16_combout ))) # (!\ula1|Mux1~6_combout  & (\ula1|Mux1~2_combout ))))

	.dataa(\ula1|Mux1~2_combout ),
	.datab(\ula1|Mux1~3_combout ),
	.datac(\ula1|ShiftLeft0~16_combout ),
	.datad(\ula1|Mux1~6_combout ),
	.cin(gnd),
	.combout(\ula1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux1~7 .lut_mask = 16'hFC22;
defparam \ula1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \ula1|ULAResult[15]~48 (
// Equation(s):
// \ula1|ULAResult[15]~48_combout  = (!\ula1|Equal0~0_combout  & ((\ula1|ULAResult[15]~46_combout ) # ((\ula1|ULAResult[14]~47_combout  & \ula1|Mux1~7_combout ))))

	.dataa(\ula1|ULAResult[14]~47_combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(\ula1|ULAResult[15]~46_combout ),
	.datad(\ula1|Mux1~7_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[15]~48 .lut_mask = 16'h3230;
defparam \ula1|ULAResult[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \MuxDDest|saida[15]~31 (
// Equation(s):
// \MuxDDest|saida[15]~31_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[15]~48_combout ))))

	.dataa(\c1|MemtoReg~combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout ),
	.datac(\ula1|ULAResult[15]~48_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[15]~31 .lut_mask = 16'h50D8;
defparam \MuxDDest|saida[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \r1|r3[15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [15]));

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \r1|Mux16 (
// Equation(s):
// \r1|Mux16~combout  = (\r1|Mux16~3_combout  & ((\r1|r3 [15]) # ((!\r1|Mux26~2_combout )))) # (!\r1|Mux16~3_combout  & (((\r1|Mux26~2_combout  & \r1|r2 [15]))))

	.dataa(\r1|Mux16~3_combout ),
	.datab(\r1|r3 [15]),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|r2 [15]),
	.cin(gnd),
	.combout(\r1|Mux16~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux16 .lut_mask = 16'hDA8A;
defparam \r1|Mux16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \MuxULASrc|saida[15]~15 (
// Equation(s):
// \MuxULASrc|saida[15]~15_combout  = (\c1|ULASrc~combout  & ((\InstMem|altsyncram_component|auto_generated|q_a [15]))) # (!\c1|ULASrc~combout  & (\r1|Mux16~combout ))

	.dataa(vcc),
	.datab(\r1|Mux16~combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\c1|ULASrc~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[15]~15 .lut_mask = 16'hF0CC;
defparam \MuxULASrc|saida[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \ula1|ShiftRight0~15 (
// Equation(s):
// \ula1|ShiftRight0~15_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[15]~15_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[14]~14_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(vcc),
	.datac(\MuxULASrc|saida[15]~15_combout ),
	.datad(\MuxULASrc|saida[14]~14_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~15 .lut_mask = 16'hF5A0;
defparam \ula1|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \ula1|ShiftRight0~16 (
// Equation(s):
// \ula1|ShiftRight0~16_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (\ula1|ShiftRight0~15_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\ula1|ShiftRight0~14_combout )))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftRight0~15_combout ),
	.datad(\ula1|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~16 .lut_mask = 16'hF3C0;
defparam \ula1|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneii_lcell_comb \ula1|ShiftRight0~22 (
// Equation(s):
// \ula1|ShiftRight0~22_combout  = (\ula1|ShiftRight0~16_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [8])

	.dataa(vcc),
	.datab(\ula1|ShiftRight0~16_combout ),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~22 .lut_mask = 16'h00CC;
defparam \ula1|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \ula1|Mux14~1 (
// Equation(s):
// \ula1|Mux14~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [9]) # ((\InstMem|altsyncram_component|auto_generated|q_a [7] & !\InstMem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~1 .lut_mask = 16'hCCFC;
defparam \ula1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \ula1|Mux4~6 (
// Equation(s):
// \ula1|Mux4~6_combout  = (\ula1|Mux14~1_combout  & (((\ula1|ShiftLeft0~27_combout ) # (\ula1|Mux14~0_combout )))) # (!\ula1|Mux14~1_combout  & (\ula1|ShiftLeft0~32_combout  & ((!\ula1|Mux14~0_combout ))))

	.dataa(\ula1|ShiftLeft0~32_combout ),
	.datab(\ula1|ShiftLeft0~27_combout ),
	.datac(\ula1|Mux14~1_combout ),
	.datad(\ula1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~6 .lut_mask = 16'hF0CA;
defparam \ula1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \ula1|ShiftLeft0~8 (
// Equation(s):
// \ula1|ShiftLeft0~8_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & (((\InstMem|altsyncram_component|auto_generated|q_a [6]) # (\MuxULASrc|saida[2]~2_combout )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// (\MuxULASrc|saida[4]~4_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\MuxULASrc|saida[4]~4_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[2]~2_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~8 .lut_mask = 16'hCEC2;
defparam \ula1|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \ula1|ShiftLeft0~9 (
// Equation(s):
// \ula1|ShiftLeft0~9_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\ula1|ShiftLeft0~8_combout  & (\MuxULASrc|saida[1]~1_combout )) # (!\ula1|ShiftLeft0~8_combout  & ((\MuxULASrc|saida[3]~3_combout ))))) # 
// (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (((\ula1|ShiftLeft0~8_combout ))))

	.dataa(\MuxULASrc|saida[1]~1_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ula1|ShiftLeft0~8_combout ),
	.datad(\MuxULASrc|saida[3]~3_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~9 .lut_mask = 16'hBCB0;
defparam \ula1|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \ula1|ShiftLeft0~10 (
// Equation(s):
// \ula1|ShiftLeft0~10_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & (\MuxULASrc|saida[0]~0_combout  & (\ula1|ShiftLeft0~1_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & (((\ula1|ShiftLeft0~9_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\MuxULASrc|saida[0]~0_combout ),
	.datac(\ula1|ShiftLeft0~1_combout ),
	.datad(\ula1|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~10 .lut_mask = 16'hD580;
defparam \ula1|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \ula1|Mux4~7 (
// Equation(s):
// \ula1|Mux4~7_combout  = (\ula1|Mux14~0_combout  & ((\ula1|Mux4~6_combout  & (\ula1|ShiftLeft0~10_combout )) # (!\ula1|Mux4~6_combout  & ((\ula1|ShiftLeft0~23_combout ))))) # (!\ula1|Mux14~0_combout  & (\ula1|Mux4~6_combout ))

	.dataa(\ula1|Mux14~0_combout ),
	.datab(\ula1|Mux4~6_combout ),
	.datac(\ula1|ShiftLeft0~10_combout ),
	.datad(\ula1|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\ula1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~7 .lut_mask = 16'hE6C4;
defparam \ula1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \ula1|Mux4~8 (
// Equation(s):
// \ula1|Mux4~8_combout  = (\ula1|Mux4~7_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ula1|Mux4~7_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ula1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~8 .lut_mask = 16'h00F0;
defparam \ula1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \ula1|Mux4~9 (
// Equation(s):
// \ula1|Mux4~9_combout  = (\MuxULASrc|saida[12]~12_combout  & ((\r1|Mux3~combout ) # (\c1|ULAControl [0]))) # (!\MuxULASrc|saida[12]~12_combout  & (\r1|Mux3~combout  & \c1|ULAControl [0]))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(vcc),
	.datac(\r1|Mux3~combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~9 .lut_mask = 16'hFAA0;
defparam \ula1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \ula1|Add0~22 (
// Equation(s):
// \ula1|Add0~22_combout  = (\r1|Mux4~combout  & ((\MuxULASrc|saida[11]~11_combout  & (\ula1|Add0~21  & VCC)) # (!\MuxULASrc|saida[11]~11_combout  & (!\ula1|Add0~21 )))) # (!\r1|Mux4~combout  & ((\MuxULASrc|saida[11]~11_combout  & (!\ula1|Add0~21 )) # 
// (!\MuxULASrc|saida[11]~11_combout  & ((\ula1|Add0~21 ) # (GND)))))
// \ula1|Add0~23  = CARRY((\r1|Mux4~combout  & (!\MuxULASrc|saida[11]~11_combout  & !\ula1|Add0~21 )) # (!\r1|Mux4~combout  & ((!\ula1|Add0~21 ) # (!\MuxULASrc|saida[11]~11_combout ))))

	.dataa(\r1|Mux4~combout ),
	.datab(\MuxULASrc|saida[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~21 ),
	.combout(\ula1|Add0~22_combout ),
	.cout(\ula1|Add0~23 ));
// synopsys translate_off
defparam \ula1|Add0~22 .lut_mask = 16'h9617;
defparam \ula1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \ula1|Add0~24 (
// Equation(s):
// \ula1|Add0~24_combout  = ((\MuxULASrc|saida[12]~12_combout  $ (\r1|Mux3~combout  $ (!\ula1|Add0~23 )))) # (GND)
// \ula1|Add0~25  = CARRY((\MuxULASrc|saida[12]~12_combout  & ((\r1|Mux3~combout ) # (!\ula1|Add0~23 ))) # (!\MuxULASrc|saida[12]~12_combout  & (\r1|Mux3~combout  & !\ula1|Add0~23 )))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(\r1|Mux3~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~23 ),
	.combout(\ula1|Add0~24_combout ),
	.cout(\ula1|Add0~25 ));
// synopsys translate_off
defparam \ula1|Add0~24 .lut_mask = 16'h698E;
defparam \ula1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \ula1|Mux4~10 (
// Equation(s):
// \ula1|Mux4~10_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|Mux4~9_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~24_combout ))))) # (!\c1|ULAControl [1] & (\ula1|Mux4~9_combout ))

	.dataa(\c1|ULAControl [1]),
	.datab(\ula1|Mux4~9_combout ),
	.datac(\ula1|Add0~24_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~10 .lut_mask = 16'h66E4;
defparam \ula1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \ula1|Mux4~11 (
// Equation(s):
// \ula1|Mux4~11_combout  = (\ula1|Mux14~8_combout  & (\ula1|Add1~24_combout  & ((!\ula1|Mux15~0_combout )))) # (!\ula1|Mux14~8_combout  & (((\ula1|Mux4~10_combout ) # (\ula1|Mux15~0_combout ))))

	.dataa(\ula1|Add1~24_combout ),
	.datab(\ula1|Mux14~8_combout ),
	.datac(\ula1|Mux4~10_combout ),
	.datad(\ula1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4~11 .lut_mask = 16'h33B8;
defparam \ula1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \ula1|Mux4 (
// Equation(s):
// \ula1|Mux4~combout  = (\ula1|Mux4~12_combout  & ((\ula1|Mux4~11_combout  & ((\ula1|Mux4~8_combout ))) # (!\ula1|Mux4~11_combout  & (\ula1|ShiftRight0~22_combout )))) # (!\ula1|Mux4~12_combout  & (((\ula1|Mux4~11_combout ))))

	.dataa(\ula1|Mux4~12_combout ),
	.datab(\ula1|ShiftRight0~22_combout ),
	.datac(\ula1|Mux4~8_combout ),
	.datad(\ula1|Mux4~11_combout ),
	.cin(gnd),
	.combout(\ula1|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux4 .lut_mask = 16'hF588;
defparam \ula1|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \ula1|ULAResult[12] (
// Equation(s):
// \ula1|ULAResult [12] = (\ula1|Mux4~combout  & (((!\c1|ULAControl [1]) # (!\c1|ULAControl [0])) # (!\c1|ULAControl [2])))

	.dataa(\c1|ULAControl [2]),
	.datab(\c1|ULAControl [0]),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux4~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult [12]),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[12] .lut_mask = 16'h7F00;
defparam \ula1|ULAResult[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N27
cycloneii_lcell_ff \DataMem|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ula1|ULAResult [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: M4K_X13_Y14
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux19~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X24_Y16_N31
cycloneii_lcell_ff \DataMem|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ula1|ULAResult [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: M4K_X52_Y25
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux19~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # 
// ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|ram_block1a12~portadataout  & 
// !\DataMem|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24 .lut_mask = 16'hCCB8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & (\DataMem|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25 .lut_mask = 16'hF388;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \MuxDDest|saida[12]~28 (
// Equation(s):
// \MuxDDest|saida[12]~28_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout  & (!\entrada|Equal0~5_combout ))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult [12]))))

	.dataa(\c1|MemtoReg~combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\ula1|ULAResult [12]),
	.cin(gnd),
	.combout(\MuxDDest|saida[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[12]~28 .lut_mask = 16'h5D08;
defparam \MuxDDest|saida[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N11
cycloneii_lcell_ff \r1|r3[12] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[12]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [12]));

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \r1|r7[12]~feeder (
// Equation(s):
// \r1|r7[12]~feeder_combout  = \MuxDDest|saida[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[12]~28_combout ),
	.cin(gnd),
	.combout(\r1|r7[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r7[12]~feeder .lut_mask = 16'hFF00;
defparam \r1|r7[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N25
cycloneii_lcell_ff \r1|r7[12] (
	.clk(\SW~combout [17]),
	.datain(\r1|r7[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [12]));

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \r1|Mux3~0 (
// Equation(s):
// \r1|Mux3~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] 
// & (\r1|r5 [12])) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r4 [12])))))

	.dataa(\r1|r5 [12]),
	.datab(\r1|r4 [12]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux3~0 .lut_mask = 16'hFA0C;
defparam \r1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \r1|Mux3~1 (
// Equation(s):
// \r1|Mux3~1_combout  = (\r1|Mux3~0_combout  & (((\r1|r7 [12]) # (!\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\r1|Mux3~0_combout  & (\r1|r6 [12] & ((\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r6 [12]),
	.datab(\r1|r7 [12]),
	.datac(\r1|Mux3~0_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux3~1 .lut_mask = 16'hCAF0;
defparam \r1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \r1|Mux3~2 (
// Equation(s):
// \r1|Mux3~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux3~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [12] & (\r1|Mux11~7_combout )))

	.dataa(\r1|r1 [12]),
	.datab(\r1|Mux11~5_combout ),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux3~2 .lut_mask = 16'hEC2C;
defparam \r1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \r1|Mux3 (
// Equation(s):
// \r1|Mux3~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux3~2_combout  & ((\r1|r3 [12]))) # (!\r1|Mux3~2_combout  & (\r1|r2 [12])))) # (!\r1|Mux11~4_combout  & (((\r1|Mux3~2_combout ))))

	.dataa(\r1|r2 [12]),
	.datab(\r1|Mux11~4_combout ),
	.datac(\r1|r3 [12]),
	.datad(\r1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux3 .lut_mask = 16'hF388;
defparam \r1|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \ula1|Mux3~4 (
// Equation(s):
// \ula1|Mux3~4_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|Mux3~3_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~26_combout ))))) # (!\c1|ULAControl [1] & (\ula1|Mux3~3_combout ))

	.dataa(\ula1|Mux3~3_combout ),
	.datab(\c1|ULAControl [1]),
	.datac(\ula1|Add0~26_combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3~4 .lut_mask = 16'h66E2;
defparam \ula1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \ula1|Mux3~5 (
// Equation(s):
// \ula1|Mux3~5_combout  = (\ula1|Mux14~8_combout  & (\ula1|Add1~26_combout  & (!\ula1|Mux15~0_combout ))) # (!\ula1|Mux14~8_combout  & (((\ula1|Mux15~0_combout ) # (\ula1|Mux3~4_combout ))))

	.dataa(\ula1|Add1~26_combout ),
	.datab(\ula1|Mux14~8_combout ),
	.datac(\ula1|Mux15~0_combout ),
	.datad(\ula1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\ula1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3~5 .lut_mask = 16'h3B38;
defparam \ula1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \ula1|Mux3 (
// Equation(s):
// \ula1|Mux3~combout  = (\ula1|Mux4~12_combout  & ((\ula1|Mux3~5_combout  & (\ula1|Mux3~2_combout )) # (!\ula1|Mux3~5_combout  & ((\ula1|ShiftRight0~34_combout ))))) # (!\ula1|Mux4~12_combout  & (((\ula1|Mux3~5_combout ))))

	.dataa(\ula1|Mux3~2_combout ),
	.datab(\ula1|Mux4~12_combout ),
	.datac(\ula1|ShiftRight0~34_combout ),
	.datad(\ula1|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ula1|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux3 .lut_mask = 16'hBBC0;
defparam \ula1|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout  = (\ula1|Mux4~combout  & (!\ula1|Equal0~0_combout  & \ula1|Mux3~combout ))

	.dataa(\ula1|Mux4~combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(vcc),
	.datad(\ula1|Mux3~combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0 .lut_mask = 16'h2200;
defparam \DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux22~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux22~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux22~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// ((\DataMem|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & 
// \DataMem|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18 .lut_mask = 16'hADA8;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  & (\DataMem|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19 .lut_mask = 16'hCFA0;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \MuxDDest|saida[9]~25 (
// Equation(s):
// \MuxDDest|saida[9]~25_combout  = (\c1|MemtoReg~combout  & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout  & !\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (\ula1|ULAResult[9]~35_combout ))

	.dataa(\ula1|ULAResult[9]~35_combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\c1|MemtoReg~combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[9]~25 .lut_mask = 16'h0CAA;
defparam \MuxDDest|saida[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N23
cycloneii_lcell_ff \r1|r2[9] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[9]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [9]));

// Location: LCFF_X29_Y18_N5
cycloneii_lcell_ff \r1|r4[9] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[9]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [9]));

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \r1|r5[9]~feeder (
// Equation(s):
// \r1|r5[9]~feeder_combout  = \MuxDDest|saida[9]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[9]~25_combout ),
	.cin(gnd),
	.combout(\r1|r5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r5[9]~feeder .lut_mask = 16'hFF00;
defparam \r1|r5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N1
cycloneii_lcell_ff \r1|r5[9] (
	.clk(\SW~combout [17]),
	.datain(\r1|r5[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [9]));

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \r1|Mux22~0 (
// Equation(s):
// \r1|Mux22~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\InstMem|altsyncram_component|auto_generated|q_a [17]) # ((\r1|r5 [9])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & 
// (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (\r1|r4 [9])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r4 [9]),
	.datad(\r1|r5 [9]),
	.cin(gnd),
	.combout(\r1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux22~0 .lut_mask = 16'hBA98;
defparam \r1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \r1|Mux22~1 (
// Equation(s):
// \r1|Mux22~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux22~0_combout  & ((\r1|r7 [9]))) # (!\r1|Mux22~0_combout  & (\r1|r6 [9])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux22~0_combout ))))

	.dataa(\r1|r6 [9]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r7 [9]),
	.datad(\r1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux22~1 .lut_mask = 16'hF388;
defparam \r1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \r1|Mux22~3 (
// Equation(s):
// \r1|Mux22~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux22~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux22~2_combout ))))

	.dataa(\r1|Mux22~2_combout ),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|Mux26~3_combout ),
	.datad(\r1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux22~3 .lut_mask = 16'hF2C2;
defparam \r1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \r1|Mux22 (
// Equation(s):
// \r1|Mux22~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux22~3_combout  & (\r1|r3 [9])) # (!\r1|Mux22~3_combout  & ((\r1|r2 [9]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux22~3_combout ))))

	.dataa(\r1|r3 [9]),
	.datab(\r1|Mux26~2_combout ),
	.datac(\r1|r2 [9]),
	.datad(\r1|Mux22~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux22~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux22 .lut_mask = 16'hBBC0;
defparam \r1|Mux22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \MuxULASrc|saida[9]~9 (
// Equation(s):
// \MuxULASrc|saida[9]~9_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [9])) # (!\c1|ULASrc~combout  & ((\r1|Mux22~combout )))

	.dataa(vcc),
	.datab(\c1|ULASrc~combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\r1|Mux22~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[9]~9 .lut_mask = 16'hF3C0;
defparam \MuxULASrc|saida[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \ula1|ShiftRight0~27 (
// Equation(s):
// \ula1|ShiftRight0~27_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[10]~10_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// (\MuxULASrc|saida[9]~9_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MuxULASrc|saida[9]~9_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[10]~10_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~27 .lut_mask = 16'h0E04;
defparam \ula1|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \ula1|ShiftRight0~28 (
// Equation(s):
// \ula1|ShiftRight0~28_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[12]~12_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// (\MuxULASrc|saida[11]~11_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MuxULASrc|saida[11]~11_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[12]~12_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~28 .lut_mask = 16'hE040;
defparam \ula1|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \ula1|ShiftRight0~29 (
// Equation(s):
// \ula1|ShiftRight0~29_combout  = (\ula1|ShiftRight0~27_combout ) # (\ula1|ShiftRight0~28_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ula1|ShiftRight0~27_combout ),
	.datad(\ula1|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~29 .lut_mask = 16'hFFF0;
defparam \ula1|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \ula1|Mux12~4 (
// Equation(s):
// \ula1|Mux12~4_combout  = (\c1|ULAControl [0] & ((\InstMem|altsyncram_component|auto_generated|q_a [8]) # ((\InstMem|altsyncram_component|auto_generated|q_a [10]) # (\InstMem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux12~4 .lut_mask = 16'hFE00;
defparam \ula1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \ula1|ShiftLeft0~19 (
// Equation(s):
// \ula1|ShiftLeft0~19_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[0]~0_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[1]~1_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[0]~0_combout ),
	.datac(\MuxULASrc|saida[1]~1_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~19 .lut_mask = 16'hCCF0;
defparam \ula1|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \ula1|ShiftLeft0~17 (
// Equation(s):
// \ula1|ShiftLeft0~17_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\InstMem|altsyncram_component|auto_generated|q_a [7])) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [7] & ((\MuxULASrc|saida[3]~3_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (\MuxULASrc|saida[5]~5_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\MuxULASrc|saida[5]~5_combout ),
	.datad(\MuxULASrc|saida[3]~3_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~17 .lut_mask = 16'hDC98;
defparam \ula1|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \ula1|ShiftLeft0~18 (
// Equation(s):
// \ula1|ShiftLeft0~18_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\ula1|ShiftLeft0~17_combout  & (\MuxULASrc|saida[2]~2_combout )) # (!\ula1|ShiftLeft0~17_combout  & ((\MuxULASrc|saida[4]~4_combout ))))) # 
// (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (((\ula1|ShiftLeft0~17_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(\MuxULASrc|saida[4]~4_combout ),
	.datad(\ula1|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~18 .lut_mask = 16'hDDA0;
defparam \ula1|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \ula1|ShiftLeft0~20 (
// Equation(s):
// \ula1|ShiftLeft0~20_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (\ula1|ShiftLeft0~19_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & 
// (((\ula1|ShiftLeft0~18_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ula1|ShiftLeft0~19_combout ),
	.datac(\ula1|ShiftLeft0~18_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~20 .lut_mask = 16'h44F0;
defparam \ula1|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \ula1|Mux11~4 (
// Equation(s):
// \ula1|Mux11~4_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [10] & (!\InstMem|altsyncram_component|auto_generated|q_a [9] & \ula1|ShiftLeft0~20_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(\ula1|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ula1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux11~4 .lut_mask = 16'h1100;
defparam \ula1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \ula1|Mux12~3 (
// Equation(s):
// \ula1|Mux12~3_combout  = ((!\InstMem|altsyncram_component|auto_generated|q_a [10] & \InstMem|altsyncram_component|auto_generated|q_a [9])) # (!\c1|ULAControl [0])

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\c1|ULAControl [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux12~3 .lut_mask = 16'h3F0F;
defparam \ula1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \ula1|Mux11~2 (
// Equation(s):
// \ula1|Mux11~2_combout  = (\ula1|Mux12~4_combout  & (\ula1|ShiftRight0~34_combout  & ((\ula1|Mux12~3_combout )))) # (!\ula1|Mux12~4_combout  & (((\ula1|Mux11~4_combout ) # (!\ula1|Mux12~3_combout ))))

	.dataa(\ula1|ShiftRight0~34_combout ),
	.datab(\ula1|Mux12~4_combout ),
	.datac(\ula1|Mux11~4_combout ),
	.datad(\ula1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ula1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux11~2 .lut_mask = 16'hB833;
defparam \ula1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \ula1|Mux11~3 (
// Equation(s):
// \ula1|Mux11~3_combout  = (\ula1|Mux12~2_combout  & (((\ula1|Mux11~2_combout )))) # (!\ula1|Mux12~2_combout  & ((\ula1|Mux11~2_combout  & (\ula1|ShiftRight0~32_combout )) # (!\ula1|Mux11~2_combout  & ((\ula1|ShiftRight0~29_combout )))))

	.dataa(\ula1|Mux12~2_combout ),
	.datab(\ula1|ShiftRight0~32_combout ),
	.datac(\ula1|ShiftRight0~29_combout ),
	.datad(\ula1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ula1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux11~3 .lut_mask = 16'hEE50;
defparam \ula1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \ula1|ULAResult[5]~24 (
// Equation(s):
// \ula1|ULAResult[5]~24_combout  = (!\c1|ULAControl [1] & ((\ula1|ULAResult[5]~23_combout ) # ((\c1|ULAControl [2] & \ula1|Mux11~3_combout ))))

	.dataa(\ula1|ULAResult[5]~23_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|Mux11~3_combout ),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|ULAResult[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[5]~24 .lut_mask = 16'h00EA;
defparam \ula1|ULAResult[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \ula1|ULAResult[5]~27 (
// Equation(s):
// \ula1|ULAResult[5]~27_combout  = (\ula1|ULAResult[5]~24_combout ) # ((\c1|ULAControl [1] & ((\ula1|ULAResult[5]~26_combout ) # (\ula1|ULAResult[5]~25_combout ))))

	.dataa(\ula1|ULAResult[5]~26_combout ),
	.datab(\ula1|ULAResult[5]~25_combout ),
	.datac(\ula1|ULAResult[5]~24_combout ),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|ULAResult[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[5]~27 .lut_mask = 16'hFEF0;
defparam \ula1|ULAResult[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux26~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux26~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux26~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux26~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (\DataMem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & ((\DataMem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & (\DataMem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10 .lut_mask = 16'hDC98;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  = (\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & ((\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & (\DataMem|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [1] & (((\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\DataMem|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11 .lut_mask = 16'hF588;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \MuxDDest|saida[5]~21 (
// Equation(s):
// \MuxDDest|saida[5]~21_combout  = (\c1|MemtoReg~combout  & (((!\entrada|Equal0~5_combout  & \DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout )))) # (!\c1|MemtoReg~combout  & (\ula1|ULAResult[5]~27_combout ))

	.dataa(\c1|MemtoReg~combout ),
	.datab(\ula1|ULAResult[5]~27_combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\DataMem|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[5]~21 .lut_mask = 16'h4E44;
defparam \MuxDDest|saida[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \MuxDDest|saida[5]~37 (
// Equation(s):
// \MuxDDest|saida[5]~37_combout  = (\MuxDDest|saida[5]~21_combout ) # ((\c1|MemtoReg~combout  & (\SW~combout [5] & \entrada|Equal0~5_combout )))

	.dataa(\c1|MemtoReg~combout ),
	.datab(\SW~combout [5]),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\MuxDDest|saida[5]~21_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[5]~37 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N13
cycloneii_lcell_ff \r1|r3[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [5]));

// Location: LCFF_X25_Y16_N1
cycloneii_lcell_ff \r1|r2[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [5]));

// Location: LCFF_X25_Y17_N31
cycloneii_lcell_ff \r1|r1[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [5]));

// Location: LCFF_X29_Y16_N31
cycloneii_lcell_ff \r1|r7[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[5]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [5]));

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \r1|Mux10~0 (
// Equation(s):
// \r1|Mux10~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r5 [5]) # ((\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & 
// (((!\InstMem|altsyncram_component|auto_generated|q_a [22] & \r1|r4 [5]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\r1|r5 [5]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\r1|r4 [5]),
	.cin(gnd),
	.combout(\r1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux10~0 .lut_mask = 16'hADA8;
defparam \r1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \r1|Mux10~1 (
// Equation(s):
// \r1|Mux10~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux10~0_combout  & ((\r1|r7 [5]))) # (!\r1|Mux10~0_combout  & (\r1|r6 [5])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\r1|Mux10~0_combout ))))

	.dataa(\r1|r6 [5]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\r1|r7 [5]),
	.datad(\r1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux10~1 .lut_mask = 16'hF388;
defparam \r1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \r1|Mux10~2 (
// Equation(s):
// \r1|Mux10~2_combout  = (\r1|Mux11~7_combout  & ((\r1|Mux11~5_combout  & ((\r1|Mux10~1_combout ))) # (!\r1|Mux11~5_combout  & (\r1|r1 [5])))) # (!\r1|Mux11~7_combout  & (\r1|Mux11~5_combout ))

	.dataa(\r1|Mux11~7_combout ),
	.datab(\r1|Mux11~5_combout ),
	.datac(\r1|r1 [5]),
	.datad(\r1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux10~2 .lut_mask = 16'hEC64;
defparam \r1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \r1|Mux10 (
// Equation(s):
// \r1|Mux10~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux10~2_combout  & (\r1|r3 [5])) # (!\r1|Mux10~2_combout  & ((\r1|r2 [5]))))) # (!\r1|Mux11~4_combout  & (((\r1|Mux10~2_combout ))))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|r3 [5]),
	.datac(\r1|r2 [5]),
	.datad(\r1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux10 .lut_mask = 16'hDDA0;
defparam \r1|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \ula1|Add1~12 (
// Equation(s):
// \ula1|Add1~12_combout  = ((\MuxULASrc|saida[6]~6_combout  $ (\r1|Mux9~combout  $ (\ula1|Add1~11 )))) # (GND)
// \ula1|Add1~13  = CARRY((\MuxULASrc|saida[6]~6_combout  & (\r1|Mux9~combout  & !\ula1|Add1~11 )) # (!\MuxULASrc|saida[6]~6_combout  & ((\r1|Mux9~combout ) # (!\ula1|Add1~11 ))))

	.dataa(\MuxULASrc|saida[6]~6_combout ),
	.datab(\r1|Mux9~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add1~11 ),
	.combout(\ula1|Add1~12_combout ),
	.cout(\ula1|Add1~13 ));
// synopsys translate_off
defparam \ula1|Add1~12 .lut_mask = 16'h964D;
defparam \ula1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \ula1|Mux12~2 (
// Equation(s):
// \ula1|Mux12~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [9]) # ((\InstMem|altsyncram_component|auto_generated|q_a [10]) # (!\c1|ULAControl [0]))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux12~2 .lut_mask = 16'hFCFF;
defparam \ula1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \ula1|ShiftRight0~23 (
// Equation(s):
// \ula1|ShiftRight0~23_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6]) # ((\MuxULASrc|saida[13]~13_combout )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[11]~11_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\MuxULASrc|saida[13]~13_combout ),
	.datad(\MuxULASrc|saida[11]~11_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~23 .lut_mask = 16'hB9A8;
defparam \ula1|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \ula1|ShiftRight0~24 (
// Equation(s):
// \ula1|ShiftRight0~24_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\ula1|ShiftRight0~23_combout  & ((\MuxULASrc|saida[14]~14_combout ))) # (!\ula1|ShiftRight0~23_combout  & (\MuxULASrc|saida[12]~12_combout )))) # 
// (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (((\ula1|ShiftRight0~23_combout ))))

	.dataa(\MuxULASrc|saida[12]~12_combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\MuxULASrc|saida[14]~14_combout ),
	.datad(\ula1|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~24 .lut_mask = 16'hF388;
defparam \ula1|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \ula1|ShiftRight0~26 (
// Equation(s):
// \ula1|ShiftRight0~26_combout  = (\ula1|ShiftRight0~25_combout  & (((\MuxULASrc|saida[10]~10_combout ) # (!\InstMem|altsyncram_component|auto_generated|q_a [6])))) # (!\ula1|ShiftRight0~25_combout  & (\MuxULASrc|saida[8]~8_combout  & 
// (\InstMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\ula1|ShiftRight0~25_combout ),
	.datab(\MuxULASrc|saida[8]~8_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[10]~10_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~26 .lut_mask = 16'hEA4A;
defparam \ula1|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \ula1|Mux9~3 (
// Equation(s):
// \ula1|Mux9~3_combout  = (\ula1|Mux9~2_combout  & ((\ula1|Mux12~2_combout ) # ((\ula1|ShiftRight0~26_combout )))) # (!\ula1|Mux9~2_combout  & (!\ula1|Mux12~2_combout  & (\ula1|ShiftRight0~24_combout )))

	.dataa(\ula1|Mux9~2_combout ),
	.datab(\ula1|Mux12~2_combout ),
	.datac(\ula1|ShiftRight0~24_combout ),
	.datad(\ula1|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ula1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux9~3 .lut_mask = 16'hBA98;
defparam \ula1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \ula1|ULAResult[7]~21 (
// Equation(s):
// \ula1|ULAResult[7]~21_combout  = (\c1|ULAControl [1] & (\ula1|Add1~14_combout )) # (!\c1|ULAControl [1] & ((\ula1|Mux9~3_combout )))

	.dataa(vcc),
	.datab(\ula1|Add1~14_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[7]~21 .lut_mask = 16'hCFC0;
defparam \ula1|ULAResult[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \ula1|ULAResult[7]~22 (
// Equation(s):
// \ula1|ULAResult[7]~22_combout  = (!\ula1|Equal0~0_combout  & ((\c1|ULAControl [2] & ((\ula1|ULAResult[7]~21_combout ))) # (!\c1|ULAControl [2] & (\ula1|ULAResult[7]~20_combout ))))

	.dataa(\ula1|ULAResult[7]~20_combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(\c1|ULAControl [2]),
	.datad(\ula1|ULAResult[7]~21_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[7]~22 .lut_mask = 16'h3202;
defparam \ula1|ULAResult[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \MuxDDest|saida[7]~23 (
// Equation(s):
// \MuxDDest|saida[7]~23_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[7]~22_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.datab(\c1|MemtoReg~combout ),
	.datac(\ula1|ULAResult[7]~22_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[7]~23 .lut_mask = 16'h30B8;
defparam \MuxDDest|saida[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \MuxDDest|saida[7]~39 (
// Equation(s):
// \MuxDDest|saida[7]~39_combout  = (\MuxDDest|saida[7]~23_combout ) # ((\SW~combout [7] & (\entrada|Equal0~5_combout  & \c1|MemtoReg~combout )))

	.dataa(\SW~combout [7]),
	.datab(\entrada|Equal0~5_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\MuxDDest|saida[7]~23_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[7]~39 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \r1|r2[7]~feeder (
// Equation(s):
// \r1|r2[7]~feeder_combout  = \MuxDDest|saida[7]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[7]~39_combout ),
	.cin(gnd),
	.combout(\r1|r2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r2[7]~feeder .lut_mask = 16'hFF00;
defparam \r1|r2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \r1|r2[7] (
	.clk(\SW~combout [17]),
	.datain(\r1|r2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [7]));

// Location: LCFF_X29_Y16_N3
cycloneii_lcell_ff \r1|r7[7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[7]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [7]));

// Location: LCFF_X28_Y19_N5
cycloneii_lcell_ff \r1|r5[7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[7]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [7]));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \r1|Mux24~0 (
// Equation(s):
// \r1|Mux24~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\InstMem|altsyncram_component|auto_generated|q_a [16])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [16] & ((\r1|r5 [7]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (\r1|r4 [7]))))

	.dataa(\r1|r4 [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r5 [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux24~0 .lut_mask = 16'hFC22;
defparam \r1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \r1|Mux24~1 (
// Equation(s):
// \r1|Mux24~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux24~0_combout  & ((\r1|r7 [7]))) # (!\r1|Mux24~0_combout  & (\r1|r6 [7])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux24~0_combout ))))

	.dataa(\r1|r6 [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\r1|r7 [7]),
	.datad(\r1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux24~1 .lut_mask = 16'hF388;
defparam \r1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N9
cycloneii_lcell_ff \r1|r1[7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[7]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [7]));

// Location: LCCOMB_X30_Y18_N10
cycloneii_lcell_comb \r1|Mux24~2 (
// Equation(s):
// \r1|Mux24~2_combout  = (\r1|r1 [7] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux24~2 .lut_mask = 16'hF000;
defparam \r1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \r1|Mux24~3 (
// Equation(s):
// \r1|Mux24~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & (\r1|Mux24~1_combout )) # (!\r1|Mux26~3_combout  & ((\r1|Mux24~2_combout )))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux24~1_combout ),
	.datac(\r1|Mux24~2_combout ),
	.datad(\r1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux24~3 .lut_mask = 16'hEE50;
defparam \r1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \r1|Mux24 (
// Equation(s):
// \r1|Mux24~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux24~3_combout  & ((\r1|r3 [7]))) # (!\r1|Mux24~3_combout  & (\r1|r2 [7])))) # (!\r1|Mux26~2_combout  & (((\r1|Mux24~3_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|r2 [7]),
	.datac(\r1|r3 [7]),
	.datad(\r1|Mux24~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux24 .lut_mask = 16'hF588;
defparam \r1|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \MuxULASrc|saida[7]~7 (
// Equation(s):
// \MuxULASrc|saida[7]~7_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [7])) # (!\c1|ULASrc~combout  & ((\r1|Mux24~combout )))

	.dataa(\c1|ULASrc~combout ),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\r1|Mux24~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[7]~7 .lut_mask = 16'hF5A0;
defparam \MuxULASrc|saida[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \ula1|ShiftRight0~8 (
// Equation(s):
// \ula1|ShiftRight0~8_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[7]~7_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[6]~6_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\MuxULASrc|saida[6]~6_combout ),
	.datad(\MuxULASrc|saida[7]~7_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~8 .lut_mask = 16'hFC30;
defparam \ula1|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \ula1|ShiftRight0~21 (
// Equation(s):
// \ula1|ShiftRight0~21_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\ula1|ShiftRight0~11_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & (\ula1|ShiftRight0~8_combout ))

	.dataa(vcc),
	.datab(\ula1|ShiftRight0~8_combout ),
	.datac(\ula1|ShiftRight0~11_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~21 .lut_mask = 16'hF0CC;
defparam \ula1|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \ula1|Mux14~3 (
// Equation(s):
// \ula1|Mux14~3_combout  = (\ula1|Mux14~2_combout  & (((\ula1|ShiftRight0~35_combout )) # (!\ula1|Mux14~0_combout ))) # (!\ula1|Mux14~2_combout  & (\ula1|Mux14~0_combout  & (\ula1|ShiftRight0~21_combout )))

	.dataa(\ula1|Mux14~2_combout ),
	.datab(\ula1|Mux14~0_combout ),
	.datac(\ula1|ShiftRight0~21_combout ),
	.datad(\ula1|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\ula1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~3 .lut_mask = 16'hEA62;
defparam \ula1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N1
cycloneii_lcell_ff \r1|r3[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[2]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [2]));

// Location: LCFF_X25_Y14_N3
cycloneii_lcell_ff \r1|r1[2] (
	.clk(\SW~combout [17]),
	.datain(\MuxDDest|saida[2]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [2]));

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \r1|Mux13~2 (
// Equation(s):
// \r1|Mux13~2_combout  = (\r1|Mux11~7_combout  & ((\r1|Mux11~5_combout  & (\r1|Mux13~1_combout )) # (!\r1|Mux11~5_combout  & ((\r1|r1 [2]))))) # (!\r1|Mux11~7_combout  & (((\r1|Mux11~5_combout ))))

	.dataa(\r1|Mux13~1_combout ),
	.datab(\r1|r1 [2]),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\r1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux13~2 .lut_mask = 16'hAFC0;
defparam \r1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \r1|Mux13 (
// Equation(s):
// \r1|Mux13~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux13~2_combout  & (\r1|r3 [2])) # (!\r1|Mux13~2_combout  & ((\r1|r2 [2]))))) # (!\r1|Mux11~4_combout  & (((\r1|Mux13~2_combout ))))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|r3 [2]),
	.datac(\r1|r2 [2]),
	.datad(\r1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux13 .lut_mask = 16'hDDA0;
defparam \r1|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \ula1|Mux14~6 (
// Equation(s):
// \ula1|Mux14~6_combout  = (\MuxULASrc|saida[2]~2_combout  & ((\c1|ULAControl [0]) # (\r1|Mux13~combout ))) # (!\MuxULASrc|saida[2]~2_combout  & (\c1|ULAControl [0] & \r1|Mux13~combout ))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(\c1|ULAControl [0]),
	.datad(\r1|Mux13~combout ),
	.cin(gnd),
	.combout(\ula1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~6 .lut_mask = 16'hFCC0;
defparam \ula1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \ula1|Add0~4 (
// Equation(s):
// \ula1|Add0~4_combout  = ((\r1|Mux13~combout  $ (\MuxULASrc|saida[2]~2_combout  $ (!\ula1|Add0~3 )))) # (GND)
// \ula1|Add0~5  = CARRY((\r1|Mux13~combout  & ((\MuxULASrc|saida[2]~2_combout ) # (!\ula1|Add0~3 ))) # (!\r1|Mux13~combout  & (\MuxULASrc|saida[2]~2_combout  & !\ula1|Add0~3 )))

	.dataa(\r1|Mux13~combout ),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula1|Add0~3 ),
	.combout(\ula1|Add0~4_combout ),
	.cout(\ula1|Add0~5 ));
// synopsys translate_off
defparam \ula1|Add0~4 .lut_mask = 16'h698E;
defparam \ula1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \ula1|Mux14~7 (
// Equation(s):
// \ula1|Mux14~7_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|Mux14~6_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~4_combout ))))) # (!\c1|ULAControl [1] & (((\ula1|Mux14~6_combout ))))

	.dataa(\c1|ULAControl [0]),
	.datab(\ula1|Mux14~6_combout ),
	.datac(\ula1|Add0~4_combout ),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~7 .lut_mask = 16'h72CC;
defparam \ula1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \ula1|Mux14~9 (
// Equation(s):
// \ula1|Mux14~9_combout  = (\ula1|Mux15~0_combout  & (((!\ula1|Mux14~8_combout )))) # (!\ula1|Mux15~0_combout  & ((\ula1|Mux14~8_combout  & (\ula1|Add1~4_combout )) # (!\ula1|Mux14~8_combout  & ((\ula1|Mux14~7_combout )))))

	.dataa(\ula1|Add1~4_combout ),
	.datab(\ula1|Mux15~0_combout ),
	.datac(\ula1|Mux14~8_combout ),
	.datad(\ula1|Mux14~7_combout ),
	.cin(gnd),
	.combout(\ula1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14~9 .lut_mask = 16'h2F2C;
defparam \ula1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \ula1|Mux14 (
// Equation(s):
// \ula1|Mux14~combout  = (\ula1|Mux14~5_combout  & ((\ula1|Mux14~9_combout  & (\ula1|Mux14~4_combout )) # (!\ula1|Mux14~9_combout  & ((\ula1|Mux14~3_combout ))))) # (!\ula1|Mux14~5_combout  & (((\ula1|Mux14~9_combout ))))

	.dataa(\ula1|Mux14~4_combout ),
	.datab(\ula1|Mux14~5_combout ),
	.datac(\ula1|Mux14~3_combout ),
	.datad(\ula1|Mux14~9_combout ),
	.cin(gnd),
	.combout(\ula1|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux14 .lut_mask = 16'hBBC0;
defparam \ula1|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \ula1|ULAResult[2] (
// Equation(s):
// \ula1|ULAResult [2] = (\ula1|Mux14~combout  & (((!\c1|ULAControl [1]) # (!\c1|ULAControl [0])) # (!\c1|ULAControl [2])))

	.dataa(\c1|ULAControl [2]),
	.datab(\c1|ULAControl [0]),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux14~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult [2]),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[2] .lut_mask = 16'h7F00;
defparam \ula1|ULAResult[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \MuxDDest|saida[2]~18 (
// Equation(s):
// \MuxDDest|saida[2]~18_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult [2]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\ula1|ULAResult [2]),
	.datac(\c1|MemtoReg~combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[2]~18 .lut_mask = 16'h0CAC;
defparam \MuxDDest|saida[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \MuxDDest|saida[2]~34 (
// Equation(s):
// \MuxDDest|saida[2]~34_combout  = (\MuxDDest|saida[2]~18_combout ) # ((\c1|MemtoReg~combout  & (\SW~combout [2] & \entrada|Equal0~5_combout )))

	.dataa(\c1|MemtoReg~combout ),
	.datab(\SW~combout [2]),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\MuxDDest|saida[2]~18_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[2]~34 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N27
cycloneii_lcell_ff \r1|r2[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[2]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [2]));

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \r1|Mux29~2 (
// Equation(s):
// \r1|Mux29~2_combout  = (\r1|r1 [2] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [2]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux29~2 .lut_mask = 16'hF000;
defparam \r1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N17
cycloneii_lcell_ff \r1|r6[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[2]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [2]));

// Location: LCFF_X25_Y15_N15
cycloneii_lcell_ff \r1|r7[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[2]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [2]));

// Location: LCFF_X25_Y15_N5
cycloneii_lcell_ff \r1|r4[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[2]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [2]));

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \r1|Mux29~0 (
// Equation(s):
// \r1|Mux29~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [16] & ((\r1|r5 [2]) # ((\InstMem|altsyncram_component|auto_generated|q_a [17])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (((\r1|r4 [2] & 
// !\InstMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\r1|r5 [2]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\r1|r4 [2]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\r1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux29~0 .lut_mask = 16'hCCB8;
defparam \r1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \r1|Mux29~1 (
// Equation(s):
// \r1|Mux29~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux29~0_combout  & ((\r1|r7 [2]))) # (!\r1|Mux29~0_combout  & (\r1|r6 [2])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux29~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r6 [2]),
	.datac(\r1|r7 [2]),
	.datad(\r1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux29~1 .lut_mask = 16'hF588;
defparam \r1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \r1|Mux29~3 (
// Equation(s):
// \r1|Mux29~3_combout  = (\r1|Mux26~2_combout  & (((\r1|Mux26~3_combout )))) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux29~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux29~2_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux29~2_combout ),
	.datac(\r1|Mux29~1_combout ),
	.datad(\r1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux29~3 .lut_mask = 16'hFA44;
defparam \r1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \r1|Mux29 (
// Equation(s):
// \r1|Mux29~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux29~3_combout  & (\r1|r3 [2])) # (!\r1|Mux29~3_combout  & ((\r1|r2 [2]))))) # (!\r1|Mux26~2_combout  & (((\r1|Mux29~3_combout ))))

	.dataa(\r1|r3 [2]),
	.datab(\r1|r2 [2]),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|Mux29~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux29~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux29 .lut_mask = 16'hAFC0;
defparam \r1|Mux29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \MuxULASrc|saida[2]~2 (
// Equation(s):
// \MuxULASrc|saida[2]~2_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [2])) # (!\c1|ULASrc~combout  & ((\r1|Mux29~combout )))

	.dataa(\c1|ULASrc~combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(\r1|Mux29~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[2]~2 .lut_mask = 16'hDD88;
defparam \MuxULASrc|saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \ula1|ShiftLeft0~15 (
// Equation(s):
// \ula1|ShiftLeft0~15_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[2]~2_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// ((\MuxULASrc|saida[3]~3_combout )))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MuxULASrc|saida[2]~2_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[3]~3_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~15 .lut_mask = 16'h0D08;
defparam \ula1|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \ula1|ShiftLeft0~21 (
// Equation(s):
// \ula1|ShiftLeft0~21_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [8] & (!\InstMem|altsyncram_component|auto_generated|q_a [10] & !\InstMem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(vcc),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~21 .lut_mask = 16'h0011;
defparam \ula1|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \ula1|Mux13~2 (
// Equation(s):
// \ula1|Mux13~2_combout  = (\ula1|ShiftLeft0~21_combout  & ((\ula1|ShiftLeft0~15_combout ) # (\ula1|ShiftLeft0~14_combout )))

	.dataa(vcc),
	.datab(\ula1|ShiftLeft0~15_combout ),
	.datac(\ula1|ShiftLeft0~14_combout ),
	.datad(\ula1|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ula1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13~2 .lut_mask = 16'hFC00;
defparam \ula1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \ula1|Mux13~0 (
// Equation(s):
// \ula1|Mux13~0_combout  = (\ula1|Mux14~1_combout  & (((\ula1|Mux14~0_combout )))) # (!\ula1|Mux14~1_combout  & ((\ula1|Mux14~0_combout  & ((\ula1|ShiftRight0~26_combout ))) # (!\ula1|Mux14~0_combout  & (\ula1|ShiftRight0~36_combout ))))

	.dataa(\ula1|ShiftRight0~36_combout ),
	.datab(\ula1|Mux14~1_combout ),
	.datac(\ula1|ShiftRight0~26_combout ),
	.datad(\ula1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13~0 .lut_mask = 16'hFC22;
defparam \ula1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \ula1|ShiftRight0~37 (
// Equation(s):
// \ula1|ShiftRight0~37_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [8] & (\MuxULASrc|saida[15]~15_combout  & (\ula1|ShiftLeft0~1_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [8] & (((\ula1|ShiftRight0~24_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\MuxULASrc|saida[15]~15_combout ),
	.datac(\ula1|ShiftLeft0~1_combout ),
	.datad(\ula1|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~37 .lut_mask = 16'hD580;
defparam \ula1|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \ula1|Mux13~1 (
// Equation(s):
// \ula1|Mux13~1_combout  = (\ula1|Mux14~1_combout  & ((\ula1|Mux13~0_combout  & ((\ula1|ShiftRight0~37_combout ))) # (!\ula1|Mux13~0_combout  & (\ula1|ShiftRight0~31_combout )))) # (!\ula1|Mux14~1_combout  & (((\ula1|Mux13~0_combout ))))

	.dataa(\ula1|ShiftRight0~31_combout ),
	.datab(\ula1|Mux14~1_combout ),
	.datac(\ula1|Mux13~0_combout ),
	.datad(\ula1|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13~1 .lut_mask = 16'hF838;
defparam \ula1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \ula1|Mux13 (
// Equation(s):
// \ula1|Mux13~combout  = (\ula1|Mux13~5_combout  & (((\ula1|Mux13~2_combout )) # (!\ula1|Mux14~5_combout ))) # (!\ula1|Mux13~5_combout  & (\ula1|Mux14~5_combout  & ((\ula1|Mux13~1_combout ))))

	.dataa(\ula1|Mux13~5_combout ),
	.datab(\ula1|Mux14~5_combout ),
	.datac(\ula1|Mux13~2_combout ),
	.datad(\ula1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux13 .lut_mask = 16'hE6A2;
defparam \ula1|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \ula1|ULAResult[3] (
// Equation(s):
// \ula1|ULAResult [3] = (\ula1|Mux13~combout  & (((!\c1|ULAControl [1]) # (!\c1|ULAControl [0])) # (!\c1|ULAControl [2])))

	.dataa(\c1|ULAControl [2]),
	.datab(\c1|ULAControl [0]),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux13~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult [3]),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[3] .lut_mask = 16'h7F00;
defparam \ula1|ULAResult[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \MuxDDest|saida[3]~19 (
// Equation(s):
// \MuxDDest|saida[3]~19_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  & (!\entrada|Equal0~5_combout ))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult [3]))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.datab(\c1|MemtoReg~combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\ula1|ULAResult [3]),
	.cin(gnd),
	.combout(\MuxDDest|saida[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[3]~19 .lut_mask = 16'h3B08;
defparam \MuxDDest|saida[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \MuxDDest|saida[3]~35 (
// Equation(s):
// \MuxDDest|saida[3]~35_combout  = (\MuxDDest|saida[3]~19_combout ) # ((\SW~combout [3] & (\c1|MemtoReg~combout  & \entrada|Equal0~5_combout )))

	.dataa(\SW~combout [3]),
	.datab(\c1|MemtoReg~combout ),
	.datac(\entrada|Equal0~5_combout ),
	.datad(\MuxDDest|saida[3]~19_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[3]~35 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N21
cycloneii_lcell_ff \r1|r3[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [3]));

// Location: LCFF_X25_Y14_N21
cycloneii_lcell_ff \r1|r1[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [3]));

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \r1|Mux28~2 (
// Equation(s):
// \r1|Mux28~2_combout  = (\r1|r1 [3] & \InstMem|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r1|r1 [3]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux28~2 .lut_mask = 16'hF000;
defparam \r1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N19
cycloneii_lcell_ff \r1|r6[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [3]));

// Location: LCFF_X25_Y15_N29
cycloneii_lcell_ff \r1|r7[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [3]));

// Location: LCFF_X25_Y15_N11
cycloneii_lcell_ff \r1|r4[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [3]));

// Location: LCFF_X24_Y15_N23
cycloneii_lcell_ff \r1|r5[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r5 [3]));

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \r1|Mux28~0 (
// Equation(s):
// \r1|Mux28~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\InstMem|altsyncram_component|auto_generated|q_a [16])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\InstMem|altsyncram_component|auto_generated|q_a 
// [16] & ((\r1|r5 [3]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [16] & (\r1|r4 [3]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r4 [3]),
	.datac(\r1|r5 [3]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\r1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux28~0 .lut_mask = 16'hFA44;
defparam \r1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \r1|Mux28~1 (
// Equation(s):
// \r1|Mux28~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [17] & ((\r1|Mux28~0_combout  & ((\r1|r7 [3]))) # (!\r1|Mux28~0_combout  & (\r1|r6 [3])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [17] & (((\r1|Mux28~0_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\r1|r6 [3]),
	.datac(\r1|r7 [3]),
	.datad(\r1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\r1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux28~1 .lut_mask = 16'hF588;
defparam \r1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \r1|Mux28~3 (
// Equation(s):
// \r1|Mux28~3_combout  = (\r1|Mux26~2_combout  & (\r1|Mux26~3_combout )) # (!\r1|Mux26~2_combout  & ((\r1|Mux26~3_combout  & ((\r1|Mux28~1_combout ))) # (!\r1|Mux26~3_combout  & (\r1|Mux28~2_combout ))))

	.dataa(\r1|Mux26~2_combout ),
	.datab(\r1|Mux26~3_combout ),
	.datac(\r1|Mux28~2_combout ),
	.datad(\r1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\r1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux28~3 .lut_mask = 16'hDC98;
defparam \r1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \r1|Mux28 (
// Equation(s):
// \r1|Mux28~combout  = (\r1|Mux26~2_combout  & ((\r1|Mux28~3_combout  & ((\r1|r3 [3]))) # (!\r1|Mux28~3_combout  & (\r1|r2 [3])))) # (!\r1|Mux26~2_combout  & (((\r1|Mux28~3_combout ))))

	.dataa(\r1|r2 [3]),
	.datab(\r1|r3 [3]),
	.datac(\r1|Mux26~2_combout ),
	.datad(\r1|Mux28~3_combout ),
	.cin(gnd),
	.combout(\r1|Mux28~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux28 .lut_mask = 16'hCFA0;
defparam \r1|Mux28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \MuxULASrc|saida[3]~3 (
// Equation(s):
// \MuxULASrc|saida[3]~3_combout  = (\c1|ULASrc~combout  & (\InstMem|altsyncram_component|auto_generated|q_a [3])) # (!\c1|ULASrc~combout  & ((\r1|Mux28~combout )))

	.dataa(\c1|ULASrc~combout ),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\r1|Mux28~combout ),
	.cin(gnd),
	.combout(\MuxULASrc|saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxULASrc|saida[3]~3 .lut_mask = 16'hDD88;
defparam \MuxULASrc|saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \ula1|ULAResult[4]~16 (
// Equation(s):
// \ula1|ULAResult[4]~16_combout  = (\c1|ULAControl [0] & (!\r1|Mux11~combout  & ((!\MuxULASrc|saida[4]~4_combout )))) # (!\c1|ULAControl [0] & (((\ula1|Add0~8_combout ))))

	.dataa(\r1|Mux11~combout ),
	.datab(\c1|ULAControl [0]),
	.datac(\ula1|Add0~8_combout ),
	.datad(\MuxULASrc|saida[4]~4_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[4]~16 .lut_mask = 16'h3074;
defparam \ula1|ULAResult[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \ula1|ULAResult[4]~17 (
// Equation(s):
// \ula1|ULAResult[4]~17_combout  = (!\c1|ULAControl [2] & ((\ula1|ULAResult[4]~15_combout ) # ((\ula1|ULAResult[4]~16_combout  & \c1|ULAControl [1]))))

	.dataa(\ula1|ULAResult[4]~15_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|ULAResult[4]~16_combout ),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|ULAResult[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[4]~17 .lut_mask = 16'h3222;
defparam \ula1|ULAResult[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \entrada|Equal0~0 (
// Equation(s):
// \entrada|Equal0~0_combout  = (!\ula1|Equal0~0_combout  & (\ula1|ULAResult[6]~14_combout  & ((\ula1|ULAResult[4]~18_combout ) # (\ula1|ULAResult[4]~17_combout ))))

	.dataa(\ula1|ULAResult[4]~18_combout ),
	.datab(\ula1|Equal0~0_combout ),
	.datac(\ula1|ULAResult[6]~14_combout ),
	.datad(\ula1|ULAResult[4]~17_combout ),
	.cin(gnd),
	.combout(\entrada|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|Equal0~0 .lut_mask = 16'h3020;
defparam \entrada|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \entrada|Equal0~1 (
// Equation(s):
// \entrada|Equal0~1_combout  = (\ula1|ULAResult [3] & (\ula1|ULAResult [2] & (\ula1|ULAResult[5]~27_combout  & \ula1|ULAResult[0]~10_combout )))

	.dataa(\ula1|ULAResult [3]),
	.datab(\ula1|ULAResult [2]),
	.datac(\ula1|ULAResult[5]~27_combout ),
	.datad(\ula1|ULAResult[0]~10_combout ),
	.cin(gnd),
	.combout(\entrada|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|Equal0~1 .lut_mask = 16'h8000;
defparam \entrada|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \entrada|Equal0~3 (
// Equation(s):
// \entrada|Equal0~3_combout  = (!\ula1|ULAResult[15]~48_combout  & ((\ula1|Equal0~0_combout ) # ((!\ula1|Mux3~combout  & !\ula1|Mux4~combout ))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\ula1|Mux3~combout ),
	.datac(\ula1|Mux4~combout ),
	.datad(\ula1|ULAResult[15]~48_combout ),
	.cin(gnd),
	.combout(\entrada|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|Equal0~3 .lut_mask = 16'h00AB;
defparam \entrada|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \entrada|Equal0~2 (
// Equation(s):
// \entrada|Equal0~2_combout  = (!\ula1|ULAResult[9]~35_combout  & (!\ula1|ULAResult[8]~31_combout  & (!\ula1|ULAResult[10]~39_combout  & !\ula1|ULAResult[11]~43_combout )))

	.dataa(\ula1|ULAResult[9]~35_combout ),
	.datab(\ula1|ULAResult[8]~31_combout ),
	.datac(\ula1|ULAResult[10]~39_combout ),
	.datad(\ula1|ULAResult[11]~43_combout ),
	.cin(gnd),
	.combout(\entrada|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|Equal0~2 .lut_mask = 16'h0001;
defparam \entrada|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \entrada|Equal0~4 (
// Equation(s):
// \entrada|Equal0~4_combout  = (!\ula1|ULAResult[14]~52_combout  & (\ula1|ULAResult [1] & (\entrada|Equal0~3_combout  & \entrada|Equal0~2_combout )))

	.dataa(\ula1|ULAResult[14]~52_combout ),
	.datab(\ula1|ULAResult [1]),
	.datac(\entrada|Equal0~3_combout ),
	.datad(\entrada|Equal0~2_combout ),
	.cin(gnd),
	.combout(\entrada|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|Equal0~4 .lut_mask = 16'h4000;
defparam \entrada|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \entrada|Equal0~5 (
// Equation(s):
// \entrada|Equal0~5_combout  = (\ula1|ULAResult[7]~22_combout  & (\entrada|Equal0~0_combout  & (\entrada|Equal0~1_combout  & \entrada|Equal0~4_combout )))

	.dataa(\ula1|ULAResult[7]~22_combout ),
	.datab(\entrada|Equal0~0_combout ),
	.datac(\entrada|Equal0~1_combout ),
	.datad(\entrada|Equal0~4_combout ),
	.cin(gnd),
	.combout(\entrada|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|Equal0~5 .lut_mask = 16'h8000;
defparam \entrada|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux25~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \DataMem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DataMem|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\r1|Mux25~combout }),
	.portaaddr({\ula1|ULAResult[11]~43_combout ,\ula1|ULAResult[10]~39_combout ,\ula1|ULAResult[9]~35_combout ,\ula1|ULAResult[8]~31_combout ,\ula1|ULAResult[7]~22_combout ,\ula1|ULAResult[6]~14_combout ,\ula1|ULAResult[5]~27_combout ,\ula1|ULAResult[4]~53_combout ,
\ula1|ULAResult [3],\ula1|ULAResult [2],\ula1|ULAResult [1],\ula1|ULAResult[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \DataMem|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13 (
// Equation(s):
// \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  = (\DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (((\DataMem|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\DataMem|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (\DataMem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\DataMem|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.datab(\DataMem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\DataMem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\DataMem|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13 .lut_mask = 16'hE6A2;
defparam \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \MuxDDest|saida[6]~22 (
// Equation(s):
// \MuxDDest|saida[6]~22_combout  = (\c1|MemtoReg~combout  & (((!\entrada|Equal0~5_combout  & \DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout )))) # (!\c1|MemtoReg~combout  & (\ula1|ULAResult[6]~14_combout ))

	.dataa(\ula1|ULAResult[6]~14_combout ),
	.datab(\entrada|Equal0~5_combout ),
	.datac(\DataMem|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.datad(\c1|MemtoReg~combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[6]~22 .lut_mask = 16'h30AA;
defparam \MuxDDest|saida[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \MuxDDest|saida[6]~38 (
// Equation(s):
// \MuxDDest|saida[6]~38_combout  = (\MuxDDest|saida[6]~22_combout ) # ((\SW~combout [6] & (\entrada|Equal0~5_combout  & \c1|MemtoReg~combout )))

	.dataa(\SW~combout [6]),
	.datab(\entrada|Equal0~5_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\MuxDDest|saida[6]~22_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[6]~38 .lut_mask = 16'hFF80;
defparam \MuxDDest|saida[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N5
cycloneii_lcell_ff \r1|r2[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [6]));

// Location: LCFF_X29_Y16_N15
cycloneii_lcell_ff \r1|r3[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [6]));

// Location: LCFF_X29_Y19_N27
cycloneii_lcell_ff \r1|r4[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [6]));

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \r1|Mux9~0 (
// Equation(s):
// \r1|Mux9~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] 
// & (\r1|r5 [6])) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & ((\r1|r4 [6])))))

	.dataa(\r1|r5 [6]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\r1|r4 [6]),
	.cin(gnd),
	.combout(\r1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux9~0 .lut_mask = 16'hE3E0;
defparam \r1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N1
cycloneii_lcell_ff \r1|r7[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r7 [6]));

// Location: LCFF_X29_Y19_N29
cycloneii_lcell_ff \r1|r6[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[6]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r6 [6]));

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \r1|Mux9~1 (
// Equation(s):
// \r1|Mux9~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\r1|Mux9~0_combout  & (\r1|r7 [6])) # (!\r1|Mux9~0_combout  & ((\r1|r6 [6]))))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & (\r1|Mux9~0_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|Mux9~0_combout ),
	.datac(\r1|r7 [6]),
	.datad(\r1|r6 [6]),
	.cin(gnd),
	.combout(\r1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux9~1 .lut_mask = 16'hE6C4;
defparam \r1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \r1|Mux9~2 (
// Equation(s):
// \r1|Mux9~2_combout  = (\r1|Mux11~5_combout  & (((\r1|Mux9~1_combout ) # (!\r1|Mux11~7_combout )))) # (!\r1|Mux11~5_combout  & (\r1|r1 [6] & ((\r1|Mux11~7_combout ))))

	.dataa(\r1|Mux11~5_combout ),
	.datab(\r1|r1 [6]),
	.datac(\r1|Mux9~1_combout ),
	.datad(\r1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\r1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux9~2 .lut_mask = 16'hE4AA;
defparam \r1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \r1|Mux9 (
// Equation(s):
// \r1|Mux9~combout  = (\r1|Mux11~4_combout  & ((\r1|Mux9~2_combout  & ((\r1|r3 [6]))) # (!\r1|Mux9~2_combout  & (\r1|r2 [6])))) # (!\r1|Mux11~4_combout  & (((\r1|Mux9~2_combout ))))

	.dataa(\r1|Mux11~4_combout ),
	.datab(\r1|r2 [6]),
	.datac(\r1|r3 [6]),
	.datad(\r1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\r1|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux9 .lut_mask = 16'hF588;
defparam \r1|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \ula1|ULAResult[6]~11 (
// Equation(s):
// \ula1|ULAResult[6]~11_combout  = (\MuxULASrc|saida[6]~6_combout  & ((\r1|Mux9~combout ) # (\c1|ULAControl [0]))) # (!\MuxULASrc|saida[6]~6_combout  & (\r1|Mux9~combout  & \c1|ULAControl [0]))

	.dataa(\MuxULASrc|saida[6]~6_combout ),
	.datab(vcc),
	.datac(\r1|Mux9~combout ),
	.datad(\c1|ULAControl [0]),
	.cin(gnd),
	.combout(\ula1|ULAResult[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[6]~11 .lut_mask = 16'hFAA0;
defparam \ula1|ULAResult[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \ula1|ULAResult[6]~12 (
// Equation(s):
// \ula1|ULAResult[6]~12_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & ((!\ula1|ULAResult[6]~11_combout ))) # (!\c1|ULAControl [0] & (\ula1|Add0~12_combout )))) # (!\c1|ULAControl [1] & (((\ula1|ULAResult[6]~11_combout ))))

	.dataa(\ula1|Add0~12_combout ),
	.datab(\c1|ULAControl [0]),
	.datac(\ula1|ULAResult[6]~11_combout ),
	.datad(\c1|ULAControl [1]),
	.cin(gnd),
	.combout(\ula1|ULAResult[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[6]~12 .lut_mask = 16'h2EF0;
defparam \ula1|ULAResult[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \ula1|ShiftRight0~44 (
// Equation(s):
// \ula1|ShiftRight0~44_combout  = (\ula1|ShiftRight0~15_combout  & (!\InstMem|altsyncram_component|auto_generated|q_a [7] & !\InstMem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\ula1|ShiftRight0~15_combout ),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftRight0~44 .lut_mask = 16'h000A;
defparam \ula1|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \ula1|ShiftLeft0~0 (
// Equation(s):
// \ula1|ShiftLeft0~0_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [9] & !\InstMem|altsyncram_component|auto_generated|q_a [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~0 .lut_mask = 16'h000F;
defparam \ula1|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \ula1|ShiftLeft0~7 (
// Equation(s):
// \ula1|ShiftLeft0~7_combout  = (\ula1|ShiftLeft0~5_combout ) # (\ula1|ShiftLeft0~6_combout )

	.dataa(\ula1|ShiftLeft0~5_combout ),
	.datab(vcc),
	.datac(\ula1|ShiftLeft0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~7 .lut_mask = 16'hFAFA;
defparam \ula1|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \ula1|Mux10~0 (
// Equation(s):
// \ula1|Mux10~0_combout  = (\ula1|ShiftLeft0~0_combout  & ((\ula1|ShiftLeft0~4_combout ) # ((\ula1|ShiftLeft0~7_combout  & !\InstMem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\ula1|ShiftLeft0~4_combout ),
	.datab(\ula1|ShiftLeft0~0_combout ),
	.datac(\ula1|ShiftLeft0~7_combout ),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ula1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux10~0 .lut_mask = 16'h88C8;
defparam \ula1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \ula1|Mux10~1 (
// Equation(s):
// \ula1|Mux10~1_combout  = (\ula1|Mux12~4_combout  & (\ula1|ShiftRight0~44_combout  & (\ula1|Mux12~3_combout ))) # (!\ula1|Mux12~4_combout  & (((\ula1|Mux10~0_combout ) # (!\ula1|Mux12~3_combout ))))

	.dataa(\ula1|Mux12~4_combout ),
	.datab(\ula1|ShiftRight0~44_combout ),
	.datac(\ula1|Mux12~3_combout ),
	.datad(\ula1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ula1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux10~1 .lut_mask = 16'hD585;
defparam \ula1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \ula1|Mux10~2 (
// Equation(s):
// \ula1|Mux10~2_combout  = (\ula1|Mux12~2_combout  & (((\ula1|Mux10~1_combout )))) # (!\ula1|Mux12~2_combout  & ((\ula1|Mux10~1_combout  & (\ula1|ShiftRight0~21_combout )) # (!\ula1|Mux10~1_combout  & ((\ula1|ShiftRight0~20_combout )))))

	.dataa(\ula1|ShiftRight0~21_combout ),
	.datab(\ula1|Mux12~2_combout ),
	.datac(\ula1|ShiftRight0~20_combout ),
	.datad(\ula1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ula1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux10~2 .lut_mask = 16'hEE30;
defparam \ula1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \ula1|ULAResult[6]~13 (
// Equation(s):
// \ula1|ULAResult[6]~13_combout  = (\c1|ULAControl [1] & (\ula1|Add1~12_combout )) # (!\c1|ULAControl [1] & ((\ula1|Mux10~2_combout )))

	.dataa(vcc),
	.datab(\ula1|Add1~12_combout ),
	.datac(\c1|ULAControl [1]),
	.datad(\ula1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[6]~13 .lut_mask = 16'hCFC0;
defparam \ula1|ULAResult[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \ula1|ULAResult[6]~14 (
// Equation(s):
// \ula1|ULAResult[6]~14_combout  = (!\ula1|Equal0~0_combout  & ((\c1|ULAControl [2] & ((\ula1|ULAResult[6]~13_combout ))) # (!\c1|ULAControl [2] & (\ula1|ULAResult[6]~12_combout ))))

	.dataa(\c1|ULAControl [2]),
	.datab(\ula1|Equal0~0_combout ),
	.datac(\ula1|ULAResult[6]~12_combout ),
	.datad(\ula1|ULAResult[6]~13_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[6]~14 .lut_mask = 16'h3210;
defparam \ula1|ULAResult[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \w_PCSrc~2 (
// Equation(s):
// \w_PCSrc~2_combout  = (!\ula1|ULAResult[14]~52_combout  & (!\ula1|ULAResult [1] & (\entrada|Equal0~2_combout  & \entrada|Equal0~3_combout )))

	.dataa(\ula1|ULAResult[14]~52_combout ),
	.datab(\ula1|ULAResult [1]),
	.datac(\entrada|Equal0~2_combout ),
	.datad(\entrada|Equal0~3_combout ),
	.cin(gnd),
	.combout(\w_PCSrc~2_combout ),
	.cout());
// synopsys translate_off
defparam \w_PCSrc~2 .lut_mask = 16'h1000;
defparam \w_PCSrc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb w_PCSrc(
// Equation(s):
// \w_PCSrc~combout  = (\w_PCSrc~1_combout  & (!\ula1|ULAResult[6]~14_combout  & (\w_PCSrc~2_combout  & !\ula1|ULAResult[4]~53_combout )))

	.dataa(\w_PCSrc~1_combout ),
	.datab(\ula1|ULAResult[6]~14_combout ),
	.datac(\w_PCSrc~2_combout ),
	.datad(\ula1|ULAResult[4]~53_combout ),
	.cin(gnd),
	.combout(\w_PCSrc~combout ),
	.cout());
// synopsys translate_off
defparam w_PCSrc.lut_mask = 16'h0020;
defparam w_PCSrc.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \pc1|PC[1]~1 (
// Equation(s):
// \pc1|PC[1]~1_combout  = (\w_PCSrc~combout  & (\w_PCBranch[1]~2_combout )) # (!\w_PCSrc~combout  & ((\w_PCp1[1]~2_combout )))

	.dataa(\w_PCBranch[1]~2_combout ),
	.datab(\w_PCp1[1]~2_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[1]~1 .lut_mask = 16'hAACC;
defparam \pc1|PC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
cycloneii_lcell_ff \pc1|PC[1] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[1]~1_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [1]));

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \pc1|PC[0]~0 (
// Equation(s):
// \pc1|PC[0]~0_combout  = (\w_PCSrc~combout  & ((\w_PCBranch[0]~0_combout ))) # (!\w_PCSrc~combout  & (\w_PCp1[0]~0_combout ))

	.dataa(\w_PCp1[0]~0_combout ),
	.datab(\w_PCBranch[0]~0_combout ),
	.datac(vcc),
	.datad(\w_PCSrc~combout ),
	.cin(gnd),
	.combout(\pc1|PC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PC[0]~0 .lut_mask = 16'hCCAA;
defparam \pc1|PC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \pc1|PC[0] (
	.clk(\SW~combout [17]),
	.datain(\pc1|PC[0]~0_combout ),
	.sdata(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|Decoder1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PC [0]));

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \c1|WideOr1~0 (
// Equation(s):
// \c1|WideOr1~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [0]) # ((\InstMem|altsyncram_component|auto_generated|q_a [5] & (!\InstMem|altsyncram_component|auto_generated|q_a [1])) # (!\InstMem|altsyncram_component|auto_generated|q_a [5] & 
// ((\InstMem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\c1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|WideOr1~0 .lut_mask = 16'hF5FC;
defparam \c1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \c1|Decoder1~3 (
// Equation(s):
// \c1|Decoder1~3_combout  = (!\InstMem|altsyncram_component|auto_generated|q_a [27] & (\InstMem|altsyncram_component|auto_generated|q_a [28] & \c1|Decoder1~0_combout ))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [27]),
	.datab(vcc),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\c1|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\c1|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder1~3 .lut_mask = 16'h5000;
defparam \c1|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneii_lcell_comb \c1|Selector9~1 (
// Equation(s):
// \c1|Selector9~1_combout  = (\c1|Decoder1~3_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [2] & (!\c1|WideOr1~0_combout  & \c1|Selector9~0_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\c1|WideOr1~0_combout ),
	.datac(\c1|Decoder1~3_combout ),
	.datad(\c1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\c1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Selector9~1 .lut_mask = 16'hF1F0;
defparam \c1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \c1|ULAControl[2] (
// Equation(s):
// \c1|ULAControl [2] = (\c1|Decoder1~2_combout  & (\c1|ULAControl [2])) # (!\c1|Decoder1~2_combout  & ((\c1|Selector9~1_combout )))

	.dataa(\c1|ULAControl [2]),
	.datab(vcc),
	.datac(\c1|Selector9~1_combout ),
	.datad(\c1|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\c1|ULAControl [2]),
	.cout());
// synopsys translate_off
defparam \c1|ULAControl[2] .lut_mask = 16'hAAF0;
defparam \c1|ULAControl[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \r1|Mux4~0 (
// Equation(s):
// \r1|Mux4~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [22] & (((\InstMem|altsyncram_component|auto_generated|q_a [21])))) # (!\InstMem|altsyncram_component|auto_generated|q_a [22] & ((\InstMem|altsyncram_component|auto_generated|q_a [21] 
// & ((\r1|r5 [11]))) # (!\InstMem|altsyncram_component|auto_generated|q_a [21] & (\r1|r4 [11]))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\r1|r4 [11]),
	.datac(\r1|r5 [11]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\r1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux4~0 .lut_mask = 16'hFA44;
defparam \r1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \r1|Mux4~1 (
// Equation(s):
// \r1|Mux4~1_combout  = (\r1|Mux4~0_combout  & (((\r1|r7 [11]) # (!\InstMem|altsyncram_component|auto_generated|q_a [22])))) # (!\r1|Mux4~0_combout  & (\r1|r6 [11] & ((\InstMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\r1|r6 [11]),
	.datab(\r1|Mux4~0_combout ),
	.datac(\r1|r7 [11]),
	.datad(\InstMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\r1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux4~1 .lut_mask = 16'hE2CC;
defparam \r1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \r1|Mux4~2 (
// Equation(s):
// \r1|Mux4~2_combout  = (\r1|Mux11~7_combout  & ((\r1|Mux11~5_combout  & ((\r1|Mux4~1_combout ))) # (!\r1|Mux11~5_combout  & (\r1|r1 [11])))) # (!\r1|Mux11~7_combout  & (((\r1|Mux11~5_combout ))))

	.dataa(\r1|r1 [11]),
	.datab(\r1|Mux4~1_combout ),
	.datac(\r1|Mux11~7_combout ),
	.datad(\r1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\r1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux4~2 .lut_mask = 16'hCFA0;
defparam \r1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \r1|Mux4 (
// Equation(s):
// \r1|Mux4~combout  = (\r1|Mux4~2_combout  & ((\r1|r3 [11]) # ((!\r1|Mux11~4_combout )))) # (!\r1|Mux4~2_combout  & (((\r1|r2 [11] & \r1|Mux11~4_combout ))))

	.dataa(\r1|r3 [11]),
	.datab(\r1|r2 [11]),
	.datac(\r1|Mux4~2_combout ),
	.datad(\r1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\r1|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \r1|Mux4 .lut_mask = 16'hACF0;
defparam \r1|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \ula1|ULAResult[11]~40 (
// Equation(s):
// \ula1|ULAResult[11]~40_combout  = (\c1|ULAControl [0] & ((\MuxULASrc|saida[11]~11_combout ) # (\r1|Mux4~combout ))) # (!\c1|ULAControl [0] & (\MuxULASrc|saida[11]~11_combout  & \r1|Mux4~combout ))

	.dataa(\c1|ULAControl [0]),
	.datab(vcc),
	.datac(\MuxULASrc|saida[11]~11_combout ),
	.datad(\r1|Mux4~combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[11]~40 .lut_mask = 16'hFAA0;
defparam \ula1|ULAResult[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \ula1|ULAResult[11]~41 (
// Equation(s):
// \ula1|ULAResult[11]~41_combout  = (\c1|ULAControl [1] & ((\c1|ULAControl [0] & (!\ula1|ULAResult[11]~40_combout )) # (!\c1|ULAControl [0] & ((\ula1|Add0~22_combout ))))) # (!\c1|ULAControl [1] & (\ula1|ULAResult[11]~40_combout ))

	.dataa(\c1|ULAControl [1]),
	.datab(\ula1|ULAResult[11]~40_combout ),
	.datac(\c1|ULAControl [0]),
	.datad(\ula1|Add0~22_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[11]~41 .lut_mask = 16'h6E64;
defparam \ula1|ULAResult[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \ula1|ShiftLeft0~30 (
// Equation(s):
// \ula1|ShiftLeft0~30_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [6] & (\MuxULASrc|saida[10]~10_combout )) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[11]~11_combout )))

	.dataa(vcc),
	.datab(\MuxULASrc|saida[10]~10_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\MuxULASrc|saida[11]~11_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~30 .lut_mask = 16'hCFC0;
defparam \ula1|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \ula1|ShiftLeft0~29 (
// Equation(s):
// \ula1|ShiftLeft0~29_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\InstMem|altsyncram_component|auto_generated|q_a [6] & ((\MuxULASrc|saida[8]~8_combout ))) # (!\InstMem|altsyncram_component|auto_generated|q_a [6] & 
// (\MuxULASrc|saida[9]~9_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MuxULASrc|saida[9]~9_combout ),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MuxULASrc|saida[8]~8_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~29 .lut_mask = 16'hE040;
defparam \ula1|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \ula1|ShiftLeft0~31 (
// Equation(s):
// \ula1|ShiftLeft0~31_combout  = (\ula1|ShiftLeft0~29_combout ) # ((!\InstMem|altsyncram_component|auto_generated|q_a [7] & \ula1|ShiftLeft0~30_combout ))

	.dataa(vcc),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ula1|ShiftLeft0~30_combout ),
	.datad(\ula1|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ula1|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ShiftLeft0~31 .lut_mask = 16'hFF30;
defparam \ula1|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \ula1|Mux5~4 (
// Equation(s):
// \ula1|Mux5~4_combout  = (\ula1|Mux5~1_combout  & ((\ula1|Mux5~2_combout  & ((\ula1|ShiftRight0~37_combout ))) # (!\ula1|Mux5~2_combout  & (\ula1|Mux5~3_combout )))) # (!\ula1|Mux5~1_combout  & (((!\ula1|Mux5~2_combout ))))

	.dataa(\ula1|Mux5~3_combout ),
	.datab(\ula1|Mux5~1_combout ),
	.datac(\ula1|Mux5~2_combout ),
	.datad(\ula1|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux5~4 .lut_mask = 16'hCB0B;
defparam \ula1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \ula1|Mux5~5 (
// Equation(s):
// \ula1|Mux5~5_combout  = (\ula1|Mux5~0_combout  & (((\ula1|Mux5~4_combout )))) # (!\ula1|Mux5~0_combout  & ((\ula1|Mux5~4_combout  & ((\ula1|ShiftLeft0~31_combout ))) # (!\ula1|Mux5~4_combout  & (\ula1|ShiftLeft0~13_combout ))))

	.dataa(\ula1|ShiftLeft0~13_combout ),
	.datab(\ula1|ShiftLeft0~31_combout ),
	.datac(\ula1|Mux5~0_combout ),
	.datad(\ula1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\ula1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|Mux5~5 .lut_mask = 16'hFC0A;
defparam \ula1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \ula1|ULAResult[11]~42 (
// Equation(s):
// \ula1|ULAResult[11]~42_combout  = (\c1|ULAControl [1] & (\ula1|Add1~22_combout )) # (!\c1|ULAControl [1] & ((\ula1|Mux5~5_combout )))

	.dataa(vcc),
	.datab(\c1|ULAControl [1]),
	.datac(\ula1|Add1~22_combout ),
	.datad(\ula1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[11]~42 .lut_mask = 16'hF3C0;
defparam \ula1|ULAResult[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \ula1|ULAResult[11]~43 (
// Equation(s):
// \ula1|ULAResult[11]~43_combout  = (!\ula1|Equal0~0_combout  & ((\c1|ULAControl [2] & ((\ula1|ULAResult[11]~42_combout ))) # (!\c1|ULAControl [2] & (\ula1|ULAResult[11]~41_combout ))))

	.dataa(\ula1|Equal0~0_combout ),
	.datab(\c1|ULAControl [2]),
	.datac(\ula1|ULAResult[11]~41_combout ),
	.datad(\ula1|ULAResult[11]~42_combout ),
	.cin(gnd),
	.combout(\ula1|ULAResult[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula1|ULAResult[11]~43 .lut_mask = 16'h5410;
defparam \ula1|ULAResult[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \MuxDDest|saida[11]~27 (
// Equation(s):
// \MuxDDest|saida[11]~27_combout  = (\c1|MemtoReg~combout  & (\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout  & ((!\entrada|Equal0~5_combout )))) # (!\c1|MemtoReg~combout  & (((\ula1|ULAResult[11]~43_combout ))))

	.dataa(\DataMem|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ),
	.datab(\ula1|ULAResult[11]~43_combout ),
	.datac(\c1|MemtoReg~combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\MuxDDest|saida[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MuxDDest|saida[11]~27 .lut_mask = 16'h0CAC;
defparam \MuxDDest|saida[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N9
cycloneii_lcell_ff \r1|r2[11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [11]));

// Location: LCCOMB_X31_Y15_N4
cycloneii_lcell_comb \MyLCD|LessThan7~0 (
// Equation(s):
// \MyLCD|LessThan7~0_combout  = (\r1|r2 [11] & ((\r1|r2 [9]) # (\r1|r2 [10])))

	.dataa(\r1|r2 [9]),
	.datab(vcc),
	.datac(\r1|r2 [11]),
	.datad(\r1|r2 [10]),
	.cin(gnd),
	.combout(\MyLCD|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan7~0 .lut_mask = 16'hF0A0;
defparam \MyLCD|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneii_lcell_comb \MyLCD|Add7~0 (
// Equation(s):
// \MyLCD|Add7~0_combout  = (\r1|r2 [8] & (\MyLCD|LessThan7~0_combout  $ (VCC))) # (!\r1|r2 [8] & (\MyLCD|LessThan7~0_combout  & VCC))
// \MyLCD|Add7~1  = CARRY((\r1|r2 [8] & \MyLCD|LessThan7~0_combout ))

	.dataa(\r1|r2 [8]),
	.datab(\MyLCD|LessThan7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add7~0_combout ),
	.cout(\MyLCD|Add7~1 ));
// synopsys translate_off
defparam \MyLCD|Add7~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneii_lcell_comb \MyLCD|Mux6~5 (
// Equation(s):
// \MyLCD|Mux6~5_combout  = (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|LUT_INDEX [1] & (\MyLCD|Add8~0_combout )) # (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|Add7~0_combout )))))

	.dataa(\MyLCD|Add8~0_combout ),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|Add7~0_combout ),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~5 .lut_mask = 16'h00B8;
defparam \MyLCD|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneii_lcell_comb \MyLCD|Mux6~6 (
// Equation(s):
// \MyLCD|Mux6~6_combout  = (\MyLCD|Mux6~5_combout ) # ((\MyLCD|Add9~0_combout  & (\MyLCD|LUT_INDEX [0] & \MyLCD|LUT_INDEX [1])))

	.dataa(\MyLCD|Add9~0_combout ),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|Mux6~5_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~6 .lut_mask = 16'hFF80;
defparam \MyLCD|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneii_lcell_comb \MyLCD|Mux6~7 (
// Equation(s):
// \MyLCD|Mux6~7_combout  = (\MyLCD|Mux6~4_combout  & (((\MyLCD|Mux6~6_combout ) # (!\MyLCD|LUT_INDEX [3])))) # (!\MyLCD|Mux6~4_combout  & (\MyLCD|Mux6~1_combout  & (\MyLCD|LUT_INDEX [3])))

	.dataa(\MyLCD|Mux6~1_combout ),
	.datab(\MyLCD|Mux6~4_combout ),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|Mux6~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~7 .lut_mask = 16'hEC2C;
defparam \MyLCD|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \MyLCD|Add20~0 (
// Equation(s):
// \MyLCD|Add20~0_combout  = (\MyLCD|LessThan20~0_combout  & (\r1|r4 [0] $ (VCC))) # (!\MyLCD|LessThan20~0_combout  & (\r1|r4 [0] & VCC))
// \MyLCD|Add20~1  = CARRY((\MyLCD|LessThan20~0_combout  & \r1|r4 [0]))

	.dataa(\MyLCD|LessThan20~0_combout ),
	.datab(\r1|r4 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add20~0_combout ),
	.cout(\MyLCD|Add20~1 ));
// synopsys translate_off
defparam \MyLCD|Add20~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \MyLCD|Mux6~9 (
// Equation(s):
// \MyLCD|Mux6~9_combout  = (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|LUT_INDEX [1] & (\InstMem|altsyncram_component|auto_generated|q_a [10])) # (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|Add20~0_combout )))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Add20~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~9 .lut_mask = 16'h0D08;
defparam \MyLCD|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N9
cycloneii_lcell_ff \saida|DataOut[1] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r1|Mux30~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [1]));

// Location: LCFF_X28_Y17_N31
cycloneii_lcell_ff \saida|DataOut[2] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r1|Mux29~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [2]));

// Location: LCFF_X28_Y17_N13
cycloneii_lcell_ff \saida|DataOut[3] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(\r1|Mux28~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [3]));

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \MyLCD|LessThan23~0 (
// Equation(s):
// \MyLCD|LessThan23~0_combout  = (\saida|DataOut [3] & ((\saida|DataOut [1]) # (\saida|DataOut [2])))

	.dataa(vcc),
	.datab(\saida|DataOut [1]),
	.datac(\saida|DataOut [2]),
	.datad(\saida|DataOut [3]),
	.cin(gnd),
	.combout(\MyLCD|LessThan23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan23~0 .lut_mask = 16'hFC00;
defparam \MyLCD|LessThan23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \MyLCD|Add23~0 (
// Equation(s):
// \MyLCD|Add23~0_combout  = (\saida|DataOut [0] & (\MyLCD|LessThan23~0_combout  $ (VCC))) # (!\saida|DataOut [0] & (\MyLCD|LessThan23~0_combout  & VCC))
// \MyLCD|Add23~1  = CARRY((\saida|DataOut [0] & \MyLCD|LessThan23~0_combout ))

	.dataa(\saida|DataOut [0]),
	.datab(\MyLCD|LessThan23~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|Add23~0_combout ),
	.cout(\MyLCD|Add23~1 ));
// synopsys translate_off
defparam \MyLCD|Add23~0 .lut_mask = 16'h6688;
defparam \MyLCD|Add23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \MyLCD|Mux6~8 (
// Equation(s):
// \MyLCD|Mux6~8_combout  = (\MyLCD|LUT_INDEX [1] & (\MyLCD|Add22~0_combout  & ((!\MyLCD|LUT_INDEX [2])))) # (!\MyLCD|LUT_INDEX [1] & (((\MyLCD|Add23~0_combout  & \MyLCD|LUT_INDEX [2]))))

	.dataa(\MyLCD|Add22~0_combout ),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|Add23~0_combout ),
	.datad(\MyLCD|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~8 .lut_mask = 16'h3088;
defparam \MyLCD|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \MyLCD|Mux6~10 (
// Equation(s):
// \MyLCD|Mux6~10_combout  = (\MyLCD|LUT_INDEX [2] & (\MyLCD|LUT_INDEX [0] & ((\MyLCD|Mux6~8_combout )))) # (!\MyLCD|LUT_INDEX [2] & ((\MyLCD|Mux6~9_combout ) # ((\MyLCD|LUT_INDEX [0] & \MyLCD|Mux6~8_combout ))))

	.dataa(\MyLCD|LUT_INDEX [2]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|Mux6~9_combout ),
	.datad(\MyLCD|Mux6~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~10 .lut_mask = 16'hDC50;
defparam \MyLCD|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \MyLCD|Mux6~11 (
// Equation(s):
// \MyLCD|Mux6~11_combout  = (\MyLCD|LUT_INDEX [5] & (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|Mux6~10_combout )))) # (!\MyLCD|LUT_INDEX [5] & (((\MyLCD|Mux6~7_combout ))))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(\MyLCD|Mux6~7_combout ),
	.datac(\MyLCD|LUT_INDEX [5]),
	.datad(\MyLCD|Mux6~10_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~11 .lut_mask = 16'h5C0C;
defparam \MyLCD|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \MyLCD|Mux6~19 (
// Equation(s):
// \MyLCD|Mux6~19_combout  = (\MyLCD|LUT_INDEX [4] & (\MyLCD|Mux6~18_combout  & (!\MyLCD|LUT_INDEX [5]))) # (!\MyLCD|LUT_INDEX [4] & (((\MyLCD|Mux6~11_combout ))))

	.dataa(\MyLCD|Mux6~18_combout ),
	.datab(\MyLCD|LUT_INDEX [4]),
	.datac(\MyLCD|LUT_INDEX [5]),
	.datad(\MyLCD|Mux6~11_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~19 .lut_mask = 16'h3B08;
defparam \MyLCD|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N1
cycloneii_lcell_ff \MyLCD|mLCD_DATA[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux6~19_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [0]));

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~15 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~15_combout  = (\MyLCD|mLCD_DATA[6]~14_combout  & (\MyLCD|LUT_INDEX [2] & (!\MyLCD|LUT_INDEX [5] & !\MyLCD|LUT_INDEX [4])))

	.dataa(\MyLCD|mLCD_DATA[6]~14_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|LUT_INDEX [5]),
	.datad(\MyLCD|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~15 .lut_mask = 16'h0008;
defparam \MyLCD|mLCD_DATA[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N3
cycloneii_lcell_ff \r1|r2[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r2 [3]));

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \MyLCD|LessThan9~0 (
// Equation(s):
// \MyLCD|LessThan9~0_combout  = (\r1|r2 [3] & ((\r1|r2 [2]) # (\r1|r2 [1])))

	.dataa(vcc),
	.datab(\r1|r2 [2]),
	.datac(\r1|r2 [3]),
	.datad(\r1|r2 [1]),
	.cin(gnd),
	.combout(\MyLCD|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan9~0 .lut_mask = 16'hF0C0;
defparam \MyLCD|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \MyLCD|Add9~2 (
// Equation(s):
// \MyLCD|Add9~2_combout  = (\r1|r2 [1] & ((\MyLCD|LessThan9~0_combout  & (\MyLCD|Add9~1  & VCC)) # (!\MyLCD|LessThan9~0_combout  & (!\MyLCD|Add9~1 )))) # (!\r1|r2 [1] & ((\MyLCD|LessThan9~0_combout  & (!\MyLCD|Add9~1 )) # (!\MyLCD|LessThan9~0_combout  & 
// ((\MyLCD|Add9~1 ) # (GND)))))
// \MyLCD|Add9~3  = CARRY((\r1|r2 [1] & (!\MyLCD|LessThan9~0_combout  & !\MyLCD|Add9~1 )) # (!\r1|r2 [1] & ((!\MyLCD|Add9~1 ) # (!\MyLCD|LessThan9~0_combout ))))

	.dataa(\r1|r2 [1]),
	.datab(\MyLCD|LessThan9~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add9~1 ),
	.combout(\MyLCD|Add9~2_combout ),
	.cout(\MyLCD|Add9~3 ));
// synopsys translate_off
defparam \MyLCD|Add9~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~4 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~4_combout  = ((\MyLCD|LUT_INDEX [4]) # ((\MyLCD|LUT_INDEX [2]) # (\MyLCD|LUT_INDEX [3]))) # (!\MyLCD|LUT_INDEX [5])

	.dataa(\MyLCD|LUT_INDEX [5]),
	.datab(\MyLCD|LUT_INDEX [4]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~4 .lut_mask = 16'hFFFD;
defparam \MyLCD|mLCD_DATA[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~5 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~5_combout  = (\MyLCD|mLCD_DATA[6]~4_combout  & (\MyLCD|LUT_INDEX [5])) # (!\MyLCD|mLCD_DATA[6]~4_combout  & ((\MyLCD|LUT_INDEX [1])))

	.dataa(\MyLCD|LUT_INDEX [5]),
	.datab(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datac(vcc),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~5 .lut_mask = 16'hBB88;
defparam \MyLCD|mLCD_DATA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \MyLCD|Add23~2 (
// Equation(s):
// \MyLCD|Add23~2_combout  = (\saida|DataOut [1] & ((\MyLCD|LessThan23~0_combout  & (\MyLCD|Add23~1  & VCC)) # (!\MyLCD|LessThan23~0_combout  & (!\MyLCD|Add23~1 )))) # (!\saida|DataOut [1] & ((\MyLCD|LessThan23~0_combout  & (!\MyLCD|Add23~1 )) # 
// (!\MyLCD|LessThan23~0_combout  & ((\MyLCD|Add23~1 ) # (GND)))))
// \MyLCD|Add23~3  = CARRY((\saida|DataOut [1] & (!\MyLCD|LessThan23~0_combout  & !\MyLCD|Add23~1 )) # (!\saida|DataOut [1] & ((!\MyLCD|Add23~1 ) # (!\MyLCD|LessThan23~0_combout ))))

	.dataa(\saida|DataOut [1]),
	.datab(\MyLCD|LessThan23~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add23~1 ),
	.combout(\MyLCD|Add23~2_combout ),
	.cout(\MyLCD|Add23~3 ));
// synopsys translate_off
defparam \MyLCD|Add23~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneii_lcell_comb \MyLCD|LessThan22~1 (
// Equation(s):
// \MyLCD|LessThan22~1_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [9] & ((\InstMem|altsyncram_component|auto_generated|q_a [7]) # (\InstMem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MyLCD|LessThan22~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan22~1 .lut_mask = 16'hE0E0;
defparam \MyLCD|LessThan22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \MyLCD|Add22~2 (
// Equation(s):
// \MyLCD|Add22~2_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [7] & ((\MyLCD|LessThan22~1_combout  & (\MyLCD|Add22~1  & VCC)) # (!\MyLCD|LessThan22~1_combout  & (!\MyLCD|Add22~1 )))) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & 
// ((\MyLCD|LessThan22~1_combout  & (!\MyLCD|Add22~1 )) # (!\MyLCD|LessThan22~1_combout  & ((\MyLCD|Add22~1 ) # (GND)))))
// \MyLCD|Add22~3  = CARRY((\InstMem|altsyncram_component|auto_generated|q_a [7] & (!\MyLCD|LessThan22~1_combout  & !\MyLCD|Add22~1 )) # (!\InstMem|altsyncram_component|auto_generated|q_a [7] & ((!\MyLCD|Add22~1 ) # (!\MyLCD|LessThan22~1_combout ))))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\MyLCD|LessThan22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add22~1 ),
	.combout(\MyLCD|Add22~2_combout ),
	.cout(\MyLCD|Add22~3 ));
// synopsys translate_off
defparam \MyLCD|Add22~2 .lut_mask = 16'h9617;
defparam \MyLCD|Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \MyLCD|Mux5~16 (
// Equation(s):
// \MyLCD|Mux5~16_combout  = (\MyLCD|Mux5~15_combout  & (((\MyLCD|Add23~2_combout )) # (!\MyLCD|mLCD_DATA[6]~5_combout ))) # (!\MyLCD|Mux5~15_combout  & (\MyLCD|mLCD_DATA[6]~5_combout  & ((\MyLCD|Add22~2_combout ))))

	.dataa(\MyLCD|Mux5~15_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~5_combout ),
	.datac(\MyLCD|Add23~2_combout ),
	.datad(\MyLCD|Add22~2_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~16 .lut_mask = 16'hE6A2;
defparam \MyLCD|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \MyLCD|Mux5~17 (
// Equation(s):
// \MyLCD|Mux5~17_combout  = (!\MyLCD|mLCD_DATA[6]~19_combout  & ((\MyLCD|mLCD_DATA[6]~15_combout  & (\MyLCD|Add9~2_combout )) # (!\MyLCD|mLCD_DATA[6]~15_combout  & ((\MyLCD|Mux5~16_combout )))))

	.dataa(\MyLCD|mLCD_DATA[6]~19_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~15_combout ),
	.datac(\MyLCD|Add9~2_combout ),
	.datad(\MyLCD|Mux5~16_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux5~17 .lut_mask = 16'h5140;
defparam \MyLCD|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N1
cycloneii_lcell_ff \MyLCD|mLCD_DATA[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux5~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [1]));

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~3 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~3_combout  = (\MyLCD|LUT_INDEX [0] & (\MyLCD|LUT_INDEX [1] & (\MyLCD|LUT_INDEX [4] $ (\MyLCD|LUT_INDEX [2])))) # (!\MyLCD|LUT_INDEX [0] & (\MyLCD|LUT_INDEX [4] & (\MyLCD|LUT_INDEX [1] $ (!\MyLCD|LUT_INDEX [2]))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [4]),
	.datad(\MyLCD|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~3 .lut_mask = 16'h2890;
defparam \MyLCD|mLCD_DATA[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~2 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~2_combout  = (\MyLCD|LUT_INDEX [1] & (\MyLCD|LUT_INDEX [0] & (\MyLCD|LUT_INDEX [4] $ (\MyLCD|LUT_INDEX [2])))) # (!\MyLCD|LUT_INDEX [1] & (!\MyLCD|LUT_INDEX [0] & (\MyLCD|LUT_INDEX [4] $ (\MyLCD|LUT_INDEX [2]))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [4]),
	.datad(\MyLCD|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~2 .lut_mask = 16'h0990;
defparam \MyLCD|mLCD_DATA[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~20 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~20_combout  = (\MyLCD|LUT_INDEX [3] & (\MyLCD|mLCD_DATA[6]~3_combout )) # (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|mLCD_DATA[6]~2_combout )))

	.dataa(vcc),
	.datab(\MyLCD|mLCD_DATA[6]~3_combout ),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|mLCD_DATA[6]~2_combout ),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~20 .lut_mask = 16'hCFC0;
defparam \MyLCD|mLCD_DATA[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~18 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~18_combout  = (!\MyLCD|mLCD_DATA[6]~5_combout  & ((\MyLCD|mLCD_DATA[6]~4_combout  & ((\MyLCD|mLCD_DATA[6]~20_combout ))) # (!\MyLCD|mLCD_DATA[6]~4_combout  & (\MyLCD|LUT_INDEX [0]))))

	.dataa(\MyLCD|LUT_INDEX [0]),
	.datab(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~20_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~5_combout ),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~18 .lut_mask = 16'h00E2;
defparam \MyLCD|mLCD_DATA[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~19 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~19_combout  = (\MyLCD|mLCD_DATA[6]~15_combout  & (((!\MyLCD|LUT_INDEX [1])))) # (!\MyLCD|mLCD_DATA[6]~15_combout  & ((\MyLCD|mLCD_DATA[6]~17_combout ) # ((\MyLCD|mLCD_DATA[6]~18_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~17_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~15_combout ),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|mLCD_DATA[6]~18_combout ),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~19 .lut_mask = 16'h3F2E;
defparam \MyLCD|mLCD_DATA[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N7
cycloneii_lcell_ff \r1|r4[7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[7]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [7]));

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \MyLCD|LessThan19~0 (
// Equation(s):
// \MyLCD|LessThan19~0_combout  = (\r1|r4 [7] & ((\r1|r4 [6]) # (\r1|r4 [5])))

	.dataa(\r1|r4 [6]),
	.datab(\r1|r4 [5]),
	.datac(vcc),
	.datad(\r1|r4 [7]),
	.cin(gnd),
	.combout(\MyLCD|LessThan19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan19~0 .lut_mask = 16'hEE00;
defparam \MyLCD|LessThan19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \MyLCD|Add19~4 (
// Equation(s):
// \MyLCD|Add19~4_combout  = ((\r1|r4 [6] $ (\MyLCD|LessThan19~0_combout  $ (!\MyLCD|Add19~3 )))) # (GND)
// \MyLCD|Add19~5  = CARRY((\r1|r4 [6] & ((\MyLCD|LessThan19~0_combout ) # (!\MyLCD|Add19~3 ))) # (!\r1|r4 [6] & (\MyLCD|LessThan19~0_combout  & !\MyLCD|Add19~3 )))

	.dataa(\r1|r4 [6]),
	.datab(\MyLCD|LessThan19~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add19~3 ),
	.combout(\MyLCD|Add19~4_combout ),
	.cout(\MyLCD|Add19~5 ));
// synopsys translate_off
defparam \MyLCD|Add19~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \MyLCD|Add14~4 (
// Equation(s):
// \MyLCD|Add14~4_combout  = ((\MyLCD|LessThan14~0_combout  $ (\r1|r3 [10] $ (!\MyLCD|Add14~3 )))) # (GND)
// \MyLCD|Add14~5  = CARRY((\MyLCD|LessThan14~0_combout  & ((\r1|r3 [10]) # (!\MyLCD|Add14~3 ))) # (!\MyLCD|LessThan14~0_combout  & (\r1|r3 [10] & !\MyLCD|Add14~3 )))

	.dataa(\MyLCD|LessThan14~0_combout ),
	.datab(\r1|r3 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add14~3 ),
	.combout(\MyLCD|Add14~4_combout ),
	.cout(\MyLCD|Add14~5 ));
// synopsys translate_off
defparam \MyLCD|Add14~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \MyLCD|Add10~4 (
// Equation(s):
// \MyLCD|Add10~4_combout  = ((\MyLCD|LessThan10~0_combout  $ (\pc1|PC [6] $ (!\MyLCD|Add10~3 )))) # (GND)
// \MyLCD|Add10~5  = CARRY((\MyLCD|LessThan10~0_combout  & ((\pc1|PC [6]) # (!\MyLCD|Add10~3 ))) # (!\MyLCD|LessThan10~0_combout  & (\pc1|PC [6] & !\MyLCD|Add10~3 )))

	.dataa(\MyLCD|LessThan10~0_combout ),
	.datab(\pc1|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add10~3 ),
	.combout(\MyLCD|Add10~4_combout ),
	.cout(\MyLCD|Add10~5 ));
// synopsys translate_off
defparam \MyLCD|Add10~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~6 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~6_combout  = (\MyLCD|LUT_INDEX [2] & (\MyLCD|LUT_INDEX [0])) # (!\MyLCD|LUT_INDEX [2] & ((\MyLCD|LUT_INDEX [1])))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~6 .lut_mask = 16'hCFC0;
defparam \MyLCD|mLCD_DATA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \MyLCD|Mux4~2 (
// Equation(s):
// \MyLCD|Mux4~2_combout  = (\MyLCD|LUT_INDEX [2] & ((\MyLCD|Add13~4_combout ) # ((\MyLCD|mLCD_DATA[6]~6_combout )))) # (!\MyLCD|LUT_INDEX [2] & (((\MyLCD|Add10~4_combout  & !\MyLCD|mLCD_DATA[6]~6_combout ))))

	.dataa(\MyLCD|Add13~4_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|Add10~4_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~2 .lut_mask = 16'hCCB8;
defparam \MyLCD|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \MyLCD|Add11~4 (
// Equation(s):
// \MyLCD|Add11~4_combout  = ((\MyLCD|LessThan11~0_combout  $ (\pc1|PC [2] $ (!\MyLCD|Add11~3 )))) # (GND)
// \MyLCD|Add11~5  = CARRY((\MyLCD|LessThan11~0_combout  & ((\pc1|PC [2]) # (!\MyLCD|Add11~3 ))) # (!\MyLCD|LessThan11~0_combout  & (\pc1|PC [2] & !\MyLCD|Add11~3 )))

	.dataa(\MyLCD|LessThan11~0_combout ),
	.datab(\pc1|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add11~3 ),
	.combout(\MyLCD|Add11~4_combout ),
	.cout(\MyLCD|Add11~5 ));
// synopsys translate_off
defparam \MyLCD|Add11~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \MyLCD|Mux4~3 (
// Equation(s):
// \MyLCD|Mux4~3_combout  = (\MyLCD|mLCD_DATA[6]~6_combout  & ((\MyLCD|Mux4~2_combout  & (\MyLCD|Add14~4_combout )) # (!\MyLCD|Mux4~2_combout  & ((\MyLCD|Add11~4_combout ))))) # (!\MyLCD|mLCD_DATA[6]~6_combout  & (((\MyLCD|Mux4~2_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~6_combout ),
	.datab(\MyLCD|Add14~4_combout ),
	.datac(\MyLCD|Mux4~2_combout ),
	.datad(\MyLCD|Add11~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~3 .lut_mask = 16'hDAD0;
defparam \MyLCD|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \MyLCD|Mux4~17 (
// Equation(s):
// \MyLCD|Mux4~17_combout  = (\MyLCD|Mux4~3_combout  & ((\MyLCD|LUT_INDEX [1]) # (!\MyLCD|LUT_INDEX [2])))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux4~3_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~17 .lut_mask = 16'hAF00;
defparam \MyLCD|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~9 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~9_combout  = (\MyLCD|LUT_INDEX [3] & \MyLCD|LUT_INDEX [4])

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MyLCD|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~9 .lut_mask = 16'hAA00;
defparam \MyLCD|mLCD_DATA[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneii_lcell_comb \MyLCD|Mux6~20 (
// Equation(s):
// \MyLCD|Mux6~20_combout  = (\MyLCD|LUT_INDEX [2] & !\MyLCD|LUT_INDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux6~20 .lut_mask = 16'h00F0;
defparam \MyLCD|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \MyLCD|LessThan15~0 (
// Equation(s):
// \MyLCD|LessThan15~0_combout  = (\r1|r3 [7] & ((\r1|r3 [5]) # (\r1|r3 [6])))

	.dataa(\r1|r3 [5]),
	.datab(\r1|r3 [7]),
	.datac(vcc),
	.datad(\r1|r3 [6]),
	.cin(gnd),
	.combout(\MyLCD|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan15~0 .lut_mask = 16'hCC88;
defparam \MyLCD|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \MyLCD|Add15~4 (
// Equation(s):
// \MyLCD|Add15~4_combout  = ((\r1|r3 [6] $ (\MyLCD|LessThan15~0_combout  $ (!\MyLCD|Add15~3 )))) # (GND)
// \MyLCD|Add15~5  = CARRY((\r1|r3 [6] & ((\MyLCD|LessThan15~0_combout ) # (!\MyLCD|Add15~3 ))) # (!\r1|r3 [6] & (\MyLCD|LessThan15~0_combout  & !\MyLCD|Add15~3 )))

	.dataa(\r1|r3 [6]),
	.datab(\MyLCD|LessThan15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add15~3 ),
	.combout(\MyLCD|Add15~4_combout ),
	.cout(\MyLCD|Add15~5 ));
// synopsys translate_off
defparam \MyLCD|Add15~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~8 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~8_combout  = (\MyLCD|LUT_INDEX [1]) # ((\MyLCD|LUT_INDEX [0] & \MyLCD|LUT_INDEX [2]))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~8 .lut_mask = 16'hFFC0;
defparam \MyLCD|mLCD_DATA[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \MyLCD|Mux4~4 (
// Equation(s):
// \MyLCD|Mux4~4_combout  = (\MyLCD|Mux6~20_combout  & (((\MyLCD|mLCD_DATA[6]~8_combout )))) # (!\MyLCD|Mux6~20_combout  & ((\MyLCD|mLCD_DATA[6]~8_combout  & (\MyLCD|Add16~4_combout )) # (!\MyLCD|mLCD_DATA[6]~8_combout  & ((\MyLCD|Add15~4_combout )))))

	.dataa(\MyLCD|Add16~4_combout ),
	.datab(\MyLCD|Mux6~20_combout ),
	.datac(\MyLCD|Add15~4_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~4 .lut_mask = 16'hEE30;
defparam \MyLCD|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \MyLCD|Add18~4 (
// Equation(s):
// \MyLCD|Add18~4_combout  = ((\MyLCD|LessThan18~0_combout  $ (\r1|r4 [10] $ (!\MyLCD|Add18~3 )))) # (GND)
// \MyLCD|Add18~5  = CARRY((\MyLCD|LessThan18~0_combout  & ((\r1|r4 [10]) # (!\MyLCD|Add18~3 ))) # (!\MyLCD|LessThan18~0_combout  & (\r1|r4 [10] & !\MyLCD|Add18~3 )))

	.dataa(\MyLCD|LessThan18~0_combout ),
	.datab(\r1|r4 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add18~3 ),
	.combout(\MyLCD|Add18~4_combout ),
	.cout(\MyLCD|Add18~5 ));
// synopsys translate_off
defparam \MyLCD|Add18~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \MyLCD|Mux4~5 (
// Equation(s):
// \MyLCD|Mux4~5_combout  = (\MyLCD|Mux4~4_combout  & (((\MyLCD|Add18~4_combout ) # (!\MyLCD|Mux6~20_combout )))) # (!\MyLCD|Mux4~4_combout  & (\MyLCD|Add17~4_combout  & ((\MyLCD|Mux6~20_combout ))))

	.dataa(\MyLCD|Add17~4_combout ),
	.datab(\MyLCD|Mux4~4_combout ),
	.datac(\MyLCD|Add18~4_combout ),
	.datad(\MyLCD|Mux6~20_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~5 .lut_mask = 16'hE2CC;
defparam \MyLCD|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~10 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~10_combout  = (\MyLCD|LUT_INDEX [1]) # (\MyLCD|LUT_INDEX [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~10 .lut_mask = 16'hFFF0;
defparam \MyLCD|mLCD_DATA[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \MyLCD|LessThan5~0 (
// Equation(s):
// \MyLCD|LessThan5~0_combout  = (\r1|r1 [3] & ((\r1|r1 [1]) # (\r1|r1 [2])))

	.dataa(\r1|r1 [3]),
	.datab(\r1|r1 [1]),
	.datac(vcc),
	.datad(\r1|r1 [2]),
	.cin(gnd),
	.combout(\MyLCD|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan5~0 .lut_mask = 16'hAA88;
defparam \MyLCD|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \MyLCD|Add5~4 (
// Equation(s):
// \MyLCD|Add5~4_combout  = ((\r1|r1 [2] $ (\MyLCD|LessThan5~0_combout  $ (!\MyLCD|Add5~3 )))) # (GND)
// \MyLCD|Add5~5  = CARRY((\r1|r1 [2] & ((\MyLCD|LessThan5~0_combout ) # (!\MyLCD|Add5~3 ))) # (!\r1|r1 [2] & (\MyLCD|LessThan5~0_combout  & !\MyLCD|Add5~3 )))

	.dataa(\r1|r1 [2]),
	.datab(\MyLCD|LessThan5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add5~3 ),
	.combout(\MyLCD|Add5~4_combout ),
	.cout(\MyLCD|Add5~5 ));
// synopsys translate_off
defparam \MyLCD|Add5~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y16_N9
cycloneii_lcell_ff \r1|r1[4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[4]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [4]));

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \MyLCD|Add4~4 (
// Equation(s):
// \MyLCD|Add4~4_combout  = ((\MyLCD|LessThan4~0_combout  $ (\r1|r1 [6] $ (!\MyLCD|Add4~3 )))) # (GND)
// \MyLCD|Add4~5  = CARRY((\MyLCD|LessThan4~0_combout  & ((\r1|r1 [6]) # (!\MyLCD|Add4~3 ))) # (!\MyLCD|LessThan4~0_combout  & (\r1|r1 [6] & !\MyLCD|Add4~3 )))

	.dataa(\MyLCD|LessThan4~0_combout ),
	.datab(\r1|r1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add4~3 ),
	.combout(\MyLCD|Add4~4_combout ),
	.cout(\MyLCD|Add4~5 ));
// synopsys translate_off
defparam \MyLCD|Add4~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \MyLCD|LessThan6~0 (
// Equation(s):
// \MyLCD|LessThan6~0_combout  = (\r1|r2 [15] & ((\r1|r2 [13]) # (\r1|r2 [14])))

	.dataa(vcc),
	.datab(\r1|r2 [13]),
	.datac(\r1|r2 [14]),
	.datad(\r1|r2 [15]),
	.cin(gnd),
	.combout(\MyLCD|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan6~0 .lut_mask = 16'hFC00;
defparam \MyLCD|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \MyLCD|Add6~4 (
// Equation(s):
// \MyLCD|Add6~4_combout  = ((\r1|r2 [14] $ (\MyLCD|LessThan6~0_combout  $ (!\MyLCD|Add6~3 )))) # (GND)
// \MyLCD|Add6~5  = CARRY((\r1|r2 [14] & ((\MyLCD|LessThan6~0_combout ) # (!\MyLCD|Add6~3 ))) # (!\r1|r2 [14] & (\MyLCD|LessThan6~0_combout  & !\MyLCD|Add6~3 )))

	.dataa(\r1|r2 [14]),
	.datab(\MyLCD|LessThan6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add6~3 ),
	.combout(\MyLCD|Add6~4_combout ),
	.cout(\MyLCD|Add6~5 ));
// synopsys translate_off
defparam \MyLCD|Add6~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \MyLCD|Mux4~6 (
// Equation(s):
// \MyLCD|Mux4~6_combout  = (\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add6~4_combout ) # (!\MyLCD|LUT_INDEX [3])))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Add6~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~6 .lut_mask = 16'hF030;
defparam \MyLCD|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \MyLCD|Mux4~7 (
// Equation(s):
// \MyLCD|Mux4~7_combout  = (\MyLCD|mLCD_DATA[6]~11_combout  & (((\MyLCD|mLCD_DATA[6]~10_combout )))) # (!\MyLCD|mLCD_DATA[6]~11_combout  & ((\MyLCD|mLCD_DATA[6]~10_combout  & ((\MyLCD|Mux4~6_combout ))) # (!\MyLCD|mLCD_DATA[6]~10_combout  & 
// (\MyLCD|Add4~4_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~11_combout ),
	.datab(\MyLCD|Add4~4_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datad(\MyLCD|Mux4~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~7 .lut_mask = 16'hF4A4;
defparam \MyLCD|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \MyLCD|LessThan8~0 (
// Equation(s):
// \MyLCD|LessThan8~0_combout  = (\r1|r2 [7] & ((\r1|r2 [5]) # (\r1|r2 [6])))

	.dataa(vcc),
	.datab(\r1|r2 [5]),
	.datac(\r1|r2 [6]),
	.datad(\r1|r2 [7]),
	.cin(gnd),
	.combout(\MyLCD|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan8~0 .lut_mask = 16'hFC00;
defparam \MyLCD|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \MyLCD|Add8~4 (
// Equation(s):
// \MyLCD|Add8~4_combout  = ((\r1|r2 [6] $ (\MyLCD|LessThan8~0_combout  $ (!\MyLCD|Add8~3 )))) # (GND)
// \MyLCD|Add8~5  = CARRY((\r1|r2 [6] & ((\MyLCD|LessThan8~0_combout ) # (!\MyLCD|Add8~3 ))) # (!\r1|r2 [6] & (\MyLCD|LessThan8~0_combout  & !\MyLCD|Add8~3 )))

	.dataa(\r1|r2 [6]),
	.datab(\MyLCD|LessThan8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add8~3 ),
	.combout(\MyLCD|Add8~4_combout ),
	.cout(\MyLCD|Add8~5 ));
// synopsys translate_off
defparam \MyLCD|Add8~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~12 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~12_combout  = (\MyLCD|LUT_INDEX [0]) # ((\MyLCD|LUT_INDEX [1] & \MyLCD|LUT_INDEX [3]))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~12 .lut_mask = 16'hFCF0;
defparam \MyLCD|mLCD_DATA[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~13 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~13_combout  = (\MyLCD|LUT_INDEX [3] & !\MyLCD|LUT_INDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~13 .lut_mask = 16'h00F0;
defparam \MyLCD|mLCD_DATA[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \r1|r1[14]~feeder (
// Equation(s):
// \r1|r1[14]~feeder_combout  = \MuxDDest|saida[14]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[14]~30_combout ),
	.cin(gnd),
	.combout(\r1|r1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r1[14]~feeder .lut_mask = 16'hFF00;
defparam \r1|r1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N29
cycloneii_lcell_ff \r1|r1[14] (
	.clk(\SW~combout [17]),
	.datain(\r1|r1[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [14]));

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \MyLCD|LessThan2~0 (
// Equation(s):
// \MyLCD|LessThan2~0_combout  = (\r1|r1 [15] & ((\r1|r1 [13]) # (\r1|r1 [14])))

	.dataa(\r1|r1 [13]),
	.datab(\r1|r1 [14]),
	.datac(vcc),
	.datad(\r1|r1 [15]),
	.cin(gnd),
	.combout(\MyLCD|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan2~0 .lut_mask = 16'hEE00;
defparam \MyLCD|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \MyLCD|Add2~4 (
// Equation(s):
// \MyLCD|Add2~4_combout  = ((\r1|r1 [14] $ (\MyLCD|LessThan2~0_combout  $ (!\MyLCD|Add2~3 )))) # (GND)
// \MyLCD|Add2~5  = CARRY((\r1|r1 [14] & ((\MyLCD|LessThan2~0_combout ) # (!\MyLCD|Add2~3 ))) # (!\r1|r1 [14] & (\MyLCD|LessThan2~0_combout  & !\MyLCD|Add2~3 )))

	.dataa(\r1|r1 [14]),
	.datab(\MyLCD|LessThan2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add2~3 ),
	.combout(\MyLCD|Add2~4_combout ),
	.cout(\MyLCD|Add2~5 ));
// synopsys translate_off
defparam \MyLCD|Add2~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \MyLCD|Mux4~8 (
// Equation(s):
// \MyLCD|Mux4~8_combout  = (\MyLCD|mLCD_DATA[6]~12_combout  & (((\MyLCD|mLCD_DATA[6]~13_combout ) # (\MyLCD|Add2~4_combout )))) # (!\MyLCD|mLCD_DATA[6]~12_combout  & (\MyLCD|Add3~4_combout  & (!\MyLCD|mLCD_DATA[6]~13_combout )))

	.dataa(\MyLCD|Add3~4_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~12_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~13_combout ),
	.datad(\MyLCD|Add2~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~8 .lut_mask = 16'hCEC2;
defparam \MyLCD|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneii_lcell_comb \MyLCD|Add7~4 (
// Equation(s):
// \MyLCD|Add7~4_combout  = ((\r1|r2 [10] $ (\MyLCD|LessThan7~0_combout  $ (!\MyLCD|Add7~3 )))) # (GND)
// \MyLCD|Add7~5  = CARRY((\r1|r2 [10] & ((\MyLCD|LessThan7~0_combout ) # (!\MyLCD|Add7~3 ))) # (!\r1|r2 [10] & (\MyLCD|LessThan7~0_combout  & !\MyLCD|Add7~3 )))

	.dataa(\r1|r2 [10]),
	.datab(\MyLCD|LessThan7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add7~3 ),
	.combout(\MyLCD|Add7~4_combout ),
	.cout(\MyLCD|Add7~5 ));
// synopsys translate_off
defparam \MyLCD|Add7~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \MyLCD|Mux4~9 (
// Equation(s):
// \MyLCD|Mux4~9_combout  = (\MyLCD|mLCD_DATA[6]~13_combout  & ((\MyLCD|Mux4~8_combout  & (\MyLCD|Add8~4_combout )) # (!\MyLCD|Mux4~8_combout  & ((\MyLCD|Add7~4_combout ))))) # (!\MyLCD|mLCD_DATA[6]~13_combout  & (((\MyLCD|Mux4~8_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~13_combout ),
	.datab(\MyLCD|Add8~4_combout ),
	.datac(\MyLCD|Mux4~8_combout ),
	.datad(\MyLCD|Add7~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~9 .lut_mask = 16'hDAD0;
defparam \MyLCD|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \MyLCD|Mux4~10 (
// Equation(s):
// \MyLCD|Mux4~10_combout  = (\MyLCD|mLCD_DATA[6]~11_combout  & ((\MyLCD|Mux4~7_combout  & ((\MyLCD|Mux4~9_combout ))) # (!\MyLCD|Mux4~7_combout  & (\MyLCD|Add5~4_combout )))) # (!\MyLCD|mLCD_DATA[6]~11_combout  & (((\MyLCD|Mux4~7_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~11_combout ),
	.datab(\MyLCD|Add5~4_combout ),
	.datac(\MyLCD|Mux4~7_combout ),
	.datad(\MyLCD|Mux4~9_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~10 .lut_mask = 16'hF858;
defparam \MyLCD|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \MyLCD|Mux4~11 (
// Equation(s):
// \MyLCD|Mux4~11_combout  = (\MyLCD|LUT_INDEX [3] & (((\MyLCD|Mux4~10_combout )))) # (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|mLCD_DATA[6]~10_combout  & ((\MyLCD|Mux4~10_combout ))) # (!\MyLCD|mLCD_DATA[6]~10_combout  & (\MyLCD|LUT_INDEX [0]))))

	.dataa(\MyLCD|LUT_INDEX [0]),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datad(\MyLCD|Mux4~10_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~11 .lut_mask = 16'hFE02;
defparam \MyLCD|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \MyLCD|Mux4~12 (
// Equation(s):
// \MyLCD|Mux4~12_combout  = (\MyLCD|mLCD_DATA[6]~7_combout  & (\MyLCD|mLCD_DATA[6]~9_combout )) # (!\MyLCD|mLCD_DATA[6]~7_combout  & ((\MyLCD|mLCD_DATA[6]~9_combout  & (\MyLCD|Mux4~5_combout )) # (!\MyLCD|mLCD_DATA[6]~9_combout  & ((\MyLCD|Mux4~11_combout 
// )))))

	.dataa(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~9_combout ),
	.datac(\MyLCD|Mux4~5_combout ),
	.datad(\MyLCD|Mux4~11_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~12 .lut_mask = 16'hD9C8;
defparam \MyLCD|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneii_lcell_comb \MyLCD|Mux4~13 (
// Equation(s):
// \MyLCD|Mux4~13_combout  = (\MyLCD|mLCD_DATA[6]~7_combout  & ((\MyLCD|Mux4~12_combout  & (\MyLCD|Add19~4_combout )) # (!\MyLCD|Mux4~12_combout  & ((\MyLCD|Mux4~17_combout ))))) # (!\MyLCD|mLCD_DATA[6]~7_combout  & (((\MyLCD|Mux4~12_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datab(\MyLCD|Add19~4_combout ),
	.datac(\MyLCD|Mux4~17_combout ),
	.datad(\MyLCD|Mux4~12_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~13 .lut_mask = 16'hDDA0;
defparam \MyLCD|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \MyLCD|Add23~4 (
// Equation(s):
// \MyLCD|Add23~4_combout  = ((\saida|DataOut [2] $ (\MyLCD|LessThan23~0_combout  $ (!\MyLCD|Add23~3 )))) # (GND)
// \MyLCD|Add23~5  = CARRY((\saida|DataOut [2] & ((\MyLCD|LessThan23~0_combout ) # (!\MyLCD|Add23~3 ))) # (!\saida|DataOut [2] & (\MyLCD|LessThan23~0_combout  & !\MyLCD|Add23~3 )))

	.dataa(\saida|DataOut [2]),
	.datab(\MyLCD|LessThan23~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add23~3 ),
	.combout(\MyLCD|Add23~4_combout ),
	.cout(\MyLCD|Add23~5 ));
// synopsys translate_off
defparam \MyLCD|Add23~4 .lut_mask = 16'h698E;
defparam \MyLCD|Add23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \MyLCD|Mux4~15 (
// Equation(s):
// \MyLCD|Mux4~15_combout  = (\MyLCD|Mux4~14_combout  & (((\MyLCD|Add23~4_combout ) # (!\MyLCD|mLCD_DATA[6]~4_combout )))) # (!\MyLCD|Mux4~14_combout  & (\MyLCD|Mux4~13_combout  & (\MyLCD|mLCD_DATA[6]~4_combout )))

	.dataa(\MyLCD|Mux4~14_combout ),
	.datab(\MyLCD|Mux4~13_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datad(\MyLCD|Add23~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~15 .lut_mask = 16'hEA4A;
defparam \MyLCD|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \MyLCD|Mux4~16 (
// Equation(s):
// \MyLCD|Mux4~16_combout  = (!\MyLCD|mLCD_DATA[6]~19_combout  & ((\MyLCD|mLCD_DATA[6]~15_combout  & (\MyLCD|Add9~4_combout )) # (!\MyLCD|mLCD_DATA[6]~15_combout  & ((\MyLCD|Mux4~15_combout )))))

	.dataa(\MyLCD|Add9~4_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~19_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~15_combout ),
	.datad(\MyLCD|Mux4~15_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux4~16 .lut_mask = 16'h2320;
defparam \MyLCD|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N1
cycloneii_lcell_ff \MyLCD|mLCD_DATA[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux4~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [2]));

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \MyLCD|Add19~6 (
// Equation(s):
// \MyLCD|Add19~6_combout  = (\r1|r4 [7] & (!\MyLCD|Add19~5 )) # (!\r1|r4 [7] & ((\MyLCD|Add19~5 ) # (GND)))
// \MyLCD|Add19~7  = CARRY((!\MyLCD|Add19~5 ) # (!\r1|r4 [7]))

	.dataa(\r1|r4 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add19~5 ),
	.combout(\MyLCD|Add19~6_combout ),
	.cout(\MyLCD|Add19~7 ));
// synopsys translate_off
defparam \MyLCD|Add19~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \r1|r3[0]~feeder (
// Equation(s):
// \r1|r3[0]~feeder_combout  = \MuxDDest|saida[0]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MuxDDest|saida[0]~32_combout ),
	.cin(gnd),
	.combout(\r1|r3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|r3[0]~feeder .lut_mask = 16'hFF00;
defparam \r1|r3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N17
cycloneii_lcell_ff \r1|r3[0] (
	.clk(\SW~combout [17]),
	.datain(\r1|r3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r3 [0]));

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \MyLCD|Add16~6 (
// Equation(s):
// \MyLCD|Add16~6_combout  = (\r1|r3 [3] & (!\MyLCD|Add16~5 )) # (!\r1|r3 [3] & ((\MyLCD|Add16~5 ) # (GND)))
// \MyLCD|Add16~7  = CARRY((!\MyLCD|Add16~5 ) # (!\r1|r3 [3]))

	.dataa(\r1|r3 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add16~5 ),
	.combout(\MyLCD|Add16~6_combout ),
	.cout(\MyLCD|Add16~7 ));
// synopsys translate_off
defparam \MyLCD|Add16~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \r1|r4[13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[13]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r4 [13]));

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \MyLCD|LessThan17~0 (
// Equation(s):
// \MyLCD|LessThan17~0_combout  = (\r1|r4 [15] & ((\r1|r4 [13]) # (\r1|r4 [14])))

	.dataa(vcc),
	.datab(\r1|r4 [15]),
	.datac(\r1|r4 [13]),
	.datad(\r1|r4 [14]),
	.cin(gnd),
	.combout(\MyLCD|LessThan17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan17~0 .lut_mask = 16'hCCC0;
defparam \MyLCD|LessThan17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \MyLCD|Add17~6 (
// Equation(s):
// \MyLCD|Add17~6_combout  = (\r1|r4 [15] & (!\MyLCD|Add17~5 )) # (!\r1|r4 [15] & ((\MyLCD|Add17~5 ) # (GND)))
// \MyLCD|Add17~7  = CARRY((!\MyLCD|Add17~5 ) # (!\r1|r4 [15]))

	.dataa(vcc),
	.datab(\r1|r4 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add17~5 ),
	.combout(\MyLCD|Add17~6_combout ),
	.cout(\MyLCD|Add17~7 ));
// synopsys translate_off
defparam \MyLCD|Add17~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \MyLCD|Add15~6 (
// Equation(s):
// \MyLCD|Add15~6_combout  = (\r1|r3 [7] & (!\MyLCD|Add15~5 )) # (!\r1|r3 [7] & ((\MyLCD|Add15~5 ) # (GND)))
// \MyLCD|Add15~7  = CARRY((!\MyLCD|Add15~5 ) # (!\r1|r3 [7]))

	.dataa(vcc),
	.datab(\r1|r3 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add15~5 ),
	.combout(\MyLCD|Add15~6_combout ),
	.cout(\MyLCD|Add15~7 ));
// synopsys translate_off
defparam \MyLCD|Add15~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \MyLCD|Mux3~4 (
// Equation(s):
// \MyLCD|Mux3~4_combout  = (\MyLCD|mLCD_DATA[6]~8_combout  & (\MyLCD|Mux6~20_combout )) # (!\MyLCD|mLCD_DATA[6]~8_combout  & ((\MyLCD|Mux6~20_combout  & (\MyLCD|Add17~6_combout )) # (!\MyLCD|Mux6~20_combout  & ((\MyLCD|Add15~6_combout )))))

	.dataa(\MyLCD|mLCD_DATA[6]~8_combout ),
	.datab(\MyLCD|Mux6~20_combout ),
	.datac(\MyLCD|Add17~6_combout ),
	.datad(\MyLCD|Add15~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~4 .lut_mask = 16'hD9C8;
defparam \MyLCD|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \MyLCD|Mux3~5 (
// Equation(s):
// \MyLCD|Mux3~5_combout  = (\MyLCD|mLCD_DATA[6]~8_combout  & ((\MyLCD|Mux3~4_combout  & (\MyLCD|Add18~6_combout )) # (!\MyLCD|Mux3~4_combout  & ((\MyLCD|Add16~6_combout ))))) # (!\MyLCD|mLCD_DATA[6]~8_combout  & (((\MyLCD|Mux3~4_combout ))))

	.dataa(\MyLCD|Add18~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~8_combout ),
	.datac(\MyLCD|Add16~6_combout ),
	.datad(\MyLCD|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~5 .lut_mask = 16'hBBC0;
defparam \MyLCD|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~7 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~7_combout  = (\MyLCD|LUT_INDEX [4] & (((\MyLCD|LUT_INDEX [1] & \MyLCD|LUT_INDEX [2])) # (!\MyLCD|LUT_INDEX [3])))

	.dataa(\MyLCD|LUT_INDEX [4]),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~7 .lut_mask = 16'hA222;
defparam \MyLCD|mLCD_DATA[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \MyLCD|Add2~6 (
// Equation(s):
// \MyLCD|Add2~6_combout  = (\r1|r1 [15] & (!\MyLCD|Add2~5 )) # (!\r1|r1 [15] & ((\MyLCD|Add2~5 ) # (GND)))
// \MyLCD|Add2~7  = CARRY((!\MyLCD|Add2~5 ) # (!\r1|r1 [15]))

	.dataa(\r1|r1 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add2~5 ),
	.combout(\MyLCD|Add2~6_combout ),
	.cout(\MyLCD|Add2~7 ));
// synopsys translate_off
defparam \MyLCD|Add2~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y15_N25
cycloneii_lcell_ff \r1|r1[9] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\MuxDDest|saida[9]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1|r1 [9]));

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \MyLCD|LessThan3~0 (
// Equation(s):
// \MyLCD|LessThan3~0_combout  = (\r1|r1 [11] & ((\r1|r1 [10]) # (\r1|r1 [9])))

	.dataa(vcc),
	.datab(\r1|r1 [10]),
	.datac(\r1|r1 [11]),
	.datad(\r1|r1 [9]),
	.cin(gnd),
	.combout(\MyLCD|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan3~0 .lut_mask = 16'hF0C0;
defparam \MyLCD|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \MyLCD|Add3~6 (
// Equation(s):
// \MyLCD|Add3~6_combout  = (\r1|r1 [11] & (!\MyLCD|Add3~5 )) # (!\r1|r1 [11] & ((\MyLCD|Add3~5 ) # (GND)))
// \MyLCD|Add3~7  = CARRY((!\MyLCD|Add3~5 ) # (!\r1|r1 [11]))

	.dataa(vcc),
	.datab(\r1|r1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add3~5 ),
	.combout(\MyLCD|Add3~6_combout ),
	.cout(\MyLCD|Add3~7 ));
// synopsys translate_off
defparam \MyLCD|Add3~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \MyLCD|Mux3~10 (
// Equation(s):
// \MyLCD|Mux3~10_combout  = (\MyLCD|mLCD_DATA[6]~12_combout  & (((\MyLCD|mLCD_DATA[6]~13_combout )))) # (!\MyLCD|mLCD_DATA[6]~12_combout  & ((\MyLCD|mLCD_DATA[6]~13_combout  & (\MyLCD|Add7~6_combout )) # (!\MyLCD|mLCD_DATA[6]~13_combout  & 
// ((\MyLCD|Add3~6_combout )))))

	.dataa(\MyLCD|Add7~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~12_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~13_combout ),
	.datad(\MyLCD|Add3~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~10 .lut_mask = 16'hE3E0;
defparam \MyLCD|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \MyLCD|Mux3~11 (
// Equation(s):
// \MyLCD|Mux3~11_combout  = (\MyLCD|mLCD_DATA[6]~12_combout  & ((\MyLCD|Mux3~10_combout  & (\MyLCD|Add8~6_combout )) # (!\MyLCD|Mux3~10_combout  & ((\MyLCD|Add2~6_combout ))))) # (!\MyLCD|mLCD_DATA[6]~12_combout  & (((\MyLCD|Mux3~10_combout ))))

	.dataa(\MyLCD|Add8~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~12_combout ),
	.datac(\MyLCD|Add2~6_combout ),
	.datad(\MyLCD|Mux3~10_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~11 .lut_mask = 16'hBBC0;
defparam \MyLCD|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \MyLCD|mLCD_DATA[6]~11 (
// Equation(s):
// \MyLCD|mLCD_DATA[6]~11_combout  = (\MyLCD|LUT_INDEX [2]) # ((!\MyLCD|LUT_INDEX [1] & \MyLCD|LUT_INDEX [0]))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\MyLCD|mLCD_DATA[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|mLCD_DATA[6]~11 .lut_mask = 16'hFF30;
defparam \MyLCD|mLCD_DATA[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneii_lcell_comb \MyLCD|Add4~6 (
// Equation(s):
// \MyLCD|Add4~6_combout  = (\r1|r1 [7] & (!\MyLCD|Add4~5 )) # (!\r1|r1 [7] & ((\MyLCD|Add4~5 ) # (GND)))
// \MyLCD|Add4~7  = CARRY((!\MyLCD|Add4~5 ) # (!\r1|r1 [7]))

	.dataa(vcc),
	.datab(\r1|r1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add4~5 ),
	.combout(\MyLCD|Add4~6_combout ),
	.cout(\MyLCD|Add4~7 ));
// synopsys translate_off
defparam \MyLCD|Add4~6 .lut_mask = 16'h3C3F;
defparam \MyLCD|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \MyLCD|Mux3~9 (
// Equation(s):
// \MyLCD|Mux3~9_combout  = (\MyLCD|mLCD_DATA[6]~10_combout  & ((\MyLCD|Mux3~8_combout ) # ((\MyLCD|mLCD_DATA[6]~11_combout )))) # (!\MyLCD|mLCD_DATA[6]~10_combout  & (((!\MyLCD|mLCD_DATA[6]~11_combout  & \MyLCD|Add4~6_combout ))))

	.dataa(\MyLCD|Mux3~8_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~11_combout ),
	.datad(\MyLCD|Add4~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~9 .lut_mask = 16'hCBC8;
defparam \MyLCD|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \MyLCD|Mux3~12 (
// Equation(s):
// \MyLCD|Mux3~12_combout  = (\MyLCD|mLCD_DATA[6]~11_combout  & ((\MyLCD|Mux3~9_combout  & ((\MyLCD|Mux3~11_combout ))) # (!\MyLCD|Mux3~9_combout  & (\MyLCD|Add5~6_combout )))) # (!\MyLCD|mLCD_DATA[6]~11_combout  & (((\MyLCD|Mux3~9_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~11_combout ),
	.datab(\MyLCD|Add5~6_combout ),
	.datac(\MyLCD|Mux3~11_combout ),
	.datad(\MyLCD|Mux3~9_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~12 .lut_mask = 16'hF588;
defparam \MyLCD|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \MyLCD|Mux3~19 (
// Equation(s):
// \MyLCD|Mux3~19_combout  = (\MyLCD|Mux3~12_combout ) # ((!\MyLCD|LUT_INDEX [1] & (!\MyLCD|LUT_INDEX [3] & !\MyLCD|LUT_INDEX [2])))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux3~12_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~19 .lut_mask = 16'hFF01;
defparam \MyLCD|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \MyLCD|Mux3~13 (
// Equation(s):
// \MyLCD|Mux3~13_combout  = (\MyLCD|mLCD_DATA[6]~9_combout  & (((\MyLCD|mLCD_DATA[6]~7_combout )))) # (!\MyLCD|mLCD_DATA[6]~9_combout  & ((\MyLCD|mLCD_DATA[6]~7_combout  & (\MyLCD|Mux3~18_combout )) # (!\MyLCD|mLCD_DATA[6]~7_combout  & 
// ((\MyLCD|Mux3~19_combout )))))

	.dataa(\MyLCD|Mux3~18_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~9_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datad(\MyLCD|Mux3~19_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~13 .lut_mask = 16'hE3E0;
defparam \MyLCD|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \MyLCD|Mux3~14 (
// Equation(s):
// \MyLCD|Mux3~14_combout  = (\MyLCD|mLCD_DATA[6]~9_combout  & ((\MyLCD|Mux3~13_combout  & (\MyLCD|Add19~6_combout )) # (!\MyLCD|Mux3~13_combout  & ((\MyLCD|Mux3~5_combout ))))) # (!\MyLCD|mLCD_DATA[6]~9_combout  & (((\MyLCD|Mux3~13_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~9_combout ),
	.datab(\MyLCD|Add19~6_combout ),
	.datac(\MyLCD|Mux3~5_combout ),
	.datad(\MyLCD|Mux3~13_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~14 .lut_mask = 16'hDDA0;
defparam \MyLCD|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \MyLCD|Mux3~15 (
// Equation(s):
// \MyLCD|Mux3~15_combout  = (\MyLCD|mLCD_DATA[6]~5_combout  & (((\MyLCD|mLCD_DATA[6]~4_combout )))) # (!\MyLCD|mLCD_DATA[6]~5_combout  & ((\MyLCD|mLCD_DATA[6]~4_combout  & ((\MyLCD|Mux3~14_combout ))) # (!\MyLCD|mLCD_DATA[6]~4_combout  & 
// (\MyLCD|Add20~6_combout ))))

	.dataa(\MyLCD|Add20~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~5_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datad(\MyLCD|Mux3~14_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~15 .lut_mask = 16'hF2C2;
defparam \MyLCD|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \MyLCD|Add23~6 (
// Equation(s):
// \MyLCD|Add23~6_combout  = (\saida|DataOut [3] & (!\MyLCD|Add23~5 )) # (!\saida|DataOut [3] & ((\MyLCD|Add23~5 ) # (GND)))
// \MyLCD|Add23~7  = CARRY((!\MyLCD|Add23~5 ) # (!\saida|DataOut [3]))

	.dataa(\saida|DataOut [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add23~5 ),
	.combout(\MyLCD|Add23~6_combout ),
	.cout(\MyLCD|Add23~7 ));
// synopsys translate_off
defparam \MyLCD|Add23~6 .lut_mask = 16'h5A5F;
defparam \MyLCD|Add23~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \MyLCD|Mux3~16 (
// Equation(s):
// \MyLCD|Mux3~16_combout  = (\MyLCD|mLCD_DATA[6]~5_combout  & ((\MyLCD|Mux3~15_combout  & ((\MyLCD|Add23~6_combout ))) # (!\MyLCD|Mux3~15_combout  & (\MyLCD|Add22~6_combout )))) # (!\MyLCD|mLCD_DATA[6]~5_combout  & (((\MyLCD|Mux3~15_combout ))))

	.dataa(\MyLCD|Add22~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~5_combout ),
	.datac(\MyLCD|Mux3~15_combout ),
	.datad(\MyLCD|Add23~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~16 .lut_mask = 16'hF838;
defparam \MyLCD|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \MyLCD|Mux3~17 (
// Equation(s):
// \MyLCD|Mux3~17_combout  = (!\MyLCD|mLCD_DATA[6]~19_combout  & ((\MyLCD|mLCD_DATA[6]~15_combout  & (\MyLCD|Add9~6_combout )) # (!\MyLCD|mLCD_DATA[6]~15_combout  & ((\MyLCD|Mux3~16_combout )))))

	.dataa(\MyLCD|Add9~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~15_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~19_combout ),
	.datad(\MyLCD|Mux3~16_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux3~17 .lut_mask = 16'h0B08;
defparam \MyLCD|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N3
cycloneii_lcell_ff \MyLCD|mLCD_DATA[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux3~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [3]));

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \MyLCD|Add4~8 (
// Equation(s):
// \MyLCD|Add4~8_combout  = \MyLCD|Add4~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add4~7 ),
	.combout(\MyLCD|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add4~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \MyLCD|Mux2~14 (
// Equation(s):
// \MyLCD|Mux2~14_combout  = (\MyLCD|Mux2~13_combout ) # ((\MyLCD|LessThan1~1_combout  & ((\MyLCD|Add4~8_combout ) # (!\MyLCD|LUT_INDEX [3]))))

	.dataa(\MyLCD|Mux2~13_combout ),
	.datab(\MyLCD|LessThan1~1_combout ),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|Add4~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~14 .lut_mask = 16'hEEAE;
defparam \MyLCD|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \MyLCD|Add9~8 (
// Equation(s):
// \MyLCD|Add9~8_combout  = !\MyLCD|Add9~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add9~7 ),
	.combout(\MyLCD|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add9~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \MyLCD|Add2~8 (
// Equation(s):
// \MyLCD|Add2~8_combout  = !\MyLCD|Add2~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add2~7 ),
	.combout(\MyLCD|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add2~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \MyLCD|Mux2~11 (
// Equation(s):
// \MyLCD|Mux2~11_combout  = (\MyLCD|LUT_INDEX [1] & (\MyLCD|Add9~8_combout )) # (!\MyLCD|LUT_INDEX [1] & ((\MyLCD|Add2~8_combout )))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|Add9~8_combout ),
	.datad(\MyLCD|Add2~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~11 .lut_mask = 16'hF3C0;
defparam \MyLCD|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \MyLCD|Add3~8 (
// Equation(s):
// \MyLCD|Add3~8_combout  = !\MyLCD|Add3~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add3~7 ),
	.combout(\MyLCD|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add3~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \MyLCD|Add8~8 (
// Equation(s):
// \MyLCD|Add8~8_combout  = !\MyLCD|Add8~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add8~7 ),
	.combout(\MyLCD|Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add8~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneii_lcell_comb \MyLCD|Add7~8 (
// Equation(s):
// \MyLCD|Add7~8_combout  = !\MyLCD|Add7~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add7~7 ),
	.combout(\MyLCD|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add7~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \MyLCD|Mux2~7 (
// Equation(s):
// \MyLCD|Mux2~7_combout  = (\MyLCD|LUT_INDEX [3] & ((\MyLCD|LUT_INDEX [1] & (!\MyLCD|Add8~8_combout )) # (!\MyLCD|LUT_INDEX [1] & ((!\MyLCD|Add7~8_combout )))))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|Add8~8_combout ),
	.datad(\MyLCD|Add7~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~7 .lut_mask = 16'h082A;
defparam \MyLCD|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \MyLCD|Mux2~9 (
// Equation(s):
// \MyLCD|Mux2~9_combout  = (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|Mux2~7_combout ) # ((\MyLCD|Mux2~8_combout  & !\MyLCD|Add3~8_combout ))))

	.dataa(\MyLCD|Mux2~8_combout ),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|Add3~8_combout ),
	.datad(\MyLCD|Mux2~7_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~9 .lut_mask = 16'h3302;
defparam \MyLCD|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \MyLCD|Mux2~12 (
// Equation(s):
// \MyLCD|Mux2~12_combout  = (\MyLCD|Mux2~9_combout ) # ((!\MyLCD|Mux2~10_combout  & (!\MyLCD|Mux2~11_combout  & \MyLCD|LUT_INDEX [0])))

	.dataa(\MyLCD|Mux2~10_combout ),
	.datab(\MyLCD|Mux2~11_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Mux2~9_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~12 .lut_mask = 16'hFF10;
defparam \MyLCD|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \MyLCD|Mux2~15 (
// Equation(s):
// \MyLCD|Mux2~15_combout  = (\MyLCD|LUT_INDEX [4] & (((\MyLCD|LUT_INDEX [2])))) # (!\MyLCD|LUT_INDEX [4] & ((\MyLCD|LUT_INDEX [2] & ((\MyLCD|Mux2~12_combout ))) # (!\MyLCD|LUT_INDEX [2] & (\MyLCD|Mux2~14_combout ))))

	.dataa(\MyLCD|LUT_INDEX [4]),
	.datab(\MyLCD|Mux2~14_combout ),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Mux2~12_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~15 .lut_mask = 16'hF4A4;
defparam \MyLCD|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \MyLCD|Add14~8 (
// Equation(s):
// \MyLCD|Add14~8_combout  = !\MyLCD|Add14~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add14~7 ),
	.combout(\MyLCD|Add14~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add14~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \MyLCD|Mux2~8 (
// Equation(s):
// \MyLCD|Mux2~8_combout  = (!\MyLCD|LUT_INDEX [3] & \MyLCD|LUT_INDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~8 .lut_mask = 16'h0F00;
defparam \MyLCD|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \MyLCD|Mux2~17 (
// Equation(s):
// \MyLCD|Mux2~17_combout  = (\MyLCD|LUT_INDEX [0] & ((\MyLCD|Mux2~16_combout ) # ((!\MyLCD|Add14~8_combout  & \MyLCD|Mux2~8_combout ))))

	.dataa(\MyLCD|Mux2~16_combout ),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|Add14~8_combout ),
	.datad(\MyLCD|Mux2~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~17 .lut_mask = 16'h8C88;
defparam \MyLCD|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \MyLCD|Add17~8 (
// Equation(s):
// \MyLCD|Add17~8_combout  = \MyLCD|Add17~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add17~7 ),
	.combout(\MyLCD|Add17~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add17~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \MyLCD|Mux2~18 (
// Equation(s):
// \MyLCD|Mux2~18_combout  = (\MyLCD|LUT_INDEX [3] & (((\MyLCD|Add17~8_combout  & !\MyLCD|LUT_INDEX [1])))) # (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|Add13~8_combout ) # ((!\MyLCD|LUT_INDEX [1]))))

	.dataa(\MyLCD|Add13~8_combout ),
	.datab(\MyLCD|LUT_INDEX [3]),
	.datac(\MyLCD|Add17~8_combout ),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~18 .lut_mask = 16'h22F3;
defparam \MyLCD|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \MyLCD|Mux2~19 (
// Equation(s):
// \MyLCD|Mux2~19_combout  = (\MyLCD|Mux2~17_combout ) # ((!\MyLCD|LUT_INDEX [0] & \MyLCD|Mux2~18_combout ))

	.dataa(vcc),
	.datab(\MyLCD|Mux2~17_combout ),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Mux2~18_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~19 .lut_mask = 16'hCFCC;
defparam \MyLCD|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \MyLCD|Add15~8 (
// Equation(s):
// \MyLCD|Add15~8_combout  = \MyLCD|Add15~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add15~7 ),
	.combout(\MyLCD|Add15~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add15~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \MyLCD|Add11~8 (
// Equation(s):
// \MyLCD|Add11~8_combout  = \MyLCD|Add11~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add11~7 ),
	.combout(\MyLCD|Add11~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add11~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \MyLCD|Add10~8 (
// Equation(s):
// \MyLCD|Add10~8_combout  = \MyLCD|Add10~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add10~7 ),
	.combout(\MyLCD|Add10~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add10~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \MyLCD|Mux2~4 (
// Equation(s):
// \MyLCD|Mux2~4_combout  = (\MyLCD|LUT_INDEX [3] & (\MyLCD|LUT_INDEX [0])) # (!\MyLCD|LUT_INDEX [3] & ((\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add10~8_combout ))) # (!\MyLCD|LUT_INDEX [0] & (\MyLCD|Add11~8_combout ))))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|Add11~8_combout ),
	.datad(\MyLCD|Add10~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~4 .lut_mask = 16'hDC98;
defparam \MyLCD|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \MyLCD|Add16~8 (
// Equation(s):
// \MyLCD|Add16~8_combout  = \MyLCD|Add16~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add16~7 ),
	.combout(\MyLCD|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add16~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \MyLCD|Mux2~5 (
// Equation(s):
// \MyLCD|Mux2~5_combout  = (\MyLCD|LUT_INDEX [3] & ((\MyLCD|Mux2~4_combout  & (\MyLCD|Add15~8_combout )) # (!\MyLCD|Mux2~4_combout  & ((\MyLCD|Add16~8_combout ))))) # (!\MyLCD|LUT_INDEX [3] & (((\MyLCD|Mux2~4_combout ))))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(\MyLCD|Add15~8_combout ),
	.datac(\MyLCD|Mux2~4_combout ),
	.datad(\MyLCD|Add16~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~5 .lut_mask = 16'hDAD0;
defparam \MyLCD|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \MyLCD|Mux2~6 (
// Equation(s):
// \MyLCD|Mux2~6_combout  = (\MyLCD|Mux2~5_combout  & (\MyLCD|LUT_INDEX [1] $ (\MyLCD|LUT_INDEX [0])))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [1]),
	.datac(\MyLCD|LUT_INDEX [0]),
	.datad(\MyLCD|Mux2~5_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~6 .lut_mask = 16'h3C00;
defparam \MyLCD|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneii_lcell_comb \MyLCD|Mux2~20 (
// Equation(s):
// \MyLCD|Mux2~20_combout  = (\MyLCD|LUT_INDEX [4] & ((\MyLCD|Mux2~15_combout  & (\MyLCD|Mux2~19_combout )) # (!\MyLCD|Mux2~15_combout  & ((\MyLCD|Mux2~6_combout ))))) # (!\MyLCD|LUT_INDEX [4] & (\MyLCD|Mux2~15_combout ))

	.dataa(\MyLCD|LUT_INDEX [4]),
	.datab(\MyLCD|Mux2~15_combout ),
	.datac(\MyLCD|Mux2~19_combout ),
	.datad(\MyLCD|Mux2~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~20 .lut_mask = 16'hE6C4;
defparam \MyLCD|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \MyLCD|LessThan1~0 (
// Equation(s):
// \MyLCD|LessThan1~0_combout  = (!\MyLCD|LUT_INDEX [4] & !\MyLCD|LUT_INDEX [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MyLCD|LUT_INDEX [4]),
	.datad(\MyLCD|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\MyLCD|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan1~0 .lut_mask = 16'h000F;
defparam \MyLCD|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \MyLCD|Add20~8 (
// Equation(s):
// \MyLCD|Add20~8_combout  = \MyLCD|Add20~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add20~7 ),
	.combout(\MyLCD|Add20~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add20~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \MyLCD|Add22~8 (
// Equation(s):
// \MyLCD|Add22~8_combout  = \MyLCD|Add22~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add22~7 ),
	.combout(\MyLCD|Add22~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add22~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \MyLCD|Mux2~2 (
// Equation(s):
// \MyLCD|Mux2~2_combout  = (\MyLCD|LUT_INDEX [0] & (((\MyLCD|LUT_INDEX [1] & \MyLCD|Add22~8_combout )))) # (!\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add20~8_combout ) # ((\MyLCD|LUT_INDEX [1]))))

	.dataa(\MyLCD|LUT_INDEX [0]),
	.datab(\MyLCD|Add20~8_combout ),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|Add22~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~2 .lut_mask = 16'hF454;
defparam \MyLCD|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \MyLCD|Add23~8 (
// Equation(s):
// \MyLCD|Add23~8_combout  = \MyLCD|Add23~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add23~7 ),
	.combout(\MyLCD|Add23~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add23~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \MyLCD|Mux2~3 (
// Equation(s):
// \MyLCD|Mux2~3_combout  = (\MyLCD|LUT_INDEX [2] & (\MyLCD|Mux6~21_combout  & ((\MyLCD|Add23~8_combout )))) # (!\MyLCD|LUT_INDEX [2] & (((\MyLCD|Mux2~2_combout ))))

	.dataa(\MyLCD|Mux6~21_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|Mux2~2_combout ),
	.datad(\MyLCD|Add23~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~3 .lut_mask = 16'hB830;
defparam \MyLCD|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \MyLCD|Mux2~21 (
// Equation(s):
// \MyLCD|Mux2~21_combout  = (\MyLCD|LUT_INDEX [5] & (((\MyLCD|LessThan1~0_combout  & \MyLCD|Mux2~3_combout )))) # (!\MyLCD|LUT_INDEX [5] & (\MyLCD|Mux2~20_combout ))

	.dataa(\MyLCD|LUT_INDEX [5]),
	.datab(\MyLCD|Mux2~20_combout ),
	.datac(\MyLCD|LessThan1~0_combout ),
	.datad(\MyLCD|Mux2~3_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux2~21 .lut_mask = 16'hE444;
defparam \MyLCD|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N7
cycloneii_lcell_ff \MyLCD|mLCD_DATA[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux2~21_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [4]));

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \MyLCD|Mux1~4 (
// Equation(s):
// \MyLCD|Mux1~4_combout  = (!\MyLCD|LUT_INDEX [2] & ((\MyLCD|LUT_INDEX [0] & ((\MyLCD|Add22~8_combout ) # (!\MyLCD|LUT_INDEX [1]))) # (!\MyLCD|LUT_INDEX [0] & (\MyLCD|LUT_INDEX [1]))))

	.dataa(\MyLCD|LUT_INDEX [0]),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|LUT_INDEX [1]),
	.datad(\MyLCD|Add22~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux1~4 .lut_mask = 16'h3212;
defparam \MyLCD|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \MyLCD|Mux1~5 (
// Equation(s):
// \MyLCD|Mux1~5_combout  = ((\MyLCD|Mux1~4_combout ) # ((!\MyLCD|LUT_INDEX [0] & \MyLCD|Add20~8_combout ))) # (!\MyLCD|LessThan1~0_combout )

	.dataa(\MyLCD|LUT_INDEX [0]),
	.datab(\MyLCD|Add20~8_combout ),
	.datac(\MyLCD|LessThan1~0_combout ),
	.datad(\MyLCD|Mux1~4_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux1~5 .lut_mask = 16'hFF4F;
defparam \MyLCD|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \MyLCD|Mux1~7 (
// Equation(s):
// \MyLCD|Mux1~7_combout  = (\MyLCD|LUT_INDEX [2] & ((\MyLCD|LUT_INDEX [1]) # ((\MyLCD|Add23~8_combout ) # (!\MyLCD|LUT_INDEX [0]))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|Add23~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux1~7 .lut_mask = 16'hF0B0;
defparam \MyLCD|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \MyLCD|Mux1~6 (
// Equation(s):
// \MyLCD|Mux1~6_combout  = (\MyLCD|LUT_INDEX [5] & (((\MyLCD|Mux1~5_combout ) # (\MyLCD|Mux1~7_combout )))) # (!\MyLCD|LUT_INDEX [5] & (\MyLCD|Mux1~3_combout ))

	.dataa(\MyLCD|Mux1~3_combout ),
	.datab(\MyLCD|Mux1~5_combout ),
	.datac(\MyLCD|LUT_INDEX [5]),
	.datad(\MyLCD|Mux1~7_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux1~6 .lut_mask = 16'hFACA;
defparam \MyLCD|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N19
cycloneii_lcell_ff \MyLCD|mLCD_DATA[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux1~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [5]));

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \MyLCD|Mux0~4 (
// Equation(s):
// \MyLCD|Mux0~4_combout  = (\MyLCD|Mux6~20_combout  & (\MyLCD|mLCD_DATA[6]~8_combout )) # (!\MyLCD|Mux6~20_combout  & ((\MyLCD|mLCD_DATA[6]~8_combout  & ((!\MyLCD|Add16~8_combout ))) # (!\MyLCD|mLCD_DATA[6]~8_combout  & (!\MyLCD|Add15~8_combout ))))

	.dataa(\MyLCD|Mux6~20_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~8_combout ),
	.datac(\MyLCD|Add15~8_combout ),
	.datad(\MyLCD|Add16~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~4 .lut_mask = 16'h89CD;
defparam \MyLCD|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneii_lcell_comb \MyLCD|Add18~8 (
// Equation(s):
// \MyLCD|Add18~8_combout  = !\MyLCD|Add18~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add18~7 ),
	.combout(\MyLCD|Add18~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add18~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \MyLCD|Mux0~5 (
// Equation(s):
// \MyLCD|Mux0~5_combout  = (\MyLCD|Mux0~4_combout  & (((\MyLCD|Add18~8_combout ) # (!\MyLCD|Mux6~20_combout )))) # (!\MyLCD|Mux0~4_combout  & (!\MyLCD|Add17~8_combout  & ((\MyLCD|Mux6~20_combout ))))

	.dataa(\MyLCD|Add17~8_combout ),
	.datab(\MyLCD|Mux0~4_combout ),
	.datac(\MyLCD|Add18~8_combout ),
	.datad(\MyLCD|Mux6~20_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~5 .lut_mask = 16'hD1CC;
defparam \MyLCD|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \MyLCD|Add6~8 (
// Equation(s):
// \MyLCD|Add6~8_combout  = !\MyLCD|Add6~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add6~7 ),
	.combout(\MyLCD|Add6~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add6~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \MyLCD|Mux0~9 (
// Equation(s):
// \MyLCD|Mux0~9_combout  = (\MyLCD|LUT_INDEX [3] & (((\MyLCD|LUT_INDEX [0] & \MyLCD|Add6~8_combout )) # (!\MyLCD|mLCD_DATA[6]~10_combout )))

	.dataa(\MyLCD|LUT_INDEX [3]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datad(\MyLCD|Add6~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~9 .lut_mask = 16'h8A0A;
defparam \MyLCD|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \MyLCD|Mux0~7 (
// Equation(s):
// \MyLCD|Mux0~7_combout  = (\MyLCD|mLCD_DATA[6]~13_combout  & (\MyLCD|mLCD_DATA[6]~12_combout )) # (!\MyLCD|mLCD_DATA[6]~13_combout  & ((\MyLCD|mLCD_DATA[6]~12_combout  & ((\MyLCD|Add2~8_combout ))) # (!\MyLCD|mLCD_DATA[6]~12_combout  & 
// (\MyLCD|Add3~8_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~13_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~12_combout ),
	.datac(\MyLCD|Add3~8_combout ),
	.datad(\MyLCD|Add2~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~7 .lut_mask = 16'hDC98;
defparam \MyLCD|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \MyLCD|Mux0~8 (
// Equation(s):
// \MyLCD|Mux0~8_combout  = (\MyLCD|mLCD_DATA[6]~13_combout  & ((\MyLCD|Mux0~7_combout  & ((\MyLCD|Add8~8_combout ))) # (!\MyLCD|Mux0~7_combout  & (\MyLCD|Add7~8_combout )))) # (!\MyLCD|mLCD_DATA[6]~13_combout  & (((\MyLCD|Mux0~7_combout ))))

	.dataa(\MyLCD|mLCD_DATA[6]~13_combout ),
	.datab(\MyLCD|Add7~8_combout ),
	.datac(\MyLCD|Add8~8_combout ),
	.datad(\MyLCD|Mux0~7_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~8 .lut_mask = 16'hF588;
defparam \MyLCD|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \MyLCD|Mux0~10 (
// Equation(s):
// \MyLCD|Mux0~10_combout  = (\MyLCD|Mux0~6_combout  & ((\MyLCD|mLCD_DATA[6]~10_combout  & ((\MyLCD|Mux0~8_combout ))) # (!\MyLCD|mLCD_DATA[6]~10_combout  & (\MyLCD|Mux0~9_combout )))) # (!\MyLCD|Mux0~6_combout  & (\MyLCD|mLCD_DATA[6]~10_combout  & 
// (\MyLCD|Mux0~9_combout )))

	.dataa(\MyLCD|Mux0~6_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~10_combout ),
	.datac(\MyLCD|Mux0~9_combout ),
	.datad(\MyLCD|Mux0~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~10 .lut_mask = 16'hE860;
defparam \MyLCD|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \MyLCD|Mux0~11 (
// Equation(s):
// \MyLCD|Mux0~11_combout  = (\MyLCD|mLCD_DATA[6]~7_combout  & (\MyLCD|mLCD_DATA[6]~9_combout )) # (!\MyLCD|mLCD_DATA[6]~7_combout  & ((\MyLCD|mLCD_DATA[6]~9_combout  & (\MyLCD|Mux0~5_combout )) # (!\MyLCD|mLCD_DATA[6]~9_combout  & ((\MyLCD|Mux0~10_combout 
// )))))

	.dataa(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~9_combout ),
	.datac(\MyLCD|Mux0~5_combout ),
	.datad(\MyLCD|Mux0~10_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~11 .lut_mask = 16'hD9C8;
defparam \MyLCD|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \MyLCD|Add19~8 (
// Equation(s):
// \MyLCD|Add19~8_combout  = !\MyLCD|Add19~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add19~7 ),
	.combout(\MyLCD|Add19~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add19~8 .lut_mask = 16'h0F0F;
defparam \MyLCD|Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \MyLCD|LessThan13~0 (
// Equation(s):
// \MyLCD|LessThan13~0_combout  = (\r1|r3 [15] & ((\r1|r3 [13]) # (\r1|r3 [14])))

	.dataa(vcc),
	.datab(\r1|r3 [13]),
	.datac(\r1|r3 [15]),
	.datad(\r1|r3 [14]),
	.cin(gnd),
	.combout(\MyLCD|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LessThan13~0 .lut_mask = 16'hF0C0;
defparam \MyLCD|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \MyLCD|Add13~8 (
// Equation(s):
// \MyLCD|Add13~8_combout  = \MyLCD|Add13~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MyLCD|Add13~7 ),
	.combout(\MyLCD|Add13~8_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Add13~8 .lut_mask = 16'hF0F0;
defparam \MyLCD|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \MyLCD|Mux0~2 (
// Equation(s):
// \MyLCD|Mux0~2_combout  = (\MyLCD|LUT_INDEX [2] & (((\MyLCD|mLCD_DATA[6]~6_combout ) # (!\MyLCD|Add13~8_combout )))) # (!\MyLCD|LUT_INDEX [2] & (!\MyLCD|Add10~8_combout  & ((!\MyLCD|mLCD_DATA[6]~6_combout ))))

	.dataa(\MyLCD|Add10~8_combout ),
	.datab(\MyLCD|LUT_INDEX [2]),
	.datac(\MyLCD|Add13~8_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~2 .lut_mask = 16'hCC1D;
defparam \MyLCD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \MyLCD|Mux0~3 (
// Equation(s):
// \MyLCD|Mux0~3_combout  = (\MyLCD|Mux0~2_combout  & (((\MyLCD|Add14~8_combout ) # (!\MyLCD|mLCD_DATA[6]~6_combout )))) # (!\MyLCD|Mux0~2_combout  & (!\MyLCD|Add11~8_combout  & ((\MyLCD|mLCD_DATA[6]~6_combout ))))

	.dataa(\MyLCD|Add11~8_combout ),
	.datab(\MyLCD|Add14~8_combout ),
	.datac(\MyLCD|Mux0~2_combout ),
	.datad(\MyLCD|mLCD_DATA[6]~6_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~3 .lut_mask = 16'hC5F0;
defparam \MyLCD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneii_lcell_comb \MyLCD|Mux0~16 (
// Equation(s):
// \MyLCD|Mux0~16_combout  = (\MyLCD|LUT_INDEX [2] & ((\MyLCD|LUT_INDEX [1] & ((\MyLCD|Mux0~3_combout ))) # (!\MyLCD|LUT_INDEX [1] & (\MyLCD|LUT_INDEX [0])))) # (!\MyLCD|LUT_INDEX [2] & (((\MyLCD|Mux0~3_combout ))))

	.dataa(\MyLCD|LUT_INDEX [2]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|Mux0~3_combout ),
	.datad(\MyLCD|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\MyLCD|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~16 .lut_mask = 16'hF0D8;
defparam \MyLCD|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneii_lcell_comb \MyLCD|Mux0~12 (
// Equation(s):
// \MyLCD|Mux0~12_combout  = (\MyLCD|mLCD_DATA[6]~7_combout  & ((\MyLCD|Mux0~11_combout  & (\MyLCD|Add19~8_combout )) # (!\MyLCD|Mux0~11_combout  & ((\MyLCD|Mux0~16_combout ))))) # (!\MyLCD|mLCD_DATA[6]~7_combout  & (\MyLCD|Mux0~11_combout ))

	.dataa(\MyLCD|mLCD_DATA[6]~7_combout ),
	.datab(\MyLCD|Mux0~11_combout ),
	.datac(\MyLCD|Add19~8_combout ),
	.datad(\MyLCD|Mux0~16_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~12 .lut_mask = 16'hE6C4;
defparam \MyLCD|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \MyLCD|Mux0~14 (
// Equation(s):
// \MyLCD|Mux0~14_combout  = (\MyLCD|Mux0~13_combout  & (((!\MyLCD|Add23~8_combout ) # (!\MyLCD|mLCD_DATA[6]~4_combout )))) # (!\MyLCD|Mux0~13_combout  & (\MyLCD|Mux0~12_combout  & (\MyLCD|mLCD_DATA[6]~4_combout )))

	.dataa(\MyLCD|Mux0~13_combout ),
	.datab(\MyLCD|Mux0~12_combout ),
	.datac(\MyLCD|mLCD_DATA[6]~4_combout ),
	.datad(\MyLCD|Add23~8_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~14 .lut_mask = 16'h4AEA;
defparam \MyLCD|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \MyLCD|Mux0~15 (
// Equation(s):
// \MyLCD|Mux0~15_combout  = (!\MyLCD|mLCD_DATA[6]~19_combout  & ((\MyLCD|mLCD_DATA[6]~15_combout  & (\MyLCD|Add9~8_combout )) # (!\MyLCD|mLCD_DATA[6]~15_combout  & ((\MyLCD|Mux0~14_combout )))))

	.dataa(\MyLCD|mLCD_DATA[6]~15_combout ),
	.datab(\MyLCD|mLCD_DATA[6]~19_combout ),
	.datac(\MyLCD|Add9~8_combout ),
	.datad(\MyLCD|Mux0~14_combout ),
	.cin(gnd),
	.combout(\MyLCD|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|Mux0~15 .lut_mask = 16'h3120;
defparam \MyLCD|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N9
cycloneii_lcell_ff \MyLCD|mLCD_DATA[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|Mux0~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [6]));

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \MyLCD|LUT_DATA~0 (
// Equation(s):
// \MyLCD|LUT_DATA~0_combout  = (!\MyLCD|LUT_INDEX [1] & (\MyLCD|LUT_INDEX [2] & (\MyLCD|LUT_INDEX [0] $ (!\MyLCD|LUT_INDEX [4]))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\MyLCD|LUT_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LUT_DATA~0 .lut_mask = 16'h4010;
defparam \MyLCD|LUT_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \MyLCD|LUT_DATA~1 (
// Equation(s):
// \MyLCD|LUT_DATA~1_combout  = (!\MyLCD|LUT_INDEX [5] & (!\MyLCD|LUT_INDEX [3] & \MyLCD|LUT_DATA~0_combout ))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [5]),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|LUT_DATA~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|LUT_DATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|LUT_DATA~1 .lut_mask = 16'h0300;
defparam \MyLCD|LUT_DATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N5
cycloneii_lcell_ff \MyLCD|mLCD_DATA[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|LUT_DATA~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_DATA [7]));

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \saida|wren[0]~0 (
// Equation(s):
// \saida|wren[0]~0_combout  = (\InstMem|altsyncram_component|auto_generated|q_a [29] & (!\InstMem|altsyncram_component|auto_generated|q_a [28] & (!\InstMem|altsyncram_component|auto_generated|q_a [30] & \c1|Selector4~4_combout )))

	.dataa(\InstMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\InstMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\InstMem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\c1|Selector4~4_combout ),
	.cin(gnd),
	.combout(\saida|wren[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \saida|wren[0]~0 .lut_mask = 16'h0200;
defparam \saida|wren[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneii_lcell_comb \saida|always0 (
// Equation(s):
// \saida|always0~combout  = LCELL((\SW~combout [17] & (\saida|wren[0]~0_combout  & \entrada|Equal0~5_combout )))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\saida|wren[0]~0_combout ),
	.datad(\entrada|Equal0~5_combout ),
	.cin(gnd),
	.combout(\saida|always0~combout ),
	.cout());
// synopsys translate_off
defparam \saida|always0 .lut_mask = 16'hA000;
defparam \saida|always0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \saida|always0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\saida|always0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\saida|always0~clkctrl_outclk ));
// synopsys translate_off
defparam \saida|always0~clkctrl .clock_type = "global clock";
defparam \saida|always0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y17_N29
cycloneii_lcell_ff \saida|DataOut[0] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(\r1|Mux31~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [0]));

// Location: LCFF_X29_Y17_N19
cycloneii_lcell_ff \saida|DataOut[4] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(\r1|Mux27~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [4]));

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \saida|DataOut[5] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(\r1|Mux26~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [5]));

// Location: LCFF_X28_Y19_N9
cycloneii_lcell_ff \saida|DataOut[6] (
	.clk(\saida|always0~clkctrl_outclk ),
	.datain(\r1|Mux25~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida|DataOut [6]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \MyLCD|u0|Selector3~0 (
// Equation(s):
// \MyLCD|u0|Selector3~0_combout  = (\MyLCD|u0|ST.01~regout ) # ((\MyLCD|u0|LCD_EN~regout  & ((\MyLCD|u0|ST.10~regout ) # (!\MyLCD|u0|ST.00~regout ))))

	.dataa(\MyLCD|u0|ST.00~regout ),
	.datab(\MyLCD|u0|ST.01~regout ),
	.datac(\MyLCD|u0|LCD_EN~regout ),
	.datad(\MyLCD|u0|ST.10~regout ),
	.cin(gnd),
	.combout(\MyLCD|u0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|u0|Selector3~0 .lut_mask = 16'hFCDC;
defparam \MyLCD|u0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N29
cycloneii_lcell_ff \MyLCD|u0|LCD_EN (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|u0|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MyLCD|u0|mStart~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|u0|LCD_EN~regout ));

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \MyLCD|WideOr0~0 (
// Equation(s):
// \MyLCD|WideOr0~0_combout  = (\MyLCD|LUT_INDEX [2] & ((\MyLCD|LUT_INDEX [1]) # (\MyLCD|LUT_INDEX [0] $ (\MyLCD|LUT_INDEX [4])))) # (!\MyLCD|LUT_INDEX [2] & (((\MyLCD|LUT_INDEX [4]))))

	.dataa(\MyLCD|LUT_INDEX [1]),
	.datab(\MyLCD|LUT_INDEX [0]),
	.datac(\MyLCD|LUT_INDEX [2]),
	.datad(\MyLCD|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\MyLCD|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|WideOr0~0 .lut_mask = 16'hBFE0;
defparam \MyLCD|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \MyLCD|WideOr0~1 (
// Equation(s):
// \MyLCD|WideOr0~1_combout  = (\MyLCD|LUT_INDEX [5]) # ((\MyLCD|LUT_INDEX [3]) # (\MyLCD|WideOr0~0_combout ))

	.dataa(vcc),
	.datab(\MyLCD|LUT_INDEX [5]),
	.datac(\MyLCD|LUT_INDEX [3]),
	.datad(\MyLCD|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\MyLCD|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MyLCD|WideOr0~1 .lut_mask = 16'hFFFC;
defparam \MyLCD|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N21
cycloneii_lcell_ff \MyLCD|mLCD_RS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\MyLCD|WideOr0~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MyLCD|mLCD_ST.000000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MyLCD|mLCD_RS~regout ));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[0]~I (
	.datain(\MyLCD|mLCD_DATA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[0]));
// synopsys translate_off
defparam \LCD_DATA[0]~I .input_async_reset = "none";
defparam \LCD_DATA[0]~I .input_power_up = "low";
defparam \LCD_DATA[0]~I .input_register_mode = "none";
defparam \LCD_DATA[0]~I .input_sync_reset = "none";
defparam \LCD_DATA[0]~I .oe_async_reset = "none";
defparam \LCD_DATA[0]~I .oe_power_up = "low";
defparam \LCD_DATA[0]~I .oe_register_mode = "none";
defparam \LCD_DATA[0]~I .oe_sync_reset = "none";
defparam \LCD_DATA[0]~I .operation_mode = "bidir";
defparam \LCD_DATA[0]~I .output_async_reset = "none";
defparam \LCD_DATA[0]~I .output_power_up = "low";
defparam \LCD_DATA[0]~I .output_register_mode = "none";
defparam \LCD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[1]~I (
	.datain(\MyLCD|mLCD_DATA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[1]));
// synopsys translate_off
defparam \LCD_DATA[1]~I .input_async_reset = "none";
defparam \LCD_DATA[1]~I .input_power_up = "low";
defparam \LCD_DATA[1]~I .input_register_mode = "none";
defparam \LCD_DATA[1]~I .input_sync_reset = "none";
defparam \LCD_DATA[1]~I .oe_async_reset = "none";
defparam \LCD_DATA[1]~I .oe_power_up = "low";
defparam \LCD_DATA[1]~I .oe_register_mode = "none";
defparam \LCD_DATA[1]~I .oe_sync_reset = "none";
defparam \LCD_DATA[1]~I .operation_mode = "bidir";
defparam \LCD_DATA[1]~I .output_async_reset = "none";
defparam \LCD_DATA[1]~I .output_power_up = "low";
defparam \LCD_DATA[1]~I .output_register_mode = "none";
defparam \LCD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[2]~I (
	.datain(\MyLCD|mLCD_DATA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[2]));
// synopsys translate_off
defparam \LCD_DATA[2]~I .input_async_reset = "none";
defparam \LCD_DATA[2]~I .input_power_up = "low";
defparam \LCD_DATA[2]~I .input_register_mode = "none";
defparam \LCD_DATA[2]~I .input_sync_reset = "none";
defparam \LCD_DATA[2]~I .oe_async_reset = "none";
defparam \LCD_DATA[2]~I .oe_power_up = "low";
defparam \LCD_DATA[2]~I .oe_register_mode = "none";
defparam \LCD_DATA[2]~I .oe_sync_reset = "none";
defparam \LCD_DATA[2]~I .operation_mode = "bidir";
defparam \LCD_DATA[2]~I .output_async_reset = "none";
defparam \LCD_DATA[2]~I .output_power_up = "low";
defparam \LCD_DATA[2]~I .output_register_mode = "none";
defparam \LCD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[3]~I (
	.datain(\MyLCD|mLCD_DATA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[3]));
// synopsys translate_off
defparam \LCD_DATA[3]~I .input_async_reset = "none";
defparam \LCD_DATA[3]~I .input_power_up = "low";
defparam \LCD_DATA[3]~I .input_register_mode = "none";
defparam \LCD_DATA[3]~I .input_sync_reset = "none";
defparam \LCD_DATA[3]~I .oe_async_reset = "none";
defparam \LCD_DATA[3]~I .oe_power_up = "low";
defparam \LCD_DATA[3]~I .oe_register_mode = "none";
defparam \LCD_DATA[3]~I .oe_sync_reset = "none";
defparam \LCD_DATA[3]~I .operation_mode = "bidir";
defparam \LCD_DATA[3]~I .output_async_reset = "none";
defparam \LCD_DATA[3]~I .output_power_up = "low";
defparam \LCD_DATA[3]~I .output_register_mode = "none";
defparam \LCD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[4]~I (
	.datain(\MyLCD|mLCD_DATA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[4]));
// synopsys translate_off
defparam \LCD_DATA[4]~I .input_async_reset = "none";
defparam \LCD_DATA[4]~I .input_power_up = "low";
defparam \LCD_DATA[4]~I .input_register_mode = "none";
defparam \LCD_DATA[4]~I .input_sync_reset = "none";
defparam \LCD_DATA[4]~I .oe_async_reset = "none";
defparam \LCD_DATA[4]~I .oe_power_up = "low";
defparam \LCD_DATA[4]~I .oe_register_mode = "none";
defparam \LCD_DATA[4]~I .oe_sync_reset = "none";
defparam \LCD_DATA[4]~I .operation_mode = "bidir";
defparam \LCD_DATA[4]~I .output_async_reset = "none";
defparam \LCD_DATA[4]~I .output_power_up = "low";
defparam \LCD_DATA[4]~I .output_register_mode = "none";
defparam \LCD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[5]~I (
	.datain(\MyLCD|mLCD_DATA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[5]));
// synopsys translate_off
defparam \LCD_DATA[5]~I .input_async_reset = "none";
defparam \LCD_DATA[5]~I .input_power_up = "low";
defparam \LCD_DATA[5]~I .input_register_mode = "none";
defparam \LCD_DATA[5]~I .input_sync_reset = "none";
defparam \LCD_DATA[5]~I .oe_async_reset = "none";
defparam \LCD_DATA[5]~I .oe_power_up = "low";
defparam \LCD_DATA[5]~I .oe_register_mode = "none";
defparam \LCD_DATA[5]~I .oe_sync_reset = "none";
defparam \LCD_DATA[5]~I .operation_mode = "bidir";
defparam \LCD_DATA[5]~I .output_async_reset = "none";
defparam \LCD_DATA[5]~I .output_power_up = "low";
defparam \LCD_DATA[5]~I .output_register_mode = "none";
defparam \LCD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[6]~I (
	.datain(\MyLCD|mLCD_DATA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[6]));
// synopsys translate_off
defparam \LCD_DATA[6]~I .input_async_reset = "none";
defparam \LCD_DATA[6]~I .input_power_up = "low";
defparam \LCD_DATA[6]~I .input_register_mode = "none";
defparam \LCD_DATA[6]~I .input_sync_reset = "none";
defparam \LCD_DATA[6]~I .oe_async_reset = "none";
defparam \LCD_DATA[6]~I .oe_power_up = "low";
defparam \LCD_DATA[6]~I .oe_register_mode = "none";
defparam \LCD_DATA[6]~I .oe_sync_reset = "none";
defparam \LCD_DATA[6]~I .operation_mode = "bidir";
defparam \LCD_DATA[6]~I .output_async_reset = "none";
defparam \LCD_DATA[6]~I .output_power_up = "low";
defparam \LCD_DATA[6]~I .output_register_mode = "none";
defparam \LCD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[7]~I (
	.datain(\MyLCD|mLCD_DATA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[7]));
// synopsys translate_off
defparam \LCD_DATA[7]~I .input_async_reset = "none";
defparam \LCD_DATA[7]~I .input_power_up = "low";
defparam \LCD_DATA[7]~I .input_register_mode = "none";
defparam \LCD_DATA[7]~I .input_sync_reset = "none";
defparam \LCD_DATA[7]~I .oe_async_reset = "none";
defparam \LCD_DATA[7]~I .oe_power_up = "low";
defparam \LCD_DATA[7]~I .oe_register_mode = "none";
defparam \LCD_DATA[7]~I .oe_sync_reset = "none";
defparam \LCD_DATA[7]~I .operation_mode = "bidir";
defparam \LCD_DATA[7]~I .output_async_reset = "none";
defparam \LCD_DATA[7]~I .output_power_up = "low";
defparam \LCD_DATA[7]~I .output_register_mode = "none";
defparam \LCD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\saida|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(!\saida|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(!\saida|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(!\saida|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(!\saida|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(!\saida|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(!\saida|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\SW~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(!\SW~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(!\SW~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(!\SW~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(!\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(!\SW~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(!\SW~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\c1|ULAControl [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\c1|ULAControl [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\c1|ULAControl [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\c1|ULASrc~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\c1|RegDst~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\c1|Selector4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(!\SW~combout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam \UART_TXD~I .input_async_reset = "none";
defparam \UART_TXD~I .input_power_up = "low";
defparam \UART_TXD~I .input_register_mode = "none";
defparam \UART_TXD~I .input_sync_reset = "none";
defparam \UART_TXD~I .oe_async_reset = "none";
defparam \UART_TXD~I .oe_power_up = "low";
defparam \UART_TXD~I .oe_register_mode = "none";
defparam \UART_TXD~I .oe_sync_reset = "none";
defparam \UART_TXD~I .operation_mode = "output";
defparam \UART_TXD~I .output_async_reset = "none";
defparam \UART_TXD~I .output_power_up = "low";
defparam \UART_TXD~I .output_register_mode = "none";
defparam \UART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam \UART_RXD~I .input_async_reset = "none";
defparam \UART_RXD~I .input_power_up = "low";
defparam \UART_RXD~I .input_register_mode = "none";
defparam \UART_RXD~I .input_sync_reset = "none";
defparam \UART_RXD~I .oe_async_reset = "none";
defparam \UART_RXD~I .oe_power_up = "low";
defparam \UART_RXD~I .oe_register_mode = "none";
defparam \UART_RXD~I .oe_sync_reset = "none";
defparam \UART_RXD~I .operation_mode = "input";
defparam \UART_RXD~I .output_async_reset = "none";
defparam \UART_RXD~I .output_power_up = "low";
defparam \UART_RXD~I .output_register_mode = "none";
defparam \UART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_ON~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_ON));
// synopsys translate_off
defparam \LCD_ON~I .input_async_reset = "none";
defparam \LCD_ON~I .input_power_up = "low";
defparam \LCD_ON~I .input_register_mode = "none";
defparam \LCD_ON~I .input_sync_reset = "none";
defparam \LCD_ON~I .oe_async_reset = "none";
defparam \LCD_ON~I .oe_power_up = "low";
defparam \LCD_ON~I .oe_register_mode = "none";
defparam \LCD_ON~I .oe_sync_reset = "none";
defparam \LCD_ON~I .operation_mode = "output";
defparam \LCD_ON~I .output_async_reset = "none";
defparam \LCD_ON~I .output_power_up = "low";
defparam \LCD_ON~I .output_register_mode = "none";
defparam \LCD_ON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_BLON~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_BLON));
// synopsys translate_off
defparam \LCD_BLON~I .input_async_reset = "none";
defparam \LCD_BLON~I .input_power_up = "low";
defparam \LCD_BLON~I .input_register_mode = "none";
defparam \LCD_BLON~I .input_sync_reset = "none";
defparam \LCD_BLON~I .oe_async_reset = "none";
defparam \LCD_BLON~I .oe_power_up = "low";
defparam \LCD_BLON~I .oe_register_mode = "none";
defparam \LCD_BLON~I .oe_sync_reset = "none";
defparam \LCD_BLON~I .operation_mode = "output";
defparam \LCD_BLON~I .output_async_reset = "none";
defparam \LCD_BLON~I .output_power_up = "low";
defparam \LCD_BLON~I .output_register_mode = "none";
defparam \LCD_BLON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .input_async_reset = "none";
defparam \LCD_RW~I .input_power_up = "low";
defparam \LCD_RW~I .input_register_mode = "none";
defparam \LCD_RW~I .input_sync_reset = "none";
defparam \LCD_RW~I .oe_async_reset = "none";
defparam \LCD_RW~I .oe_power_up = "low";
defparam \LCD_RW~I .oe_register_mode = "none";
defparam \LCD_RW~I .oe_sync_reset = "none";
defparam \LCD_RW~I .operation_mode = "output";
defparam \LCD_RW~I .output_async_reset = "none";
defparam \LCD_RW~I .output_power_up = "low";
defparam \LCD_RW~I .output_register_mode = "none";
defparam \LCD_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_EN~I (
	.datain(\MyLCD|u0|LCD_EN~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .input_async_reset = "none";
defparam \LCD_EN~I .input_power_up = "low";
defparam \LCD_EN~I .input_register_mode = "none";
defparam \LCD_EN~I .input_sync_reset = "none";
defparam \LCD_EN~I .oe_async_reset = "none";
defparam \LCD_EN~I .oe_power_up = "low";
defparam \LCD_EN~I .oe_register_mode = "none";
defparam \LCD_EN~I .oe_sync_reset = "none";
defparam \LCD_EN~I .operation_mode = "output";
defparam \LCD_EN~I .output_async_reset = "none";
defparam \LCD_EN~I .output_power_up = "low";
defparam \LCD_EN~I .output_register_mode = "none";
defparam \LCD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RS~I (
	.datain(\MyLCD|mLCD_RS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .input_async_reset = "none";
defparam \LCD_RS~I .input_power_up = "low";
defparam \LCD_RS~I .input_register_mode = "none";
defparam \LCD_RS~I .input_sync_reset = "none";
defparam \LCD_RS~I .oe_async_reset = "none";
defparam \LCD_RS~I .oe_power_up = "low";
defparam \LCD_RS~I .oe_register_mode = "none";
defparam \LCD_RS~I .oe_sync_reset = "none";
defparam \LCD_RS~I .operation_mode = "output";
defparam \LCD_RS~I .output_async_reset = "none";
defparam \LCD_RS~I .output_power_up = "low";
defparam \LCD_RS~I .output_register_mode = "none";
defparam \LCD_RS~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
