#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec 15 14:43:56 2018
# Process ID: 832
# Current directory: C:/I_felev/UKDA/ultrahangos_tavolsagmero
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4928 C:\I_felev\UKDA\ultrahangos_tavolsagmero\ultrahangos_tavolsagmero.xpr
# Log file: C:/I_felev/UKDA/ultrahangos_tavolsagmero/vivado.log
# Journal file: C:/I_felev/UKDA/ultrahangos_tavolsagmero\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 741.352 ; gain = 137.020
update_compile_order -fileset sources_1
esynth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: konvolucios_modul
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:13 ; elapsed = 02:02:27 . Memory (MB): peak = 808.957 ; gain = 601.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'konvolucios_modul' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:52]
	Parameter RSZ bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net SUMOUT in module/entity konvolucios_modul does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'konvolucios_modul' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:52]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[6]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[5]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[4]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[3]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[2]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[1]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[0]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESET
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESUM
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:14 ; elapsed = 02:02:28 . Memory (MB): peak = 846.102 ; gain = 638.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:14 ; elapsed = 02:02:29 . Memory (MB): peak = 846.102 ; gain = 638.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:34 ; elapsed = 02:02:42 . Memory (MB): peak = 1129.730 ; gain = 922.309
6 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1129.730 ; gain = 354.660
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:10 ; elapsed = 02:15:26 . Memory (MB): peak = 1173.773 ; gain = 966.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'konvolucios_modul' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:52]
	Parameter RSZ bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net SUMOUT in module/entity konvolucios_modul does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'konvolucios_modul' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:52]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[6]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[5]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[4]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[3]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[2]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[1]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[0]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESET
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESUM
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:11 ; elapsed = 02:15:27 . Memory (MB): peak = 1173.773 ; gain = 966.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:11 ; elapsed = 02:15:27 . Memory (MB): peak = 1173.773 ; gain = 966.352
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.844 ; gain = 43.070
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:26 ; elapsed = 21:12:50 . Memory (MB): peak = 1216.844 ; gain = 1009.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'konvolucios_modul' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:52]
	Parameter RSZ bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:157]
WARNING: [Synth 8-3848] Net SUMOUT in module/entity konvolucios_modul does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'konvolucios_modul' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:52]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[6]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[5]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[4]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[3]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[2]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[1]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port SUMOUT[0]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESET
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESUM
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:27 ; elapsed = 21:12:51 . Memory (MB): peak = 1216.844 ; gain = 1009.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:27 ; elapsed = 21:12:51 . Memory (MB): peak = 1216.844 ; gain = 1009.422
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.391 ; gain = 18.547
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:53 ; elapsed = 21:44:41 . Memory (MB): peak = 1235.391 ; gain = 1027.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:48]
WARNING: [Synth 8-614] signal 'N' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'jelgenerator' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:54 ; elapsed = 21:44:42 . Memory (MB): peak = 1235.391 ; gain = 1027.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:54 ; elapsed = 21:44:43 . Memory (MB): peak = 1235.391 ; gain = 1027.969
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.398 ; gain = 25.008
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property top konvolucios_modul [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:18 ; elapsed = 26:43:46 . Memory (MB): peak = 1261.449 ; gain = 1054.027
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:188]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:18 ; elapsed = 26:43:47 . Memory (MB): peak = 1261.449 ; gain = 1054.027
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:26 ; elapsed = 26:45:31 . Memory (MB): peak = 1261.449 ; gain = 1054.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'konvolucios_modul' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:53]
	Parameter RSZ bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
WARNING: [Synth 8-614] signal 's2' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'konvolucios_modul' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:53]
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port CESUM
WARNING: [Synth 8-3331] design konvolucios_modul has unconnected port S
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:27 ; elapsed = 26:45:32 . Memory (MB): peak = 1261.449 ; gain = 1054.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:27 ; elapsed = 26:45:32 . Memory (MB): peak = 1261.449 ; gain = 1054.027
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.391 ; gain = 22.941
set_property top jelgenerator [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_jelgenerator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_jelgenerator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jelgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_jelgenerator
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto aa02f9614f3947559fe140ef568c18e8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot szimulacio_jelgenerator_behav xil_defaultlib.szimulacio_jelgenerator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.jelgenerator [jelgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.szimulacio_jelgenerator
Built simulation snapshot szimulacio_jelgenerator_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xsim.dir/szimulacio_jelgenerator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 16 20:27:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "szimulacio_jelgenerator_behav -key {Behavioral:sim_1:Functional:szimulacio_jelgenerator} -tclbatch {szimulacio_jelgenerator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source szimulacio_jelgenerator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'szimulacio_jelgenerator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 16 20:28:36 2018...
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd" into library xil_defaultlib [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd" into library xil_defaultlib [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd:1]
[Sun Dec 16 20:29:34 2018] Launched synth_1...
Run output will be captured here: C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.runs/synth_1/runme.log
launch_runs impl_1
[Sun Dec 16 20:33:40 2018] Launched impl_1...
Run output will be captured here: C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1284.391 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1284.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_jelgenerator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_jelgenerator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jelgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_jelgenerator
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto aa02f9614f3947559fe140ef568c18e8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot szimulacio_jelgenerator_behav xil_defaultlib.szimulacio_jelgenerator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.jelgenerator [jelgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.szimulacio_jelgenerator
Built simulation snapshot szimulacio_jelgenerator_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xsim.dir/szimulacio_jelgenerator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 16 20:36:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "szimulacio_jelgenerator_behav -key {Behavioral:sim_1:Functional:szimulacio_jelgenerator} -tclbatch {szimulacio_jelgenerator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source szimulacio_jelgenerator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'szimulacio_jelgenerator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 20:47:05 2018...
