0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ArithLogicUnit.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/CSR.sv,,OTTER_ALU,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/CSR.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/CU_Decoder.sv,,CSR,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/CU_Decoder.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ControlUnit.sv,,OTTER_CU_Decoder,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ControlUnit.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/Mult4to1.sv,,OTTER_CU_FSM,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/Mult4to1.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/OTTER_CPU.sv,,Mult2to1;Mult4to1;Mult5to1;Mult6to1,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/OTTER_CPU.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ProgCount.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/OTTER_Wrapper.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ProgCount.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ProgCount.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/bram_dualport.sv,,ProgCount,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/bram_dualport.sv,1696300273,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/registerFile.sv,,OTTER_mem_byte;OTTER_mem_dualport,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/clk_2n_div_test_v1_01.v,1695929826,verilog,,,,clk_2n_div_test,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/peripherals/BCD.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/CSR.sv,,BCD,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/peripherals/CathodeDriver.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/ControlUnit.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/peripherals/SevSegDisp.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/bram_dualport.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/peripherals/debounce_one_shot.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/registerFile.sv,,debounce_one_shot,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/registerFile.sv,1695929826,systemVerilog,,C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/sim_1/imports/OTTER -multicycle - variable-latency-memory_v2/simTemplate.sv,,OTTER_registerFile,,uvm,,,,,,
C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/OTTER-multicyle-1-cycle-memory/risc-v-otter.srcs/sim_1/imports/OTTER -multicycle - variable-latency-memory_v2/simTemplate.sv,1696300966,systemVerilog,,,,simTemplate,,uvm,,,,,,
