/*
 * stm32f103x6.h
 *
 *  Created on: Oct 11, 2022
 *      Author: Haytham
 */

#ifndef INC_STM32F103X6_H_
#define INC_STM32F103X6_H_

/////////////////////////////////
//Includes
/////////////////////////////////

#include "stdlib.h"
#include "stdint.h"


/////////////////////////////////
//Base Adresses of memory
/////////////////////////////////
#define FLASH_Memory_BASE						0X08000000UL
#define System_Memory_BASE						0x1FFFF000UL
#define SRAM_Memory_BASE						0x20000000UL

#define Peripherals_BASE 						0x40000000UL
#define Cortex_M3_Internal_Peripherals_BASE 	0xE0000000UL



/////////////////////////////////
//Base Addresses of AHB Peripherals
/////////////////////////////////

//RCC
#define RCC_BASE								(Peripherals_BASE+0x00021000UL)


//


/////////////////////////////////
//Base Addresses of APB1 Peripherals
/////////////////////////////////




/////////////////////////////////
//Base Addresses of APB2 Peripherals
/////////////////////////////////

//GPIO
//A,B fully Included in LQFP48 Package
#define GPIOA_BASE								(Peripherals_BASE+0x00010800UL)
#define GPIOB_BASE								(Peripherals_BASE+0x00010C00UL)

//C,D partially Included in LQFP48 Package
#define GPIOC_BASE								(Peripherals_BASE+0x00011000UL)
#define GPIOD_BASE								(Peripherals_BASE+0x00011400UL)

//E not Included in LQFP48 Package
#define GPIOE_BASE								(Peripherals_BASE+0x00011800UL)


//EXTI
#define EXTI_BASE								(Peripherals_BASE+0x00010400UL)

//AFIO
#define GPIOD_BASE								(Peripherals_BASE+0x00010000UL)



//=================================================================
//-*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*
//peripherals registers
//-*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*

//GPIO
typedef struct
{
	volatile uint32_t CRL ;
	volatile uint32_t CRH ;
	volatile uint32_t IDR ;
	volatile uint32_t ODR ;
	volatile uint32_t BSRR ;
	volatile uint32_t BRR ;
	volatile uint32_t LCKR;

} GPIO_TypeDef;

//RCC

typedef struct
{
	volatile uint32_t CR ;
	volatile uint32_t CFGR ;
	volatile uint32_t CIR ;
	volatile uint32_t APB2RSTR ;
	volatile uint32_t APB1RSTR ;
	volatile uint32_t AHBENR ;
	volatile uint32_t APB2ENR ;
	volatile uint32_t APB1ENR ;
	volatile uint32_t BDCR ;
	volatile uint32_t CSR ;


} RCC_TypeDef;

//EXTI

typedef struct
{
	volatile uint32_t IMR ;
	volatile uint32_t EMR ;
	volatile uint32_t RSTR ;
	volatile uint32_t FTSR ;
	volatile uint32_t SWIER ;
	volatile uint32_t PR ;

} EXTI_TypeDef;


//AFIO

typedef struct
{
	volatile uint32_t EVCR ;
	volatile uint32_t MAPR;
	volatile uint32_t EXTICR1;
	volatile uint32_t EXTICR2;
	volatile uint32_t EXTICR3;
	volatile uint32_t EXTICR4;
	volatile uint32_t RESERVED0;
	volatile uint32_t MAPR2;


} AFIO_TypeDef;

//=================================================================
//-*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*
//peripherals instants
//-*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*

#define GPIOA 			((GPIO_TypeDef *)GPIOA_BASE)
#define GPIOB 			((GPIO_TypeDef *)GPIOB_BASE)
#define GPIOC 			((GPIO_TypeDef *)GPIOC_BASE)
#define GPIOD 			((GPIO_TypeDef *)GPIOD_BASE)
#define GPIOE 			((GPIO_TypeDef *)GPIOE_BASE)

#define RCC 			(RCC_TypeDef *)RCC_BASE)

#define EXTI			((EXTI_TypeDef *)EXTI_BASE)

#define AFIO			((AFIO_TypeDef *)AFIO)


//=================================================================
//-*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*
//Clock enable macros
//-*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*^_*^*^_*^_*
//#define RCC_GPIOA_CLK_EN() (RCC->)


#endif /* INC_STM32F103X6_H_ */
