{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712970815645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712970815645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 08:13:34 2024 " "Processing started: Sat Apr 13 08:13:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712970815645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970815645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970815645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712970815874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712970815874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeffs " "Found entity 1: coeffs" {  } { { "coeffs.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/coeffs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821681 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "count FIR_filter.v(16) " "Verilog HDL error at FIR_filter.v(16): object count declared in a list of port declarations cannot be redeclared within the module body" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 16 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1712970821684 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "calculated FIR_filter.v(17) " "Verilog HDL error at FIR_filter.v(17): object calculated declared in a list of port declarations cannot be redeclared within the module body" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 17 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1712970821684 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FIR_filter FIR_filter.v(1) " "Ignored design unit \"FIR_filter\" at FIR_filter.v(1) due to previous errors" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1712970821685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 0 0 " "Found 0 design units, including 0 entities, in source file fir_filter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821686 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_tb " "Found entity 2: multiplier_tb" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Found entity 1: Equalizer" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tb " "Found entity 1: mac_tb" {  } { { "mac_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter_tb " "Found entity 1: FIR_filter_tb" {  } { { "FIR_filter_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712970821690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712970821716 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 13 08:13:41 2024 " "Processing ended: Sat Apr 13 08:13:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712970821716 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712970821716 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712970821716 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970821716 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712970822285 ""}
