<html lang="en">
<head>
<title>S12Z-Syntax - Using as</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using as">
<meta name="generator" content="makeinfo 4.13">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="S12Z_002dDependent.html#S12Z_002dDependent" title="S12Z-Dependent">
<link rel="prev" href="S12Z_002dOpts.html#S12Z_002dOpts" title="S12Z-Opts">
<link rel="next" href="S12Z_002dDirectives.html#S12Z_002dDirectives" title="S12Z-Directives">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
This file documents the GNU Assembler "as".

Copyright (C) 1991-2019 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled ``GNU Free Documentation License''.

-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<a name="S12Z-Syntax"></a>
<a name="S12Z_002dSyntax"></a>
<p>
Next:&nbsp;<a rel="next" accesskey="n" href="S12Z_002dDirectives.html#S12Z_002dDirectives">S12Z-Directives</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="S12Z_002dOpts.html#S12Z_002dOpts">S12Z-Opts</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="S12Z_002dDependent.html#S12Z_002dDependent">S12Z-Dependent</a>
<hr>
</div>

<h4 class="subsection">9.23.2 Syntax</h4>

<p><a name="index-S12Z-syntax-1496"></a><a name="index-syntax_002c-S12Z-1497"></a>
In the S12Z syntax, the instruction name comes first and it may
be followed by one or by several operands. 
In most cases the maximum number of operands is three. 
Some instructions accept and (in certain situations require) a suffix
indicating the size of the operand. 
The suffix is separated from the instruction name by a period (&lsquo;<samp><span class="samp">.</span></samp>&rsquo;)
and may be one of &lsquo;<samp><span class="samp">b</span></samp>&rsquo;, &lsquo;<samp><span class="samp">w</span></samp>&rsquo;, &lsquo;<samp><span class="samp">p</span></samp>&rsquo; or &lsquo;<samp><span class="samp">l</span></samp>&rsquo; indicating
`byte' (a single byte), `word' (2 bytes), `pointer' (3 bytes) or `long' (4 bytes)
respectively. 
Operands are separated by a comma (&lsquo;<samp><span class="samp">,</span></samp>&rsquo;). 
A comma however does not act as a separator if it appears within parentheses
(&lsquo;<samp><span class="samp">()</span></samp>&rsquo;) or within square brackets (&lsquo;<samp><span class="samp">[]</span></samp>&rsquo;). 
<code>as</code> will complain if too many, too few or inappropriate operands
are specified for a given instruction. 
The MRI mode is not supported for this architecture. 
Example:

<pre class="smallexample">     	bset.b  0xA98, #5
     	mov.b   #6, 0x2409
     	ld      d0, #4
     	mov.l   (d0, x), 0x2409
     	inc     d0
     	cmp     d0, #12
     	blt     *-4
     	lea     x, 0x2409
     	st      y,  (1, x)
</pre>
   <p><a name="index-line-comment-character_002c-S12Z-1498"></a><a name="index-S12Z-line-comment-character-1499"></a>The presence of a &lsquo;<samp><span class="samp">;</span></samp>&rsquo; character anywhere
on a line indicates the start of a comment that extends to the end of
that line.

   <p>A &lsquo;<samp><span class="samp">*</span></samp>&rsquo; or a &lsquo;<samp><span class="samp">#</span></samp>&rsquo; character at the start of a line also
introduces a line comment, but these characters do not work elsewhere
on the line.  If the first character of the line is a &lsquo;<samp><span class="samp">#</span></samp>&rsquo; then as
well as starting a comment, the line could also be logical line number
directive (see <a href="Comments.html#Comments">Comments</a>) or a preprocessor control command
(see <a href="Preprocessing.html#Preprocessing">Preprocessing</a>).

   <p><a name="index-line-separator_002c-S12Z-1500"></a><a name="index-statement-separator_002c-S12Z-1501"></a><a name="index-S12Z-line-separator-1502"></a>The S12Z assembler does not currently support a line separator
character.

   <p><a name="index-S12Z-addressing-modes-1503"></a><a name="index-addressing-modes_002c-S12Z-1504"></a>The following addressing modes are understood for the S12Z.
     <dl>
<dt><dfn>Immediate</dfn><dd>&lsquo;<samp><span class="samp">#</span><var>number</var></samp>&rsquo;

     <br><dt><dfn>Immediate Bit Field</dfn><dd>&lsquo;<samp><span class="samp">#</span><var>width</var><span class="samp">:</span><var>offset</var></samp>&rsquo;

     <p>Bit field instructions in the immediate mode require the width and offset to
be specified. 
The <var>width</var> pararmeter specifies the number of bits in the field. 
It should be a number in the range [1,32]. 
<var>Offset</var> determines the position within the field where the operation
should start. 
It should be a number in the range [0,31].

     <br><dt><dfn>Relative</dfn><dd>&lsquo;<samp><span class="samp">*</span><var>symbol</var></samp>&rsquo;, or &lsquo;<samp><span class="samp">*[+-]</span><var>digits</var></samp>&rsquo;

     <p>Program counter relative addresses have a width of 15 bits. 
Thus, they must be within the range [-32768, 32767].

     <br><dt><dfn>Register</dfn><dd>&lsquo;<samp><var>reg</var></samp>&rsquo;

     <p>Some instructions accept a register as an operand. 
In general, <var>reg</var> may be a data register (&lsquo;<samp><span class="samp">D0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">D1</span></samp>&rsquo; <small class="dots">...</small>
&lsquo;<samp><span class="samp">D7</span></samp>&rsquo;), the <var>X</var> register or the <var>Y</var> register.

     <p>A few instructions accept as an argument the stack pointer
register (&lsquo;<samp><span class="samp">S</span></samp>&rsquo;), and/or the program counter (&lsquo;<samp><span class="samp">P</span></samp>&rsquo;).

     <p>Some very special instructions accept arguments which refer to the
condition code register.  For these arguments the  syntax is
&lsquo;<samp><span class="samp">CCR</span></samp>&rsquo;, &lsquo;<samp><span class="samp">CCH</span></samp>&rsquo; or &lsquo;<samp><span class="samp">CCL</span></samp>&rsquo; which refer to the complete condition code register, the condition code register high byte and the condition code register low byte respectively.

     <br><dt><dfn>Absolute Direct</dfn><dd>&lsquo;<samp><var>symbol</var></samp>&rsquo;, or &lsquo;<samp><var>digits</var></samp>&rsquo;

     <br><dt><dfn>Absolute Indirect</dfn><dd>&lsquo;<samp><span class="samp">[</span><var>symbol</var></samp>&rsquo;, or &lsquo;<samp><var>digits</var><span class="samp">]</span></samp>&rsquo;

     <br><dt><dfn>Constant Offset Indexed</dfn><dd>&lsquo;<samp><span class="samp">(</span><var>number</var><span class="samp">,</span><var>reg</var><span class="samp">)</span></samp>&rsquo;

     <p><var>Reg</var> may be either &lsquo;<samp><span class="samp">X</span></samp>&rsquo;, &lsquo;<samp><span class="samp">Y</span></samp>&rsquo;, &lsquo;<samp><span class="samp">S</span></samp>&rsquo; or
&lsquo;<samp><span class="samp">P</span></samp>&rsquo; or one of the data registers &lsquo;<samp><span class="samp">D0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">D1</span></samp>&rsquo; <small class="dots">...</small>
&lsquo;<samp><span class="samp">D7</span></samp>&rsquo;. 
If any of the registers &lsquo;<samp><span class="samp">D2</span></samp>&rsquo; <small class="dots">...</small> &lsquo;<samp><span class="samp">D5</span></samp>&rsquo; are specified, then the
register value is treated as a signed value. 
Otherwise it is treated as unsigned. 
<var>Number</var> may be any integer in the range [-8388608,8388607].

     <br><dt><dfn>Offset Indexed Indirect</dfn><dd>&lsquo;<samp><span class="samp">[</span><var>number</var><span class="samp">,</span><var>reg</var><span class="samp">]</span></samp>&rsquo;

     <p><var>Reg</var> may be either &lsquo;<samp><span class="samp">X</span></samp>&rsquo;, &lsquo;<samp><span class="samp">Y</span></samp>&rsquo;, &lsquo;<samp><span class="samp">S</span></samp>&rsquo; or
&lsquo;<samp><span class="samp">P</span></samp>&rsquo;. 
<var>Number</var> may be any integer in the range [-8388608,8388607].

     <br><dt><dfn>Auto Pre-Increment/Pre-Decrement/Post-Increment/Post-Decrement</dfn><dd>&lsquo;<samp><span class="samp">-</span><var>reg</var></samp>&rsquo;,
&lsquo;<samp><span class="samp">+</span><var>reg</var></samp>&rsquo;,
&lsquo;<samp><var>reg</var><span class="samp">-</span></samp>&rsquo; or
&lsquo;<samp><var>reg</var><span class="samp">+</span></samp>&rsquo;

     <p>This addressing mode is typically used to access a value at an address,
and simultaneously to increment/decrement the register pointing to that
address. 
Thus <var>reg</var> may be any of the 24 bit registers &lsquo;<samp><span class="samp">X</span></samp>&rsquo;, &lsquo;<samp><span class="samp">Y</span></samp>&rsquo;, or
&lsquo;<samp><span class="samp">S</span></samp>&rsquo;. 
Pre-increment and post-decrement are not available for
register &lsquo;<samp><span class="samp">S</span></samp>&rsquo; (only post-increment and pre-decrement are available).

     <br><dt><dfn>Register Offset Direct</dfn><dd>&lsquo;<samp><span class="samp">(</span><var>data-reg</var><span class="samp">,</span><var>reg</var><span class="samp">)</span></samp>&rsquo;

     <p><var>Reg</var> can be either &lsquo;<samp><span class="samp">X</span></samp>&rsquo;, &lsquo;<samp><span class="samp">Y</span></samp>&rsquo;, or &lsquo;<samp><span class="samp">S</span></samp>&rsquo;. 
<var>Data-reg</var>
must be one of the data registers &lsquo;<samp><span class="samp">D0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">D1</span></samp>&rsquo; <small class="dots">...</small> &lsquo;<samp><span class="samp">D7</span></samp>&rsquo;. 
If any of the registers &lsquo;<samp><span class="samp">D2</span></samp>&rsquo; <small class="dots">...</small> &lsquo;<samp><span class="samp">D5</span></samp>&rsquo; are specified, then
the register value is treated as a signed value. 
Otherwise it is treated as unsigned.

     <br><dt><dfn>Register Offset Indirect</dfn><dd>&lsquo;<samp><span class="samp">[</span><var>data-reg</var><span class="samp">,</span><var>reg</var><span class="samp">]</span></samp>&rsquo;

     <p><var>Reg</var> can be either &lsquo;<samp><span class="samp">X</span></samp>&rsquo; or &lsquo;<samp><span class="samp">Y</span></samp>&rsquo;. 
<var>Data-reg</var>
must be one of the data registers &lsquo;<samp><span class="samp">D0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">D1</span></samp>&rsquo; <small class="dots">...</small> &lsquo;<samp><span class="samp">D7</span></samp>&rsquo;. 
If any of the registers &lsquo;<samp><span class="samp">D2</span></samp>&rsquo; <small class="dots">...</small> &lsquo;<samp><span class="samp">D5</span></samp>&rsquo; are specified, then
the register value is treated as a signed value. 
Otherwise it is treated as unsigned.

   </dl>

   <p>For example:

<pre class="smallexample">     	trap    #197
     	bra     *+49
     	bra     .L0
     	jmp     0xFE0034
     	jmp     [0xFD0012]
     	inc.b   (4,x)
     	dec.w   [4,y]
     	clr.p   (-s)
     	neg.l   (d0, s)
     	com.b   [d1, x]
     	jsr     (45, d0)
     	psh     cch
</pre>
   </body></html>

