Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\rama_\OneDrive\Documents\Dossier RAMA\Polytech Clermont-Ferrand\GE5A\Semestre 9\ESN11\lab3\celik_lab3_sys.qsys" --block-symbol-file --output-directory="C:\Users\rama_\OneDrive\Documents\Dossier RAMA\Polytech Clermont-Ferrand\GE5A\Semestre 9\ESN11\lab3\celik_lab3_sys" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab3/celik_lab3_sys.qsys
Progress: Reading input file
Progress: Adding KEY [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY
Progress: Adding RAM0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM0
Progress: Adding SEG1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG1
Progress: Adding SEG2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG2
Progress: Adding SEG3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG3
Progress: Adding SEG4 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG4
Progress: Adding SEG5 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG5
Progress: Adding SEG6 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG6
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: celik_lab3_sys.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: celik_lab3_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\rama_\OneDrive\Documents\Dossier RAMA\Polytech Clermont-Ferrand\GE5A\Semestre 9\ESN11\lab3\celik_lab3_sys.qsys" --synthesis=VHDL --output-directory="C:\Users\rama_\OneDrive\Documents\Dossier RAMA\Polytech Clermont-Ferrand\GE5A\Semestre 9\ESN11\lab3\celik_lab3_sys\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab3/celik_lab3_sys.qsys
Progress: Reading input file
Progress: Adding KEY [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY
Progress: Adding RAM0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM0
Progress: Adding SEG1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG1
Progress: Adding SEG2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG2
Progress: Adding SEG3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG3
Progress: Adding SEG4 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG4
Progress: Adding SEG5 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG5
Progress: Adding SEG6 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG6
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: celik_lab3_sys.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: celik_lab3_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: celik_lab3_sys: Generating celik_lab3_sys "celik_lab3_sys" for QUARTUS_SYNTH
Info: KEY: Starting RTL generation for module 'celik_lab3_sys_KEY'
Info: KEY:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=celik_lab3_sys_KEY --dir=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0002_KEY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0002_KEY_gen//celik_lab3_sys_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'celik_lab3_sys_KEY'
Info: KEY: "celik_lab3_sys" instantiated altera_avalon_pio "KEY"
Info: RAM0: Starting RTL generation for module 'celik_lab3_sys_RAM0'
Info: RAM0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=celik_lab3_sys_RAM0 --dir=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0003_RAM0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0003_RAM0_gen//celik_lab3_sys_RAM0_component_configuration.pl  --do_build_sim=0  ]
Info: RAM0: Done RTL generation for module 'celik_lab3_sys_RAM0'
Info: RAM0: "celik_lab3_sys" instantiated altera_avalon_onchip_memory2 "RAM0"
Info: SEG1: Starting RTL generation for module 'celik_lab3_sys_SEG1'
Info: SEG1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=celik_lab3_sys_SEG1 --dir=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0004_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0004_SEG1_gen//celik_lab3_sys_SEG1_component_configuration.pl  --do_build_sim=0  ]
Info: SEG1: Done RTL generation for module 'celik_lab3_sys_SEG1'
Info: SEG1: "celik_lab3_sys" instantiated altera_avalon_pio "SEG1"
Info: jtag_uart_0: Starting RTL generation for module 'celik_lab3_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=celik_lab3_sys_jtag_uart_0 --dir=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0005_jtag_uart_0_gen//celik_lab3_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'celik_lab3_sys_jtag_uart_0'
Info: jtag_uart_0: "celik_lab3_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "celik_lab3_sys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: opencores_i2c_0: "celik_lab3_sys" instantiated opencores_i2c "opencores_i2c_0"
Info: timer_0: Starting RTL generation for module 'celik_lab3_sys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=celik_lab3_sys_timer_0 --dir=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0007_timer_0_gen//celik_lab3_sys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'celik_lab3_sys_timer_0'
Info: timer_0: "celik_lab3_sys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "celik_lab3_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "celik_lab3_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "celik_lab3_sys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'celik_lab3_sys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=celik_lab3_sys_nios2_gen2_0_cpu --dir=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/rama_/AppData/Local/Temp/alt9746_2043997211673927221.dir/0010_cpu_gen//celik_lab3_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.01.24 11:03:57 (*) Starting Nios II generation
Info: cpu: # 2024.01.24 11:03:57 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.24 11:03:58 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.01.24 11:03:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.01.24 11:03:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.01.24 11:03:58 (*)   Plaintext license not found.
Info: cpu: # 2024.01.24 11:03:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.24 11:03:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.24 11:03:58 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.24 11:03:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.24 11:03:58 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.24 11:03:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'celik_lab3_sys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab3/celik_lab3_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab3/celik_lab3_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab3/celik_lab3_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: celik_lab3_sys: Done "celik_lab3_sys" with 30 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
