

================================================================
== Vivado HLS Report for 'bgsub_Block_proc'
================================================================
* Date:           Fri Jan 12 01:07:13 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_gmm_new_180110
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1214042|  4362846|  1214042|  4362846|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+---------------+-----------+-----------+--------+----------+
        |                                     |      Latency      |   Iteration   |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |    Latency    |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+---------------+-----------+-----------+--------+----------+
        |- Loop 1                             |   307200|   307200|              1|          -|          -|  307200|    no    |
        |- Loop 2                             |  1214040|  4055640| 20234 ~ 67594 |          -|          -|      60|    no    |
        | + memcpy..frame_in                  |      321|      321|              3|          1|          1|     320|    yes   |
        | + memcpy.part_bgmodel.bgmodel       |     2561|     2561|              3|          1|          1|    2560|    yes   |
        | + memcpy..frame_in                  |      321|      321|              3|          1|          1|     320|    yes   |
        | + memcpy.part2_bgmodel.bgmodel      |     2561|     2561|              3|          1|          1|    2560|    yes   |
        | + memcpy.bgmodel.part_bgmodel.gep   |     2561|     2561|              3|          1|          1|    2560|    yes   |
        | + memcpy.frame_out.                 |      321|      321|              3|          1|          1|     320|    yes   |
        | + memcpy.bgmodel.part2_bgmodel.gep  |     2561|     2561|              3|          1|          1|    2560|    yes   |
        | + memcpy.frame_out.                 |      321|      321|              3|          1|          1|     320|    yes   |
        +-------------------------------------+---------+---------+---------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 84
* Pipeline: 8
  Pipeline-0: II = 1, D = 3, States = { 15 16 17 }
  Pipeline-1: II = 1, D = 3, States = { 26 27 28 }
  Pipeline-2: II = 1, D = 3, States = { 37 38 39 }
  Pipeline-3: II = 1, D = 3, States = { 48 49 50 }
  Pipeline-4: II = 1, D = 3, States = { 53 54 55 }
  Pipeline-5: II = 1, D = 3, States = { 61 62 63 }
  Pipeline-6: II = 1, D = 3, States = { 69 70 71 }
  Pipeline-7: II = 1, D = 3, States = { 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	6  / (!init_read)
	2  / (init_read)
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_53)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	18  / (exitcond1)
	16  / (!exitcond1)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	29  / (exitcond4)
	27  / (!exitcond4)
27 --> 
	28  / true
28 --> 
	26  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	40  / (exitcond5)
	38  / (!exitcond5)
38 --> 
	39  / true
39 --> 
	37  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	51  / (exitcond6)
	49  / (!exitcond6)
49 --> 
	50  / true
50 --> 
	48  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	56  / (exitcond7)
	54  / (!exitcond7)
54 --> 
	55  / true
55 --> 
	53  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	64  / (exitcond8)
	62  / (!exitcond8)
62 --> 
	63  / true
63 --> 
	61  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	72  / (exitcond9)
	70  / (!exitcond9)
70 --> 
	71  / true
71 --> 
	69  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	80  / (exitcond2)
	78  / (!exitcond2)
78 --> 
	79  / true
79 --> 
	77  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	7  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: frame_in_read [1/1] 0.00ns
newFuncRoot:0  %frame_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_in)

ST_1: frame_out2_read [1/1] 0.00ns
newFuncRoot:1  %frame_out2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_out2)

ST_1: bgmodel1_read [1/1] 0.00ns
newFuncRoot:2  %bgmodel1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bgmodel1)

ST_1: init_read [1/1] 0.00ns
newFuncRoot:3  %init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)

ST_1: tmp_111_cast [1/1] 0.00ns
newFuncRoot:4  %tmp_111_cast = sext i32 %frame_in_read to i33

ST_1: tmp_112_cast [1/1] 0.00ns
newFuncRoot:5  %tmp_112_cast = sext i32 %frame_out2_read to i33

ST_1: tmp_111 [1/1] 0.00ns
newFuncRoot:6  %tmp_111 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bgmodel1_read, i32 2, i32 31)

ST_1: tmp_113_cast [1/1] 0.00ns
newFuncRoot:7  %tmp_113_cast = zext i30 %tmp_111 to i31

ST_1: stg_93 [1/1] 0.00ns
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_94 [1/1] 0.00ns
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_95 [1/1] 0.00ns
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(float* %bgmodel, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 614400, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: part_bgmodel [1/1] 0.00ns
newFuncRoot:11  %part_bgmodel = alloca [2560 x float], align 16

ST_1: part_frame_in [1/1] 0.00ns
newFuncRoot:12  %part_frame_in = alloca [320 x i8], align 16

ST_1: part_frame_out [1/1] 0.00ns
newFuncRoot:13  %part_frame_out = alloca [320 x i1], align 1

ST_1: part2_bgmodel [1/1] 0.00ns
newFuncRoot:14  %part2_bgmodel = alloca [2560 x float], align 16

ST_1: part2_frame_in [1/1] 0.00ns
newFuncRoot:15  %part2_frame_in = alloca [320 x i8], align 16

ST_1: part2_frame_out [1/1] 0.00ns
newFuncRoot:16  %part2_frame_out = alloca [320 x i1], align 1

ST_1: stg_102 [1/1] 1.57ns
newFuncRoot:17  br i1 %init_read, label %.preheader.preheader, label %.loopexit

ST_1: tmp_112 [1/1] 0.00ns
.preheader.preheader:0  %tmp_112 = zext i30 %tmp_111 to i64

ST_1: bgmodel_addr [1/1] 0.00ns
.preheader.preheader:1  %bgmodel_addr = getelementptr float* %bgmodel, i64 %tmp_112

ST_1: p_wr_req [1/1] 8.75ns
.preheader.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr, i32 307200)

ST_1: stg_106 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 2>: 8.75ns
ST_2: p [1/1] 0.00ns
.preheader:0  %p = phi i19 [ %p_1, %0 ], [ 0, %.preheader.preheader ]

ST_2: exitcond [1/1] 2.33ns
.preheader:1  %exitcond = icmp eq i19 %p, -217088

ST_2: stg_109 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 307200, i64 307200, i64 307200)

ST_2: p_1 [1/1] 2.08ns
.preheader:3  %p_1 = add i19 %p, 1

ST_2: stg_111 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %0

ST_2: stg_112 [1/1] 8.75ns
:0  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr, float 0.000000e+00, i4 -1)

ST_2: stg_113 [1/1] 0.00ns
:1  br label %.preheader

ST_2: p_wr_resp [5/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 3>: 8.75ns
ST_3: p_wr_resp [4/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 4>: 8.75ns
ST_4: p_wr_resp [3/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 5>: 8.75ns
ST_5: p_wr_resp [2/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 6>: 8.75ns
ST_6: p_wr_resp [1/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

ST_6: stg_119 [1/1] 1.57ns
.loopexit.loopexit:1  br label %.loopexit

ST_6: learningRate [1/1] 0.00ns
.loopexit:0  %learningRate = phi float [ 0.000000e+00, %newFuncRoot ], [ 1.000000e+00, %.loopexit.loopexit ]

ST_6: stg_121 [1/1] 1.57ns
.loopexit:1  br label %1


 <State 7>: 4.40ns
ST_7: part [1/1] 0.00ns
:0  %part = phi i7 [ 0, %.loopexit ], [ %part_1, %burst.wr.end83 ]

ST_7: tmp_53 [1/1] 1.97ns
:1  %tmp_53 = icmp ult i7 %part, -8

ST_7: stg_124 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)

ST_7: stg_125 [1/1] 0.00ns
:3  br i1 %tmp_53, label %2, label %.exitStub

ST_7: p_shl [1/1] 0.00ns
:1  %p_shl = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %part, i8 0)

ST_7: p_shl_cast [1/1] 0.00ns
:2  %p_shl_cast = zext i15 %p_shl to i16

ST_7: p_shl2 [1/1] 0.00ns
:3  %p_shl2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %part, i6 0)

ST_7: p_shl2_cast [1/1] 0.00ns
:4  %p_shl2_cast = zext i13 %p_shl2 to i16

ST_7: tmp_54 [1/1] 1.96ns
:5  %tmp_54 = add i16 %p_shl_cast, %p_shl2_cast

ST_7: tmp_113 [1/1] 0.00ns
:6  %tmp_113 = zext i16 %tmp_54 to i33

ST_7: tmp_114 [1/1] 2.44ns
:7  %tmp_114 = add i33 %tmp_111_cast, %tmp_113

ST_7: tmp_115 [1/1] 0.00ns
:8  %tmp_115 = sext i33 %tmp_114 to i64

ST_7: frame_out_addr [1/1] 0.00ns
:9  %frame_out_addr = getelementptr i8* %frame_out, i64 %tmp_115

ST_7: stg_135 [1/1] 0.00ns
.exitStub:0  ret void


 <State 8>: 8.75ns
ST_8: p_rd_req [7/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)


 <State 9>: 8.75ns
ST_9: p_rd_req [6/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)


 <State 10>: 8.75ns
ST_10: p_rd_req [5/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)


 <State 11>: 8.75ns
ST_11: p_rd_req [4/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)


 <State 12>: 8.75ns
ST_12: p_rd_req [3/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)


 <State 13>: 8.75ns
ST_13: p_rd_req [2/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)


 <State 14>: 8.75ns
ST_14: tmp [1/1] 0.00ns
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1810) nounwind

ST_14: p_rd_req [1/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

ST_14: stg_144 [1/1] 1.57ns
:11  br label %burst.rd.header


 <State 15>: 2.03ns
ST_15: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i9 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

ST_15: exitcond1 [1/1] 2.03ns
burst.rd.header:1  %exitcond1 = icmp eq i9 %indvar, -192

ST_15: stg_147 [1/1] 0.00ns
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_15: indvar_next [1/1] 1.84ns
burst.rd.header:3  %indvar_next = add i9 %indvar, 1

ST_15: stg_149 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 16>: 8.75ns
ST_16: frame_out_addr_read [1/1] 8.75ns
burst.rd.body:3  %frame_out_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr)


 <State 17>: 2.71ns
ST_17: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_17: empty_58 [1/1] 0.00ns
burst.rd.body:1  %empty_58 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_17: empty_59 [1/1] 0.00ns
burst.rd.body:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_17: tmp_57 [1/1] 0.00ns
burst.rd.body:4  %tmp_57 = zext i9 %indvar to i64

ST_17: part_frame_in_addr [1/1] 0.00ns
burst.rd.body:5  %part_frame_in_addr = getelementptr [320 x i8]* %part_frame_in, i64 0, i64 %tmp_57

ST_17: stg_156 [1/1] 2.71ns
burst.rd.body:6  store i8 %frame_out_addr_read, i8* %part_frame_in_addr, align 1

ST_17: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_17: stg_158 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 18>: 4.52ns
ST_18: p_shl3 [1/1] 0.00ns
burst.rd.end:0  %p_shl3 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %part, i11 0)

ST_18: p_shl3_cast [1/1] 0.00ns
burst.rd.end:1  %p_shl3_cast = zext i18 %p_shl3 to i19

ST_18: p_shl4 [1/1] 0.00ns
burst.rd.end:2  %p_shl4 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %part, i9 0)

ST_18: p_shl4_cast [1/1] 0.00ns
burst.rd.end:3  %p_shl4_cast = zext i16 %p_shl4 to i19

ST_18: tmp_55 [1/1] 2.08ns
burst.rd.end:4  %tmp_55 = add i19 %p_shl3_cast, %p_shl4_cast

ST_18: tmp_116 [1/1] 0.00ns
burst.rd.end:5  %tmp_116 = zext i19 %tmp_55 to i31

ST_18: tmp_117 [1/1] 2.44ns
burst.rd.end:6  %tmp_117 = add i31 %tmp_113_cast, %tmp_116


 <State 19>: 8.75ns
ST_19: tmp_118 [1/1] 0.00ns
burst.rd.end:7  %tmp_118 = zext i31 %tmp_117 to i64

ST_19: bgmodel_addr_17 [1/1] 0.00ns
burst.rd.end:8  %bgmodel_addr_17 = getelementptr float* %bgmodel, i64 %tmp_118

ST_19: p_rd_req110 [7/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)


 <State 20>: 8.75ns
ST_20: p_rd_req110 [6/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)


 <State 21>: 8.75ns
ST_21: p_rd_req110 [5/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)


 <State 22>: 8.75ns
ST_22: p_rd_req110 [4/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)


 <State 23>: 8.75ns
ST_23: p_rd_req110 [3/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)


 <State 24>: 8.75ns
ST_24: p_rd_req110 [2/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)


 <State 25>: 8.75ns
ST_25: p_rd_req110 [1/7] 8.75ns
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

ST_25: stg_175 [1/1] 1.57ns
burst.rd.end:10  br label %burst.rd.header7


 <State 26>: 2.14ns
ST_26: indvar9 [1/1] 0.00ns
burst.rd.header7:0  %indvar9 = phi i12 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body8 ]

ST_26: exitcond4 [1/1] 2.14ns
burst.rd.header7:1  %exitcond4 = icmp eq i12 %indvar9, -1536

ST_26: stg_178 [1/1] 0.00ns
burst.rd.header7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

ST_26: indvar_next1 [1/1] 1.84ns
burst.rd.header7:3  %indvar_next1 = add i12 %indvar9, 1

ST_26: stg_180 [1/1] 0.00ns
burst.rd.header7:4  br i1 %exitcond4, label %burst.rd.end6, label %burst.rd.body8


 <State 27>: 8.75ns
ST_27: bgmodel_addr_17_read [1/1] 8.75ns
burst.rd.body8:3  %bgmodel_addr_17_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_17)


 <State 28>: 2.71ns
ST_28: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body8:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_28: empty_60 [1/1] 0.00ns
burst.rd.body8:1  %empty_60 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_28: empty_61 [1/1] 0.00ns
burst.rd.body8:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_part_bgmodel_OC_bgmo) nounwind

ST_28: tmp_61 [1/1] 0.00ns
burst.rd.body8:4  %tmp_61 = zext i12 %indvar9 to i64

ST_28: part_bgmodel_addr [1/1] 0.00ns
burst.rd.body8:5  %part_bgmodel_addr = getelementptr [2560 x float]* %part_bgmodel, i64 0, i64 %tmp_61

ST_28: stg_187 [1/1] 2.71ns
burst.rd.body8:6  store float %bgmodel_addr_17_read, float* %part_bgmodel_addr, align 4

ST_28: burstread_rend16 [1/1] 0.00ns
burst.rd.body8:7  %burstread_rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

ST_28: stg_189 [1/1] 0.00ns
burst.rd.body8:8  br label %burst.rd.header7


 <State 29>: 4.40ns
ST_29: tmp_58 [1/1] 0.00ns
burst.rd.end6:0  %tmp_58 = or i7 %part, 1

ST_29: p_shl5 [1/1] 0.00ns
burst.rd.end6:1  %p_shl5 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %tmp_58, i8 0)

ST_29: p_shl5_cast [1/1] 0.00ns
burst.rd.end6:2  %p_shl5_cast = zext i15 %p_shl5 to i16

ST_29: p_shl6 [1/1] 0.00ns
burst.rd.end6:3  %p_shl6 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_58, i6 0)

ST_29: p_shl6_cast [1/1] 0.00ns
burst.rd.end6:4  %p_shl6_cast = zext i13 %p_shl6 to i16

ST_29: tmp_59 [1/1] 1.96ns
burst.rd.end6:5  %tmp_59 = add i16 %p_shl5_cast, %p_shl6_cast

ST_29: tmp_119 [1/1] 0.00ns
burst.rd.end6:6  %tmp_119 = zext i16 %tmp_59 to i33

ST_29: tmp_120 [1/1] 2.44ns
burst.rd.end6:7  %tmp_120 = add i33 %tmp_111_cast, %tmp_119

ST_29: tmp_121 [1/1] 0.00ns
burst.rd.end6:8  %tmp_121 = sext i33 %tmp_120 to i64

ST_29: frame_out_addr_2 [1/1] 0.00ns
burst.rd.end6:9  %frame_out_addr_2 = getelementptr i8* %frame_out, i64 %tmp_121


 <State 30>: 8.75ns
ST_30: p_rd_req111 [7/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)


 <State 31>: 8.75ns
ST_31: p_rd_req111 [6/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)


 <State 32>: 8.75ns
ST_32: p_rd_req111 [5/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)


 <State 33>: 8.75ns
ST_33: p_rd_req111 [4/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)


 <State 34>: 8.75ns
ST_34: p_rd_req111 [3/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)


 <State 35>: 8.75ns
ST_35: p_rd_req111 [2/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)


 <State 36>: 8.75ns
ST_36: p_rd_req111 [1/7] 8.75ns
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

ST_36: stg_207 [1/1] 1.57ns
burst.rd.end6:11  br label %burst.rd.header19


 <State 37>: 2.03ns
ST_37: indvar1 [1/1] 0.00ns
burst.rd.header19:0  %indvar1 = phi i9 [ 0, %burst.rd.end6 ], [ %indvar_next2, %burst.rd.body20 ]

ST_37: exitcond5 [1/1] 2.03ns
burst.rd.header19:1  %exitcond5 = icmp eq i9 %indvar1, -192

ST_37: stg_210 [1/1] 0.00ns
burst.rd.header19:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_37: indvar_next2 [1/1] 1.84ns
burst.rd.header19:3  %indvar_next2 = add i9 %indvar1, 1

ST_37: stg_212 [1/1] 0.00ns
burst.rd.header19:4  br i1 %exitcond5, label %burst.rd.end18, label %burst.rd.body20


 <State 38>: 8.75ns
ST_38: frame_out_addr_2_read [1/1] 8.75ns
burst.rd.body20:3  %frame_out_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr_2)


 <State 39>: 2.71ns
ST_39: burstread_rbegin2 [1/1] 0.00ns
burst.rd.body20:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_39: empty_62 [1/1] 0.00ns
burst.rd.body20:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

ST_39: empty_63 [1/1] 0.00ns
burst.rd.body20:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_39: tmp_64 [1/1] 0.00ns
burst.rd.body20:4  %tmp_64 = zext i9 %indvar1 to i64

ST_39: part2_frame_in_addr [1/1] 0.00ns
burst.rd.body20:5  %part2_frame_in_addr = getelementptr [320 x i8]* %part2_frame_in, i64 0, i64 %tmp_64

ST_39: stg_219 [1/1] 2.71ns
burst.rd.body20:6  store i8 %frame_out_addr_2_read, i8* %part2_frame_in_addr, align 1

ST_39: burstread_rend31 [1/1] 0.00ns
burst.rd.body20:7  %burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind

ST_39: stg_221 [1/1] 0.00ns
burst.rd.body20:8  br label %burst.rd.header19


 <State 40>: 4.52ns
ST_40: p_shl7 [1/1] 0.00ns
burst.rd.end18:0  %p_shl7 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %tmp_58, i11 0)

ST_40: p_shl7_cast [1/1] 0.00ns
burst.rd.end18:1  %p_shl7_cast = zext i18 %p_shl7 to i19

ST_40: p_shl8 [1/1] 0.00ns
burst.rd.end18:2  %p_shl8 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %tmp_58, i9 0)

ST_40: p_shl8_cast [1/1] 0.00ns
burst.rd.end18:3  %p_shl8_cast = zext i16 %p_shl8 to i19

ST_40: tmp_62 [1/1] 2.08ns
burst.rd.end18:4  %tmp_62 = add i19 %p_shl7_cast, %p_shl8_cast

ST_40: tmp_122 [1/1] 0.00ns
burst.rd.end18:5  %tmp_122 = zext i19 %tmp_62 to i31

ST_40: tmp_123 [1/1] 2.44ns
burst.rd.end18:6  %tmp_123 = add i31 %tmp_113_cast, %tmp_122


 <State 41>: 8.75ns
ST_41: tmp_124 [1/1] 0.00ns
burst.rd.end18:7  %tmp_124 = zext i31 %tmp_123 to i64

ST_41: bgmodel_addr_18 [1/1] 0.00ns
burst.rd.end18:8  %bgmodel_addr_18 = getelementptr float* %bgmodel, i64 %tmp_124

ST_41: p_rd_req112 [7/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)


 <State 42>: 8.75ns
ST_42: p_rd_req112 [6/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)


 <State 43>: 8.75ns
ST_43: p_rd_req112 [5/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)


 <State 44>: 8.75ns
ST_44: p_rd_req112 [4/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)


 <State 45>: 8.75ns
ST_45: p_rd_req112 [3/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)


 <State 46>: 8.75ns
ST_46: p_rd_req112 [2/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)


 <State 47>: 8.75ns
ST_47: p_rd_req112 [1/7] 8.75ns
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

ST_47: stg_238 [1/1] 1.57ns
burst.rd.end18:10  br label %burst.rd.header34


 <State 48>: 2.14ns
ST_48: indvar2 [1/1] 0.00ns
burst.rd.header34:0  %indvar2 = phi i12 [ 0, %burst.rd.end18 ], [ %indvar_next3, %burst.rd.body35 ]

ST_48: exitcond6 [1/1] 2.14ns
burst.rd.header34:1  %exitcond6 = icmp eq i12 %indvar2, -1536

ST_48: stg_241 [1/1] 0.00ns
burst.rd.header34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

ST_48: indvar_next3 [1/1] 1.84ns
burst.rd.header34:3  %indvar_next3 = add i12 %indvar2, 1

ST_48: stg_243 [1/1] 0.00ns
burst.rd.header34:4  br i1 %exitcond6, label %burst.rd.end33, label %burst.rd.body35


 <State 49>: 8.75ns
ST_49: bgmodel_addr_18_read [1/1] 8.75ns
burst.rd.body35:3  %bgmodel_addr_18_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_18)


 <State 50>: 2.71ns
ST_50: burstread_rbegin3 [1/1] 0.00ns
burst.rd.body35:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_50: empty_64 [1/1] 0.00ns
burst.rd.body35:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

ST_50: empty_65 [1/1] 0.00ns
burst.rd.body35:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_part2_bgmodel_OC_bgm) nounwind

ST_50: tmp_67 [1/1] 0.00ns
burst.rd.body35:4  %tmp_67 = zext i12 %indvar2 to i64

ST_50: part2_bgmodel_addr [1/1] 0.00ns
burst.rd.body35:5  %part2_bgmodel_addr = getelementptr [2560 x float]* %part2_bgmodel, i64 0, i64 %tmp_67

ST_50: stg_250 [1/1] 2.71ns
burst.rd.body35:6  store float %bgmodel_addr_18_read, float* %part2_bgmodel_addr, align 4

ST_50: burstread_rend45 [1/1] 0.00ns
burst.rd.body35:7  %burstread_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin3) nounwind

ST_50: stg_252 [1/1] 0.00ns
burst.rd.body35:8  br label %burst.rd.header34


 <State 51>: 1.04ns
ST_51: stg_253 [2/2] 1.04ns
burst.rd.end33:1  call fastcc void @bgsub_process([320 x i8]* %part_frame_in, [320 x i1]* %part_frame_out, [2560 x float]* %part_bgmodel, float %learningRate) nounwind

ST_51: stg_254 [2/2] 1.04ns
burst.rd.end33:2  call fastcc void @bgsub_process([320 x i8]* %part2_frame_in, [320 x i1]* %part2_frame_out, [2560 x float]* %part2_bgmodel, float %learningRate) nounwind


 <State 52>: 8.75ns
ST_52: empty_57 [1/1] 0.00ns
burst.rd.end33:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1810, i32 %tmp) nounwind

ST_52: stg_256 [1/2] 0.00ns
burst.rd.end33:1  call fastcc void @bgsub_process([320 x i8]* %part_frame_in, [320 x i1]* %part_frame_out, [2560 x float]* %part_bgmodel, float %learningRate) nounwind

ST_52: stg_257 [1/2] 0.00ns
burst.rd.end33:2  call fastcc void @bgsub_process([320 x i8]* %part2_frame_in, [320 x i1]* %part2_frame_out, [2560 x float]* %part2_bgmodel, float %learningRate) nounwind

ST_52: tmp_65 [1/1] 0.00ns
burst.rd.end33:3  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1812) nounwind

ST_52: p_wr_req113 [1/1] 8.75ns
burst.rd.end33:4  %p_wr_req113 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

ST_52: stg_260 [1/1] 1.57ns
burst.rd.end33:5  br label %burst.wr.header


 <State 53>: 3.51ns
ST_53: indvar3 [1/1] 0.00ns
burst.wr.header:0  %indvar3 = phi i12 [ 0, %burst.rd.end33 ], [ %indvar_next4, %burst.wr.body ]

ST_53: exitcond7 [1/1] 2.14ns
burst.wr.header:1  %exitcond7 = icmp eq i12 %indvar3, -1536

ST_53: stg_263 [1/1] 0.00ns
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

ST_53: indvar_next4 [1/1] 1.84ns
burst.wr.header:3  %indvar_next4 = add i12 %indvar3, 1

ST_53: stg_265 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond7, label %burst.wr.header57.preheader, label %burst.wr.body

ST_53: tmp_68 [1/1] 0.00ns
burst.wr.body:3  %tmp_68 = zext i12 %indvar3 to i64

ST_53: part_bgmodel_addr_1 [1/1] 0.00ns
burst.wr.body:4  %part_bgmodel_addr_1 = getelementptr [2560 x float]* %part_bgmodel, i64 0, i64 %tmp_68

ST_53: part_bgmodel_load [2/2] 2.71ns
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4


 <State 54>: 2.71ns
ST_54: part_bgmodel_load [1/2] 2.71ns
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4


 <State 55>: 8.75ns
ST_55: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_55: empty_66 [1/1] 0.00ns
burst.wr.body:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind

ST_55: empty_67 [1/1] 0.00ns
burst.wr.body:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_bgmodel_OC_part_bgmo) nounwind

ST_55: stg_273 [1/1] 8.75ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_17, float %part_bgmodel_load, i4 -1)

ST_55: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_55: stg_275 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 56>: 8.75ns
ST_56: p_wr_resp114 [5/5] 8.75ns
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

ST_56: tmp_125 [1/1] 2.44ns
burst.wr.header57.preheader:1  %tmp_125 = add i33 %tmp_113, %tmp_112_cast

ST_56: tmp_126 [1/1] 0.00ns
burst.wr.header57.preheader:2  %tmp_126 = sext i33 %tmp_125 to i64

ST_56: frame_out_addr_3 [1/1] 0.00ns
burst.wr.header57.preheader:3  %frame_out_addr_3 = getelementptr i8* %frame_out, i64 %tmp_126


 <State 57>: 8.75ns
ST_57: p_wr_resp114 [4/5] 8.75ns
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)


 <State 58>: 8.75ns
ST_58: p_wr_resp114 [3/5] 8.75ns
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)


 <State 59>: 8.75ns
ST_59: p_wr_resp114 [2/5] 8.75ns
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)


 <State 60>: 8.75ns
ST_60: p_wr_resp114 [1/5] 8.75ns
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

ST_60: p_wr_req108 [1/1] 8.75ns
burst.wr.header57.preheader:4  %p_wr_req108 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_3, i32 320)

ST_60: stg_285 [1/1] 1.57ns
burst.wr.header57.preheader:5  br label %burst.wr.header57


 <State 61>: 3.40ns
ST_61: indvar4 [1/1] 0.00ns
burst.wr.header57:0  %indvar4 = phi i9 [ %indvar_next5, %burst.wr.body58 ], [ 0, %burst.wr.header57.preheader ]

ST_61: exitcond8 [1/1] 2.03ns
burst.wr.header57:1  %exitcond8 = icmp eq i9 %indvar4, -192

ST_61: stg_288 [1/1] 0.00ns
burst.wr.header57:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_61: indvar_next5 [1/1] 1.84ns
burst.wr.header57:3  %indvar_next5 = add i9 %indvar4, 1

ST_61: stg_290 [1/1] 0.00ns
burst.wr.header57:4  br i1 %exitcond8, label %burst.wr.header70.preheader, label %burst.wr.body58

ST_61: tmp_70 [1/1] 0.00ns
burst.wr.body58:3  %tmp_70 = zext i9 %indvar4 to i64

ST_61: part_frame_out_addr [1/1] 0.00ns
burst.wr.body58:4  %part_frame_out_addr = getelementptr [320 x i1]* %part_frame_out, i64 0, i64 %tmp_70

ST_61: part_frame_out_load [2/2] 2.39ns
burst.wr.body58:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1


 <State 62>: 3.76ns
ST_62: part_frame_out_load [1/2] 2.39ns
burst.wr.body58:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1

ST_62: extLd [1/1] 1.37ns
burst.wr.body58:6  %extLd = select i1 %part_frame_out_load, i8 -1, i8 0


 <State 63>: 8.75ns
ST_63: burstwrite_rbegin1 [1/1] 0.00ns
burst.wr.body58:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_63: empty_55 [1/1] 0.00ns
burst.wr.body58:1  %empty_55 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind

ST_63: empty_56 [1/1] 0.00ns
burst.wr.body58:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_63: stg_299 [1/1] 8.75ns
burst.wr.body58:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_3, i8 %extLd, i1 true)

ST_63: burstwrite_rend67 [1/1] 0.00ns
burst.wr.body58:8  %burstwrite_rend67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind

ST_63: stg_301 [1/1] 0.00ns
burst.wr.body58:9  br label %burst.wr.header57


 <State 64>: 8.75ns
ST_64: p_wr_resp109 [5/5] 8.75ns
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)


 <State 65>: 8.75ns
ST_65: p_wr_resp109 [4/5] 8.75ns
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)


 <State 66>: 8.75ns
ST_66: p_wr_resp109 [3/5] 8.75ns
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)


 <State 67>: 8.75ns
ST_67: p_wr_resp109 [2/5] 8.75ns
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)


 <State 68>: 8.75ns
ST_68: p_wr_resp109 [1/5] 8.75ns
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)

ST_68: p_wr_req106 [1/1] 8.75ns
burst.wr.header70.preheader:1  %p_wr_req106 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

ST_68: stg_308 [1/1] 1.57ns
burst.wr.header70.preheader:2  br label %burst.wr.header70


 <State 69>: 3.51ns
ST_69: indvar5 [1/1] 0.00ns
burst.wr.header70:0  %indvar5 = phi i12 [ %indvar_next6, %burst.wr.body71 ], [ 0, %burst.wr.header70.preheader ]

ST_69: exitcond9 [1/1] 2.14ns
burst.wr.header70:1  %exitcond9 = icmp eq i12 %indvar5, -1536

ST_69: stg_311 [1/1] 0.00ns
burst.wr.header70:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

ST_69: indvar_next6 [1/1] 1.84ns
burst.wr.header70:3  %indvar_next6 = add i12 %indvar5, 1

ST_69: stg_313 [1/1] 0.00ns
burst.wr.header70:4  br i1 %exitcond9, label %burst.wr.header84.preheader, label %burst.wr.body71

ST_69: tmp_72 [1/1] 0.00ns
burst.wr.body71:3  %tmp_72 = zext i12 %indvar5 to i64

ST_69: part2_bgmodel_addr_1 [1/1] 0.00ns
burst.wr.body71:4  %part2_bgmodel_addr_1 = getelementptr [2560 x float]* %part2_bgmodel, i64 0, i64 %tmp_72

ST_69: part2_bgmodel_load [2/2] 2.71ns
burst.wr.body71:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4


 <State 70>: 2.71ns
ST_70: part2_bgmodel_load [1/2] 2.71ns
burst.wr.body71:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4


 <State 71>: 8.75ns
ST_71: burstwrite_rbegin2 [1/1] 0.00ns
burst.wr.body71:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_71: empty_53 [1/1] 0.00ns
burst.wr.body71:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41) nounwind

ST_71: empty_54 [1/1] 0.00ns
burst.wr.body71:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bgmodel_OC_part2_bgm) nounwind

ST_71: stg_321 [1/1] 8.75ns
burst.wr.body71:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_18, float %part2_bgmodel_load, i4 -1)

ST_71: burstwrite_rend81 [1/1] 0.00ns
burst.wr.body71:7  %burstwrite_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind

ST_71: stg_323 [1/1] 0.00ns
burst.wr.body71:8  br label %burst.wr.header70


 <State 72>: 8.75ns
ST_72: p_wr_resp107 [5/5] 8.75ns
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

ST_72: tmp_127 [1/1] 2.44ns
burst.wr.header84.preheader:1  %tmp_127 = add i33 %tmp_119, %tmp_112_cast

ST_72: tmp_128 [1/1] 0.00ns
burst.wr.header84.preheader:2  %tmp_128 = sext i33 %tmp_127 to i64

ST_72: frame_out_addr_4 [1/1] 0.00ns
burst.wr.header84.preheader:3  %frame_out_addr_4 = getelementptr i8* %frame_out, i64 %tmp_128


 <State 73>: 8.75ns
ST_73: p_wr_resp107 [4/5] 8.75ns
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)


 <State 74>: 8.75ns
ST_74: p_wr_resp107 [3/5] 8.75ns
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)


 <State 75>: 8.75ns
ST_75: p_wr_resp107 [2/5] 8.75ns
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)


 <State 76>: 8.75ns
ST_76: p_wr_resp107 [1/5] 8.75ns
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

ST_76: p_wr_req104 [1/1] 8.75ns
burst.wr.header84.preheader:4  %p_wr_req104 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_4, i32 320)

ST_76: stg_333 [1/1] 1.57ns
burst.wr.header84.preheader:5  br label %burst.wr.header84


 <State 77>: 3.40ns
ST_77: indvar6 [1/1] 0.00ns
burst.wr.header84:0  %indvar6 = phi i9 [ %indvar_next7, %burst.wr.body85 ], [ 0, %burst.wr.header84.preheader ]

ST_77: exitcond2 [1/1] 2.03ns
burst.wr.header84:1  %exitcond2 = icmp eq i9 %indvar6, -192

ST_77: stg_336 [1/1] 0.00ns
burst.wr.header84:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_77: indvar_next7 [1/1] 1.84ns
burst.wr.header84:3  %indvar_next7 = add i9 %indvar6, 1

ST_77: stg_338 [1/1] 0.00ns
burst.wr.header84:4  br i1 %exitcond2, label %burst.wr.end83, label %burst.wr.body85

ST_77: tmp_74 [1/1] 0.00ns
burst.wr.body85:3  %tmp_74 = zext i9 %indvar6 to i64

ST_77: part2_frame_out_addr [1/1] 0.00ns
burst.wr.body85:4  %part2_frame_out_addr = getelementptr [320 x i1]* %part2_frame_out, i64 0, i64 %tmp_74

ST_77: part2_frame_out_load [2/2] 2.39ns
burst.wr.body85:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1


 <State 78>: 3.76ns
ST_78: part2_frame_out_load [1/2] 2.39ns
burst.wr.body85:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1

ST_78: extLd1 [1/1] 1.37ns
burst.wr.body85:6  %extLd1 = select i1 %part2_frame_out_load, i8 -1, i8 0


 <State 79>: 8.75ns
ST_79: burstwrite_rbegin3 [1/1] 0.00ns
burst.wr.body85:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_79: empty_51 [1/1] 0.00ns
burst.wr.body85:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind

ST_79: empty_52 [1/1] 0.00ns
burst.wr.body85:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_79: stg_347 [1/1] 8.75ns
burst.wr.body85:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_4, i8 %extLd1, i1 true)

ST_79: burstwrite_rend96 [1/1] 0.00ns
burst.wr.body85:8  %burstwrite_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin3) nounwind

ST_79: stg_349 [1/1] 0.00ns
burst.wr.body85:9  br label %burst.wr.header84


 <State 80>: 8.75ns
ST_80: p_wr_resp105 [5/5] 8.75ns
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

ST_80: part_1 [1/1] 1.72ns
burst.wr.end83:2  %part_1 = add i7 %part, 2


 <State 81>: 8.75ns
ST_81: p_wr_resp105 [4/5] 8.75ns
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 82>: 8.75ns
ST_82: p_wr_resp105 [3/5] 8.75ns
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 83>: 8.75ns
ST_83: p_wr_resp105 [2/5] 8.75ns
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 84>: 8.75ns
ST_84: p_wr_resp105 [1/5] 8.75ns
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

ST_84: empty [1/1] 0.00ns
burst.wr.end83:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1812, i32 %tmp_65) nounwind

ST_84: stg_357 [1/1] 0.00ns
burst.wr.end83:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
