{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.615572",
   "Default View_TopLeft":"-65,305",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2510 -y 350 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2510 -y 380 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 6 -x 2510 -y 820 -defaultsOSRD
preplace port port-id_finish -pg 1 -lvl 6 -x 2510 -y 660 -defaultsOSRD
preplace portBus mem_rst -pg 1 -lvl 6 -x 2510 -y 690 -defaultsOSRD
preplace portBus rtl_rst -pg 1 -lvl 6 -x 2510 -y 410 -defaultsOSRD
preplace inst intelight_mem_0 -pg 1 -lvl 5 -x 2130 -y 970 -defaultsOSRD
preplace inst PS -pg 1 -lvl 4 -x 1420 -y 260 -defaultsOSRD
preplace inst Memory -pg 1 -lvl 5 -x 2130 -y 190 -defaultsOSRD
preplace inst CU_0 -pg 1 -lvl 4 -x 1420 -y 890 -defaultsOSRD
preplace inst AGENT -pg 1 -lvl 2 -x 530 -y 870 -defaultsOSRD
preplace inst EV -pg 1 -lvl 3 -x 990 -y 1330 -defaultsOSRD
preplace inst bram_interface_0 -pg 1 -lvl 4 -x 1420 -y 570 -defaultsOSRD
preplace inst enabler4_32bit_0 -pg 1 -lvl 1 -x 160 -y 540 -defaultsOSRD
preplace netloc AGENT_act 1 2 2 680 600 NJ
preplace netloc CU_0_RD 1 2 3 760 1590 NJ 1590 1580
preplace netloc CU_0_SD 1 0 5 0 1510 NJ 1510 660 1580 NJ 1580 1590
preplace netloc CU_0_act_random 1 1 4 330 1680 NJ 1680 NJ 1680 1620
preplace netloc CU_0_finish 1 3 3 1220 1040 1780 660 NJ
preplace netloc CU_0_sel_act 1 1 4 320 1690 NJ 1690 NJ 1690 1630
preplace netloc EV_curr_reward 1 1 3 360 680 NJ 680 1150
preplace netloc EV_goal_sig 1 3 1 1190 950n
preplace netloc EV_state 1 3 1 1170 580n
preplace netloc PS_active_high_rst 1 1 5 370 1040 660 1040 1200 1050 1750 410 NJ
preplace netloc RAM_Block_q_next_0 1 0 6 20 1050 NJ 1050 NJ 1050 1180J 1240 NJ 1240 2430
preplace netloc RAM_Block_q_next_1 1 0 6 30 1060 NJ 1060 NJ 1060 1160J 1250 NJ 1250 2450
preplace netloc RAM_Block_q_next_2 1 0 6 40 1070 NJ 1070 NJ 1070 NJ 1070 1720J 1260 2440
preplace netloc RAM_Block_q_next_3 1 0 6 10 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 2460
preplace netloc bram_interface_0_rd_addr 1 4 1 1730 240n
preplace netloc bram_interface_0_wr_addr 1 4 1 1600 200n
preplace netloc en_PG_1 1 1 4 380 1610 NJ 1610 NJ 1610 1610
preplace netloc en_QA_1 1 1 4 390 1620 NJ 1620 NJ 1620 1600
preplace netloc intelight_mem_0_alpha 1 1 5 340 10 NJ 10 NJ 10 1810J 400 2290
preplace netloc intelight_mem_0_debit_r0 1 2 4 690 20 NJ 20 1800J 390 2370
preplace netloc intelight_mem_0_debit_r1 1 2 4 700 30 NJ 30 1780J 420 2360
preplace netloc intelight_mem_0_debit_r2 1 2 4 720 40 NJ 40 1770J 430 2350
preplace netloc intelight_mem_0_debit_r3 1 2 4 730 50 NJ 50 1760J 440 2340
preplace netloc intelight_mem_0_delta_t 1 2 4 760 60 NJ 60 1580J 450 2280
preplace netloc intelight_mem_0_gamma 1 1 5 350 70 NJ 70 NJ 70 1710J 460 2270
preplace netloc intelight_mem_0_init_trafic_r0 1 2 4 740 80 NJ 80 1590J 470 2310
preplace netloc intelight_mem_0_init_trafic_r1 1 2 4 750 90 NJ 90 1680J 480 2300
preplace netloc intelight_mem_0_init_trafic_r2 1 2 4 670 1710 NJ 1710 NJ 1710 2420
preplace netloc intelight_mem_0_init_trafic_r3 1 2 4 680 1720 NJ 1720 NJ 1720 2410
preplace netloc intelight_mem_0_limit_level_0 1 2 4 690 1730 NJ 1730 NJ 1730 2400
preplace netloc intelight_mem_0_limit_level_1 1 2 4 700 1630 NJ 1630 NJ 1630 2320
preplace netloc intelight_mem_0_limit_level_2 1 2 4 710 1640 NJ 1640 NJ 1640 2310
preplace netloc intelight_mem_0_max_episode 1 3 3 1240 1270 NJ 1270 2330
preplace netloc intelight_mem_0_max_step 1 3 3 1210 1290 NJ 1290 2380
preplace netloc intelight_mem_0_reward_0 1 2 4 720 1650 NJ 1650 NJ 1650 2300
preplace netloc intelight_mem_0_reward_1 1 2 4 730 1660 NJ 1660 NJ 1660 2290
preplace netloc intelight_mem_0_reward_2 1 2 4 740 1670 NJ 1670 NJ 1670 2280
preplace netloc intelight_mem_0_reward_3 1 2 4 750 1600 1200J 1570 NJ 1570 2270
preplace netloc intelight_mem_0_seed 1 3 3 1250 1280 NJ 1280 2390
preplace netloc intelight_mem_0_start 1 3 3 1230 1060 1810J 700 2470
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 370 690 670 690 1190 110 1650
preplace netloc q_new_1 1 2 3 660J 100 NJ 100 1640
preplace netloc q_next_0_1 1 1 1 310 510n
preplace netloc q_next_1_1 1 1 1 300 530n
preplace netloc q_next_2_1 1 1 1 290 550n
preplace netloc q_next_3_1 1 1 1 280 570n
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 4 2 1790 690 NJ
preplace netloc wea_0_1 1 4 1 N 300
preplace netloc wea_1_1 1 4 1 N 180
preplace netloc wea_2_1 1 4 1 N 260
preplace netloc wea_3_1 1 4 1 N 280
preplace netloc PS_M04_AXI 1 4 1 1640 290n
preplace netloc S_AXI_2_1 1 4 1 1690 100n
preplace netloc S_AXI_3_1 1 4 1 1700 120n
preplace netloc processing_system7_0_DDR 1 4 2 1740J 370 2470J
preplace netloc processing_system7_0_FIXED_IO 1 4 2 1720J 380 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1660 60n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1670 80n
levelinfo -pg 1 -20 160 530 990 1420 2130 2510
pagesize -pg 1 -db -bbox -sgen -20 0 2640 2070
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"3"
}
