Analysis & Elaboration report for VGADEMO
Thu Oct 26 11:21:40 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated
  6. Source assignments for instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated
  7. Source assignments for datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated
  8. Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|vga_control:inst2
  9. Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i
 10. Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|char_engine:inst
 11. Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|color_encoder:inst1
 12. Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: instructionmem:inst|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: datamem:inst1|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Analysis & Elaboration Settings
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Oct 26 11:21:40 2017       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; VGADEMO                                     ;
; Top-level Entity Name         ; VGADEMO                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+------------------------------+------------------+
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |VGADEMO|instructionmem:inst ; instructionmem.v ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |VGADEMO|datamem:inst1       ; datamem.v        ;
+--------+--------------+---------+--------------+--------------+------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|vga_control:inst2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; hres           ; 640   ; Signed Integer                                        ;
; hsync          ; 96    ; Signed Integer                                        ;
; hfront         ; 16    ; Signed Integer                                        ;
; hback          ; 48    ; Signed Integer                                        ;
; htotal         ; 800   ; Signed Integer                                        ;
; vres           ; 480   ; Signed Integer                                        ;
; vsync          ; 2     ; Signed Integer                                        ;
; vfront         ; 10    ; Signed Integer                                        ;
; vback          ; 33    ; Signed Integer                                        ;
; vtotal         ; 525   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                    ;
; pll_type                             ; General                ; String                                                    ;
; pll_subtype                          ; General                ; String                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                            ;
; operation_mode                       ; direct                 ; String                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                            ;
; data_rate                            ; 0                      ; Signed Integer                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                            ;
; output_clock_frequency0              ; 25.125000 MHz          ; String                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                            ;
; clock_name_0                         ;                        ; String                                                    ;
; clock_name_1                         ;                        ; String                                                    ;
; clock_name_2                         ;                        ; String                                                    ;
; clock_name_3                         ;                        ; String                                                    ;
; clock_name_4                         ;                        ; String                                                    ;
; clock_name_5                         ;                        ; String                                                    ;
; clock_name_6                         ;                        ; String                                                    ;
; clock_name_7                         ;                        ; String                                                    ;
; clock_name_8                         ;                        ; String                                                    ;
; clock_name_global_0                  ; false                  ; String                                                    ;
; clock_name_global_1                  ; false                  ; String                                                    ;
; clock_name_global_2                  ; false                  ; String                                                    ;
; clock_name_global_3                  ; false                  ; String                                                    ;
; clock_name_global_4                  ; false                  ; String                                                    ;
; clock_name_global_5                  ; false                  ; String                                                    ;
; clock_name_global_6                  ; false                  ; String                                                    ;
; clock_name_global_7                  ; false                  ; String                                                    ;
; clock_name_global_8                  ; false                  ; String                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                            ;
; pll_slf_rst                          ; false                  ; String                                                    ;
; pll_bw_sel                           ; low                    ; String                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|char_engine:inst ;
+-------------------+--------+--------------------------------------------------+
; Parameter Name    ; Value  ; Type                                             ;
+-------------------+--------+--------------------------------------------------+
; HORI_OFFSET       ; 0      ; Signed Integer                                   ;
; NUM_LABEL_TASKS   ; 17     ; Signed Integer                                   ;
; MAX_STRING_LENGTH ; 20     ; Signed Integer                                   ;
; DEBUG_TRUE        ; 000001 ; Unsigned Binary                                  ;
; DEBUG_FALSE       ; 000000 ; Unsigned Binary                                  ;
+-------------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|color_encoder:inst1 ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; color_0        ; 000000000000 ; Unsigned Binary                                  ;
; color_1        ; 111111111111 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 1                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_1tn2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionmem:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ../ins.mif           ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_ael2      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datamem:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../data.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_h3k2      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 3                                                          ;
; Entity Instance                           ; VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 1                                                          ;
;     -- NUMWORDS_A                         ; 307200                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 8                                                          ;
;     -- NUMWORDS_B                         ; 38400                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; instructionmem:inst|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 64                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 64                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; datamem:inst1|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 64                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 64                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; VGADEMO            ; VGADEMO            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 26 11:21:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/vga_block.bdf
    Info (12023): Found entity 1: VGA_BLOCK
Info (12021): Found 2 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/clock_div/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/Clock_Div/CLK_DIV.VHD Line: 21
    Info (12023): Found entity 1: clk_div File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/Clock_Div/CLK_DIV.VHD Line: 6
Warning (12019): Can't analyze file -- file ../VGA_Components/DE0VGA.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/vram.v
    Info (12023): Found entity 1: vram File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/vgaclk_0002.v
    Info (12023): Found entity 1: vgaclk_0002 File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vgaclk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/vgaclk.v
    Info (12023): Found entity 1: vgaclk File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vgaclk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/vga_control.v
    Info (12023): Found entity 1: vga_control File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vga_control.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/color_encoder.v
    Info (12023): Found entity 1: color_encoder File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/color_encoder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/lab 6/ece473_lab6-pipeline_reg/vga_components/char_engine.v
    Info (12023): Found entity 1: char_engine File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file instructionmem.v
    Info (12023): Found entity 1: instructionmem File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/instructionmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: datamem File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/datamem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vgademo.bdf
    Info (12023): Found entity 1: VGADEMO
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerfile File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/registerfile.v Line: 4
Info (12127): Elaborating entity "VGADEMO" for the top level hierarchy
Info (12128): Elaborating entity "VGA_BLOCK" for hierarchy "VGA_BLOCK:inst4"
Info (12128): Elaborating entity "vga_control" for hierarchy "VGA_BLOCK:inst4|vga_control:inst2"
Warning (10230): Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vga_control.v Line: 63
Info (12128): Elaborating entity "vgaclk" for hierarchy "VGA_BLOCK:inst4|vgaclk:inst4"
Info (12128): Elaborating entity "vgaclk_0002" for hierarchy "VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vgaclk.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vgaclk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vgaclk_0002.v Line: 85
Info (12133): Instantiated megafunction "VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vgaclk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.125000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "char_engine" for hierarchy "VGA_BLOCK:inst4|char_engine:inst"
Warning (10230): Verilog HDL assignment warning at char_engine.v(172): truncated value with size 32 to match size of target (6) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 172
Warning (10230): Verilog HDL assignment warning at char_engine.v(173): truncated value with size 32 to match size of target (6) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 173
Warning (10230): Verilog HDL assignment warning at char_engine.v(174): truncated value with size 32 to match size of target (6) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 174
Warning (10230): Verilog HDL assignment warning at char_engine.v(175): truncated value with size 32 to match size of target (6) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 175
Warning (10230): Verilog HDL assignment warning at char_engine.v(177): truncated value with size 32 to match size of target (5) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 177
Warning (10230): Verilog HDL assignment warning at char_engine.v(178): truncated value with size 32 to match size of target (5) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 178
Warning (10230): Verilog HDL assignment warning at char_engine.v(551): truncated value with size 32 to match size of target (5) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 551
Warning (10230): Verilog HDL assignment warning at char_engine.v(558): truncated value with size 32 to match size of target (5) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 558
Warning (10762): Verilog HDL Case Statement warning at char_engine.v(180): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 180
Warning (10230): Verilog HDL assignment warning at char_engine.v(97): truncated value with size 32 to match size of target (16) File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/char_engine.v Line: 97
Info (12128): Elaborating entity "color_encoder" for hierarchy "VGA_BLOCK:inst4|color_encoder:inst1"
Info (12128): Elaborating entity "vram" for hierarchy "VGA_BLOCK:inst4|vram:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vram.v Line: 98
Info (12130): Elaborated megafunction instantiation "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vram.v Line: 98
Info (12133): Instantiated megafunction "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_Components/vram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "38400"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf
    Info (12023): Found entity 1: altsyncram_1tn2 File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_1tn2.tdf Line: 36
Info (12128): Elaborating entity "altsyncram_1tn2" for hierarchy "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_3na:decode2" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_1tn2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_s2a:rden_decode_a" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_1tn2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_chb:mux4" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_1tn2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_jhb:mux5" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_1tn2.tdf Line: 56
Info (12128): Elaborating entity "instructionmem" for hierarchy "instructionmem:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionmem:inst|altsyncram:altsyncram_component" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/instructionmem.v Line: 100
Info (12130): Elaborated megafunction instantiation "instructionmem:inst|altsyncram:altsyncram_component" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/instructionmem.v Line: 100
Info (12133): Instantiated megafunction "instructionmem:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/instructionmem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../ins.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ael2.tdf
    Info (12023): Found entity 1: altsyncram_ael2 File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_ael2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ael2" for hierarchy "instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datamem:inst1|altsyncram:altsyncram_component" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/datamem.v Line: 100
Info (12130): Elaborated megafunction instantiation "datamem:inst1|altsyncram:altsyncram_component" File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/datamem.v Line: 100
Info (12133): Instantiated megafunction "datamem:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/datamem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h3k2.tdf
    Info (12023): Found entity 1: altsyncram_h3k2 File: C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/db/altsyncram_h3k2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h3k2" for hierarchy "datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:inst5"
Warning (20013): Ignored 24 assignments for entity "DE0_CV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/output_files/VGADEMO.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 763 megabytes
    Info: Processing ended: Thu Oct 26 11:21:40 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Josh Andrews/Desktop/ECE 473/Lab 6/ECE473_LAB6-PIPELINE_REG/VGA_DEMO/output_files/VGADEMO.map.smsg.


