<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>117836661</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5006</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.806</twMinPer></twConstHead><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_28_2 (SLICE_X11Y136.B6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.806</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_2</twDest><twDel>7.715</twDel><twSUTime>0.010</twSUTime><twTotPathDel>7.725</twTotPathDel><twClkSkew dest = "0.554" src = "0.600">0.046</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P0</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/uALU/Res&lt;2&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_2</twBEL></twPathDel><twLogDel>6.663</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>7.725</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.806</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_2</twDest><twDel>7.715</twDel><twSUTime>0.010</twSUTime><twTotPathDel>7.725</twTotPathDel><twClkSkew dest = "0.554" src = "0.600">0.046</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P0</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/uALU/Res&lt;2&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_2</twBEL></twPathDel><twLogDel>6.663</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>7.725</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.806</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_2</twDest><twDel>7.715</twDel><twSUTime>0.010</twSUTime><twTotPathDel>7.725</twTotPathDel><twClkSkew dest = "0.554" src = "0.600">0.046</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P0</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/uALU/Res&lt;2&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_2</twBEL></twPathDel><twLogDel>6.663</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>7.725</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_28_3 (SLICE_X11Y136.D6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.802</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_3</twDest><twDel>7.712</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.721</twTotPathDel><twClkSkew dest = "0.554" src = "0.600">0.046</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P1</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/uALU/Res&lt;3&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_3</twBEL></twPathDel><twLogDel>6.662</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>7.721</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.802</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_3</twDest><twDel>7.712</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.721</twTotPathDel><twClkSkew dest = "0.554" src = "0.600">0.046</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P1</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/uALU/Res&lt;3&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_3</twBEL></twPathDel><twLogDel>6.662</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>7.721</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.802</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_3</twDest><twDel>7.712</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.721</twTotPathDel><twClkSkew dest = "0.554" src = "0.600">0.046</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P1</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/uALU/Res&lt;3&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_3</twBEL></twPathDel><twLogDel>6.662</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>7.721</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_28_7 (SLICE_X8Y141.D6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.795</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_7</twDest><twDel>7.739</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>7.716</twTotPathDel><twClkSkew dest = "0.556" src = "0.600">0.044</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y141.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;7&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_7</twBEL></twPathDel><twLogDel>6.630</twLogDel><twRouteDel>1.086</twRouteDel><twTotDel>7.716</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.795</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_7</twDest><twDel>7.739</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>7.716</twTotPathDel><twClkSkew dest = "0.556" src = "0.600">0.044</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y141.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;7&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_7</twBEL></twPathDel><twLogDel>6.630</twLogDel><twRouteDel>1.086</twRouteDel><twTotDel>7.716</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.795</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_28_7</twDest><twDel>7.739</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>7.716</twTotPathDel><twClkSkew dest = "0.556" src = "0.600">0.044</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_20_9</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;11&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_20_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y54.A9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Core0/EX_OpB[32]_dff_20&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y54.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y55.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y56.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y57.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y57.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y141.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;7&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_28_7</twBEL></twPathDel><twLogDel>6.630</twLogDel><twRouteDel>1.086</twRouteDel><twTotDel>7.716</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y30.ADDRARDADDRL13), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.009</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_14</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.520</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.337</twTotPathDel><twClkSkew dest = "0.802" src = "0.474">-0.328</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_14</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;15&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_14</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y30.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.337</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-24.6</twPctLog><twPctRoute>124.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y30.ADDRARDADDRU13), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.009</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_14</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.520</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.337</twTotPathDel><twClkSkew dest = "0.802" src = "0.474">-0.328</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_14</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;15&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_14</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.ADDRARDADDRU13</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y30.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.337</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-24.6</twPctLog><twPctRoute>124.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y30.ADDRARDADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.015</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_12</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.526</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.802" src = "0.474">-0.328</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_12</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;13&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.ADDRARDADDRL11</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y30.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-24.2</twPctLog><twPctRoute>124.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>226164</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3578</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.697</twMinOff></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_23_12 (SLICE_X41Y173.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>5.697</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_12</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y158.B5</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">5.112</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y158.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;17&gt;</twComp><twBEL>Core0/Mmux_ID_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A6</twSite><twDelType>net</twDelType><twFanCnt>287</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>Core0/ID_I&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_12</twBEL></twPathDel><twLogDel>1.160</twLogDel><twRouteDel>8.253</twRouteDel><twTotDel>9.413</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>4.726</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_12</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">4.244</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_12</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>7.280</twRouteDel><twTotDel>8.442</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>3.574</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_12</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">3.413</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;22&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_12</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>6.128</twRouteDel><twTotDel>7.290</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_23_13 (SLICE_X41Y173.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMaxDelay"><twOff>5.697</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y158.B5</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">5.112</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y158.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;17&gt;</twComp><twBEL>Core0/Mmux_ID_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A6</twSite><twDelType>net</twDelType><twFanCnt>287</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>Core0/ID_I&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_13</twBEL></twPathDel><twLogDel>1.160</twLogDel><twRouteDel>8.253</twRouteDel><twTotDel>9.413</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twOff>4.726</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">4.244</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_13</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>7.280</twRouteDel><twTotDel>8.442</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twOff>3.574</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">3.413</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;22&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_13</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>6.128</twRouteDel><twTotDel>7.290</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_23_14 (SLICE_X41Y173.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twOff>5.697</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y158.B5</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">5.112</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y158.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;17&gt;</twComp><twBEL>Core0/Mmux_ID_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A6</twSite><twDelType>net</twDelType><twFanCnt>287</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>Core0/ID_I&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_14</twBEL></twPathDel><twLogDel>1.160</twLogDel><twRouteDel>8.253</twRouteDel><twTotDel>9.413</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="46"><twUnconstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twOff>4.726</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">4.244</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_14</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>7.280</twRouteDel><twTotDel>8.442</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="48"><twUnconstOffIn anchorID="49" twDataPathType="twDataPathMaxDelay"><twOff>3.574</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_23_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">3.413</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;22&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutB_990</twComp><twBEL>Core0/uRF/WE_PWR_10_o_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.619</twDelInfo><twComp>Core0/uRF/WE_PWR_10_o_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_23&lt;15&gt;</twComp><twBEL>Core0/uRF/RegisterTable_23_14</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>6.128</twRouteDel><twTotDel>7.290</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_23_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.741</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_51_8 (SLICE_X10Y182.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twOff>-2.154</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_51_8</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_51_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_51_8</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.001</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_51_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_51_9 (SLICE_X10Y182.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstOffIn anchorID="53" twDataPathType="twDataPathMinDelay"><twOff>-2.154</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_51_9</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_51_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_51_9</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.001</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_51_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_51_10 (SLICE_X10Y182.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstOffIn anchorID="55" twDataPathType="twDataPathMinDelay"><twOff>-2.154</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_51_10</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_51_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>596</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_51_10</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.001</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_51_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="56" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.479</twMaxOff></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;26&gt; (A12.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>12.479</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_53_2</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.035</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_2</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y149.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_53_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.883</twLogDel><twRouteDel>5.536</twRouteDel><twTotDel>8.419</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>11.969</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_53_0</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.035</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_0</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y149.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_53_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.883</twLogDel><twRouteDel>5.026</twRouteDel><twTotDel>7.909</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>11.910</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_0</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y142.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>3.980</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_0</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.821</twLogDel><twRouteDel>5.084</twRouteDel><twTotDel>7.905</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;30&gt; (A15.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twOff>12.165</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_53_2</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.035</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_2</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y149.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_53_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>5.231</twRouteDel><twTotDel>8.105</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twOff>11.655</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_53_0</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.035</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_0</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y149.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_53_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>4.721</twRouteDel><twTotDel>7.595</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twOff>11.596</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_0</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y142.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>3.980</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_0</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>2.812</twLogDel><twRouteDel>4.779</twRouteDel><twTotDel>7.591</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;28&gt; (B11.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>12.083</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_53_2</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.035</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_2</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y149.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_53_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y159.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_28_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>2.864</twLogDel><twRouteDel>5.159</twRouteDel><twTotDel>8.023</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>11.573</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_53_0</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.035</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_53_0</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y149.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_53_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_53&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y159.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_28_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>2.864</twLogDel><twRouteDel>4.649</twRouteDel><twTotDel>7.513</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twOff>11.514</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_0</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y142.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>3.980</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_0</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y174.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_51&lt;3&gt;</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y159.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_28_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>2.802</twLogDel><twRouteDel>4.707</twRouteDel><twTotDel>7.509</twTotDel><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MemAdd&lt;3&gt; (C18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.411</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_3</twSrc><twDest BELType="PAD">MemAdd&lt;3&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y136.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>1.525</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_3</twSrc><twDest BELType='PAD'>MemAdd&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_3</twBEL></twPathDel><twPathDel><twSite>C18.O</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>C18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemAdd&lt;3&gt;</twComp><twBEL>MemAdd_3_OBUF</twBEL><twBEL>MemAdd&lt;3&gt;</twBEL></twPathDel><twLogDel>1.414</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>1.911</twTotDel><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MemAdd&lt;15&gt; (B19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>3.425</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_15</twSrc><twDest BELType="PAD">MemAdd&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.528</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_15</twSrc><twDest BELType='PAD'>MemAdd&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y141.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;15&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_15</twBEL></twPathDel><twPathDel><twSite>B19.O</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>B19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>MemAdd&lt;15&gt;</twComp><twBEL>MemAdd_15_OBUF</twBEL><twBEL>MemAdd&lt;15&gt;</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>1.922</twTotDel><twPctLog>74.1</twPctLog><twPctRoute>25.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MemAdd&lt;1&gt; (C16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>3.455</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_28_1</twSrc><twDest BELType="PAD">MemAdd&lt;1&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_28_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y142.CLK</twSite><twDelType>net</twDelType><twFanCnt>479</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.528</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_28_1</twSrc><twDest BELType='PAD'>MemAdd&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y142.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_28_1</twBEL></twPathDel><twPathDel><twSite>C16.O</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_28&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>C16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>MemAdd&lt;1&gt;</twComp><twBEL>MemAdd_1_OBUF</twBEL><twBEL>MemAdd&lt;1&gt;</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>0.544</twRouteDel><twTotDel>1.952</twTotDel><twPctLog>72.1</twPctLog><twPctRoute>27.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twSUH2ClkList anchorID="83" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.155</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="84" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "3.538" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "3.455" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "3.618" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "3.411" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "3.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.160" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "3.508" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.184" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "3.480" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "3.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.191" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "3.555" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "3.473" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "3.547" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.264" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "3.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.186" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "3.487" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.166" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "3.475" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "3.511" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.253" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "3.425" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.029" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "3.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "3.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.069" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.433" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "3.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.503" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "3.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.279" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "3.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "3.825" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "3.722" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "3.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "4.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.159" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "3.775" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.951" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "3.728" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.734" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.773" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.392" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "3.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.166" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "3.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "3.889" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "3.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.990" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "3.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "3.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.481" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.842" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.241" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.491" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "4.256" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "4.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.727" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.083" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "4.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.946" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "3.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.165" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "3.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "4.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.874" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "3.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "4.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.230" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "4.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.234" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "4.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.027" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "3.917" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "3.992" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "3.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "3.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "4.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "3.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "3.808" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "3.915" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "3.990" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>7.806</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>118063362</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14800</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>7.806</twMinPer><twFootnote number="1" /><twMaxFreq>128.107</twMaxFreq><twMinInBeforeClk>5.697</twMinInBeforeClk><twMaxOutBeforeClk>12.479</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Apr  1 18:42:31 2016 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 780 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
