// Seed: 2597860933
module module_0 (
    output tri1 id_0
);
  wire id_2, id_3, id_4;
  assign module_2.id_2 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  logic id_3;
  assign {1'h0, id_3, 1} = id_0;
  module_0 modCall_1 (id_1);
  wand id_4;
  assign id_3 = id_4;
  assign id_3 = -1 ? -1'd0 : -1 - ~1'b0 == -1;
  assign id_4 = 1;
  assign id_3 = id_0;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input  uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    output uwire id_3
);
  assign id_3 = (1) - id_0;
  if (-1'b0) assign id_1 = id_2;
  module_0 modCall_1 (id_3);
endmodule
