#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-428-g301e85a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f88d3d02d30 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 2;
 .timescale -9 -12;
v0x7f88d3d1c3d0_0 .var "CLOCK_50", 0 0;
v0x7f88d3d1c4a0_0 .net "inst", 31 0, v0x7f88d3d1b860_0;  1 drivers
v0x7f88d3d1c570_0 .var "rst", 0 0;
S_0x7f88d3d014b0 .scope module, "inst_fetch0" "inst_fetch" 2 21, 3 1 0, S_0x7f88d3d02d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x7f88d3d1bff0_0 .net "clk", 0 0, v0x7f88d3d1c3d0_0;  1 drivers
v0x7f88d3d1c090_0 .net "inst_o", 31 0, v0x7f88d3d1b860_0;  alias, 1 drivers
v0x7f88d3d1c140_0 .net "pc", 5 0, v0x7f88d3d1b0c0_0;  1 drivers
v0x7f88d3d1c230_0 .net "rom_ce", 0 0, v0x7f88d3d00210_0;  1 drivers
v0x7f88d3d1c300_0 .net "rst", 0 0, v0x7f88d3d1c570_0;  1 drivers
S_0x7f88d3d00040 .scope module, "pc_reg0" "pc_reg" 3 8, 4 1 0, S_0x7f88d3d014b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 6 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x7f88d3d00210_0 .var "ce", 0 0;
v0x7f88d3d1b020_0 .net "clk", 0 0, v0x7f88d3d1c3d0_0;  alias, 1 drivers
v0x7f88d3d1b0c0_0 .var "pc", 5 0;
v0x7f88d3d1b180_0 .net "rst", 0 0, v0x7f88d3d1c570_0;  alias, 1 drivers
E_0x7f88d3d092d0 .event posedge, v0x7f88d3d1b020_0;
S_0x7f88d3d1b280 .scope module, "rom0" "rom" 3 11, 5 2 0, S_0x7f88d3d014b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 6 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x7f88d3d1b6e0_0 .net "addr", 5 0, v0x7f88d3d1b0c0_0;  alias, 1 drivers
v0x7f88d3d1b7b0_0 .net "ce", 0 0, v0x7f88d3d00210_0;  alias, 1 drivers
v0x7f88d3d1b860_0 .var "inst", 31 0;
v0x7f88d3d1b910 .array "rom", 0 63, 31 0;
v0x7f88d3d1b910_0 .array/port v0x7f88d3d1b910, 0;
v0x7f88d3d1b910_1 .array/port v0x7f88d3d1b910, 1;
E_0x7f88d3d1b4a0/0 .event edge, v0x7f88d3d00210_0, v0x7f88d3d1b0c0_0, v0x7f88d3d1b910_0, v0x7f88d3d1b910_1;
v0x7f88d3d1b910_2 .array/port v0x7f88d3d1b910, 2;
v0x7f88d3d1b910_3 .array/port v0x7f88d3d1b910, 3;
v0x7f88d3d1b910_4 .array/port v0x7f88d3d1b910, 4;
v0x7f88d3d1b910_5 .array/port v0x7f88d3d1b910, 5;
E_0x7f88d3d1b4a0/1 .event edge, v0x7f88d3d1b910_2, v0x7f88d3d1b910_3, v0x7f88d3d1b910_4, v0x7f88d3d1b910_5;
v0x7f88d3d1b910_6 .array/port v0x7f88d3d1b910, 6;
v0x7f88d3d1b910_7 .array/port v0x7f88d3d1b910, 7;
v0x7f88d3d1b910_8 .array/port v0x7f88d3d1b910, 8;
v0x7f88d3d1b910_9 .array/port v0x7f88d3d1b910, 9;
E_0x7f88d3d1b4a0/2 .event edge, v0x7f88d3d1b910_6, v0x7f88d3d1b910_7, v0x7f88d3d1b910_8, v0x7f88d3d1b910_9;
v0x7f88d3d1b910_10 .array/port v0x7f88d3d1b910, 10;
v0x7f88d3d1b910_11 .array/port v0x7f88d3d1b910, 11;
v0x7f88d3d1b910_12 .array/port v0x7f88d3d1b910, 12;
v0x7f88d3d1b910_13 .array/port v0x7f88d3d1b910, 13;
E_0x7f88d3d1b4a0/3 .event edge, v0x7f88d3d1b910_10, v0x7f88d3d1b910_11, v0x7f88d3d1b910_12, v0x7f88d3d1b910_13;
v0x7f88d3d1b910_14 .array/port v0x7f88d3d1b910, 14;
v0x7f88d3d1b910_15 .array/port v0x7f88d3d1b910, 15;
v0x7f88d3d1b910_16 .array/port v0x7f88d3d1b910, 16;
v0x7f88d3d1b910_17 .array/port v0x7f88d3d1b910, 17;
E_0x7f88d3d1b4a0/4 .event edge, v0x7f88d3d1b910_14, v0x7f88d3d1b910_15, v0x7f88d3d1b910_16, v0x7f88d3d1b910_17;
v0x7f88d3d1b910_18 .array/port v0x7f88d3d1b910, 18;
v0x7f88d3d1b910_19 .array/port v0x7f88d3d1b910, 19;
v0x7f88d3d1b910_20 .array/port v0x7f88d3d1b910, 20;
v0x7f88d3d1b910_21 .array/port v0x7f88d3d1b910, 21;
E_0x7f88d3d1b4a0/5 .event edge, v0x7f88d3d1b910_18, v0x7f88d3d1b910_19, v0x7f88d3d1b910_20, v0x7f88d3d1b910_21;
v0x7f88d3d1b910_22 .array/port v0x7f88d3d1b910, 22;
v0x7f88d3d1b910_23 .array/port v0x7f88d3d1b910, 23;
v0x7f88d3d1b910_24 .array/port v0x7f88d3d1b910, 24;
v0x7f88d3d1b910_25 .array/port v0x7f88d3d1b910, 25;
E_0x7f88d3d1b4a0/6 .event edge, v0x7f88d3d1b910_22, v0x7f88d3d1b910_23, v0x7f88d3d1b910_24, v0x7f88d3d1b910_25;
v0x7f88d3d1b910_26 .array/port v0x7f88d3d1b910, 26;
v0x7f88d3d1b910_27 .array/port v0x7f88d3d1b910, 27;
v0x7f88d3d1b910_28 .array/port v0x7f88d3d1b910, 28;
v0x7f88d3d1b910_29 .array/port v0x7f88d3d1b910, 29;
E_0x7f88d3d1b4a0/7 .event edge, v0x7f88d3d1b910_26, v0x7f88d3d1b910_27, v0x7f88d3d1b910_28, v0x7f88d3d1b910_29;
v0x7f88d3d1b910_30 .array/port v0x7f88d3d1b910, 30;
v0x7f88d3d1b910_31 .array/port v0x7f88d3d1b910, 31;
v0x7f88d3d1b910_32 .array/port v0x7f88d3d1b910, 32;
v0x7f88d3d1b910_33 .array/port v0x7f88d3d1b910, 33;
E_0x7f88d3d1b4a0/8 .event edge, v0x7f88d3d1b910_30, v0x7f88d3d1b910_31, v0x7f88d3d1b910_32, v0x7f88d3d1b910_33;
v0x7f88d3d1b910_34 .array/port v0x7f88d3d1b910, 34;
v0x7f88d3d1b910_35 .array/port v0x7f88d3d1b910, 35;
v0x7f88d3d1b910_36 .array/port v0x7f88d3d1b910, 36;
v0x7f88d3d1b910_37 .array/port v0x7f88d3d1b910, 37;
E_0x7f88d3d1b4a0/9 .event edge, v0x7f88d3d1b910_34, v0x7f88d3d1b910_35, v0x7f88d3d1b910_36, v0x7f88d3d1b910_37;
v0x7f88d3d1b910_38 .array/port v0x7f88d3d1b910, 38;
v0x7f88d3d1b910_39 .array/port v0x7f88d3d1b910, 39;
v0x7f88d3d1b910_40 .array/port v0x7f88d3d1b910, 40;
v0x7f88d3d1b910_41 .array/port v0x7f88d3d1b910, 41;
E_0x7f88d3d1b4a0/10 .event edge, v0x7f88d3d1b910_38, v0x7f88d3d1b910_39, v0x7f88d3d1b910_40, v0x7f88d3d1b910_41;
v0x7f88d3d1b910_42 .array/port v0x7f88d3d1b910, 42;
v0x7f88d3d1b910_43 .array/port v0x7f88d3d1b910, 43;
v0x7f88d3d1b910_44 .array/port v0x7f88d3d1b910, 44;
v0x7f88d3d1b910_45 .array/port v0x7f88d3d1b910, 45;
E_0x7f88d3d1b4a0/11 .event edge, v0x7f88d3d1b910_42, v0x7f88d3d1b910_43, v0x7f88d3d1b910_44, v0x7f88d3d1b910_45;
v0x7f88d3d1b910_46 .array/port v0x7f88d3d1b910, 46;
v0x7f88d3d1b910_47 .array/port v0x7f88d3d1b910, 47;
v0x7f88d3d1b910_48 .array/port v0x7f88d3d1b910, 48;
v0x7f88d3d1b910_49 .array/port v0x7f88d3d1b910, 49;
E_0x7f88d3d1b4a0/12 .event edge, v0x7f88d3d1b910_46, v0x7f88d3d1b910_47, v0x7f88d3d1b910_48, v0x7f88d3d1b910_49;
v0x7f88d3d1b910_50 .array/port v0x7f88d3d1b910, 50;
v0x7f88d3d1b910_51 .array/port v0x7f88d3d1b910, 51;
v0x7f88d3d1b910_52 .array/port v0x7f88d3d1b910, 52;
v0x7f88d3d1b910_53 .array/port v0x7f88d3d1b910, 53;
E_0x7f88d3d1b4a0/13 .event edge, v0x7f88d3d1b910_50, v0x7f88d3d1b910_51, v0x7f88d3d1b910_52, v0x7f88d3d1b910_53;
v0x7f88d3d1b910_54 .array/port v0x7f88d3d1b910, 54;
v0x7f88d3d1b910_55 .array/port v0x7f88d3d1b910, 55;
v0x7f88d3d1b910_56 .array/port v0x7f88d3d1b910, 56;
v0x7f88d3d1b910_57 .array/port v0x7f88d3d1b910, 57;
E_0x7f88d3d1b4a0/14 .event edge, v0x7f88d3d1b910_54, v0x7f88d3d1b910_55, v0x7f88d3d1b910_56, v0x7f88d3d1b910_57;
v0x7f88d3d1b910_58 .array/port v0x7f88d3d1b910, 58;
v0x7f88d3d1b910_59 .array/port v0x7f88d3d1b910, 59;
v0x7f88d3d1b910_60 .array/port v0x7f88d3d1b910, 60;
v0x7f88d3d1b910_61 .array/port v0x7f88d3d1b910, 61;
E_0x7f88d3d1b4a0/15 .event edge, v0x7f88d3d1b910_58, v0x7f88d3d1b910_59, v0x7f88d3d1b910_60, v0x7f88d3d1b910_61;
v0x7f88d3d1b910_62 .array/port v0x7f88d3d1b910, 62;
v0x7f88d3d1b910_63 .array/port v0x7f88d3d1b910, 63;
E_0x7f88d3d1b4a0/16 .event edge, v0x7f88d3d1b910_62, v0x7f88d3d1b910_63;
E_0x7f88d3d1b4a0 .event/or E_0x7f88d3d1b4a0/0, E_0x7f88d3d1b4a0/1, E_0x7f88d3d1b4a0/2, E_0x7f88d3d1b4a0/3, E_0x7f88d3d1b4a0/4, E_0x7f88d3d1b4a0/5, E_0x7f88d3d1b4a0/6, E_0x7f88d3d1b4a0/7, E_0x7f88d3d1b4a0/8, E_0x7f88d3d1b4a0/9, E_0x7f88d3d1b4a0/10, E_0x7f88d3d1b4a0/11, E_0x7f88d3d1b4a0/12, E_0x7f88d3d1b4a0/13, E_0x7f88d3d1b4a0/14, E_0x7f88d3d1b4a0/15, E_0x7f88d3d1b4a0/16;
    .scope S_0x7f88d3d00040;
T_0 ;
    %wait E_0x7f88d3d092d0;
    %load/vec4 v0x7f88d3d1b180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f88d3d00210_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f88d3d00210_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f88d3d00040;
T_1 ;
    %wait E_0x7f88d3d092d0;
    %load/vec4 v0x7f88d3d00210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f88d3d1b0c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f88d3d1b0c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7f88d3d1b0c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f88d3d1b280;
T_2 ;
    %vpi_call 5 8 "$readmemh", "rom.data", v0x7f88d3d1b910 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f88d3d1b280;
T_3 ;
    %wait E_0x7f88d3d1b4a0;
    %load/vec4 v0x7f88d3d1b7b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f88d3d1b860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f88d3d1b6e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7f88d3d1b910, 4;
    %assign/vec4 v0x7f88d3d1b860_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f88d3d02d30;
T_4 ;
    %vpi_call 2 9 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f88d3d1c3d0_0, 0, 1;
T_4.0 ;
    %delay 10000, 0;
    %load/vec4 v0x7f88d3d1c3d0_0;
    %inv;
    %store/vec4 v0x7f88d3d1c3d0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7f88d3d02d30;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f88d3d1c570_0, 0, 1;
    %delay 195000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f88d3d1c570_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 18 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inst_fetch_tb.v";
    "inst_fetch.v";
    "pc_reg.v";
    "rom.v";
