Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Feb 05 00:33:58 2016
| Host         : DESKTOP-3RI855O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file part_2_top_timing_summary_routed.rpt -rpx part_2_top_timing_summary_routed.rpx
| Design       : part_2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[16]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mmcm/count_100K_reg[9]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: mmcm/count_10_reg[0]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: mmcm/count_10_reg[1]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: mmcm/count_10_reg[2]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: mmcm/count_10_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mmcm/count_50M_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.289        0.000                      0                   94        0.139        0.000                      0                   94        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         94.289        0.000                      0                   94        0.249        0.000                      0                   94       49.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       94.294        0.000                      0                   94        0.249        0.000                      0                   94       49.500        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         94.289        0.000                      0                   94        0.139        0.000                      0                   94  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       94.289        0.000                      0                   94        0.139        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.289ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.111    99.005    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.576    mmcm/count_50M_reg[25]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.289    

Slack (MET) :             94.289ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.111    99.005    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.576    mmcm/count_50M_reg[26]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.289    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[21]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[22]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[23]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[17]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[18]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[19]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mmcm/count_10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.625    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  mmcm/count_10_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.286    mmcm/count_10[3]
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.043    -0.243 r  mmcm/count_10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    mmcm/count_10[3]_i_2_n_0
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.866    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.133    -0.492    mmcm/count_10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.338    mmcm/count_50M[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    mmcm/count_50M_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.587    -0.594    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmcm/count_50M_reg[24]/Q
                         net (fo=2, routed)           0.117    -0.336    mmcm/count_50M[24]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  mmcm/count_50M_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    mmcm/count_50M_reg[24]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.856    -0.834    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.489    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.598    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mmcm/count_50M_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.338    mmcm/count_50M[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.839    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    mmcm/count_50M_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.335    mmcm/count_50M[16]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  mmcm/count_50M_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    mmcm/count_50M_reg[16]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.854    -0.836    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.491    mmcm/count_50M_reg[16]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mmcm/count_50M_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.338    mmcm/count_50M[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.840    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105    -0.494    mmcm/count_50M_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.586    -0.595    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmcm/count_50M_reg[20]/Q
                         net (fo=3, routed)           0.120    -0.334    mmcm/count_50M[20]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  mmcm/count_50M_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    mmcm/count_50M_reg[20]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.835    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.490    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mmcm/count_100K_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.310    mmcm/count_100K[15]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  mmcm/count_100K_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.200    mmcm/data0[15]
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.841    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.465    mmcm/count_100K_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.600    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  mmcm/count_100K_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.311    mmcm/count_100K[7]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  mmcm/count_100K_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    mmcm/data0[7]
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.842    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134    -0.466    mmcm/count_100K_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[9]/Q
                         net (fo=3, routed)           0.116    -0.339    mmcm/count_50M[9]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  mmcm/count_50M_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    mmcm/count_50M_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    mmcm/count_50M_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y25     mmcm/count_100K_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y25     mmcm/count_100K_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y25     mmcm/count_100K_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y25     mmcm/count_100K_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y22     mmcm/count_10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y22     mmcm/count_10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y25     mmcm/count_100K_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     mmcm/count_50M_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.294ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.106    99.009    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.580    mmcm/count_50M_reg[25]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.294    

Slack (MET) :             94.294ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.106    99.009    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.580    mmcm/count_50M_reg[26]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.294    

Slack (MET) :             94.408ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[21]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.408    

Slack (MET) :             94.408ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[22]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.408    

Slack (MET) :             94.408ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[23]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.408    

Slack (MET) :             94.408ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.408    

Slack (MET) :             94.556ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[17]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.556    

Slack (MET) :             94.556ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[18]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.556    

Slack (MET) :             94.556ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[19]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.556    

Slack (MET) :             94.556ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.555    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         98.555    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mmcm/count_10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.625    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  mmcm/count_10_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.286    mmcm/count_10[3]
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.043    -0.243 r  mmcm/count_10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    mmcm/count_10[3]_i_2_n_0
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.866    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.133    -0.492    mmcm/count_10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.338    mmcm/count_50M[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    mmcm/count_50M_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.587    -0.594    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmcm/count_50M_reg[24]/Q
                         net (fo=2, routed)           0.117    -0.336    mmcm/count_50M[24]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  mmcm/count_50M_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    mmcm/count_50M_reg[24]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.856    -0.834    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.489    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.598    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mmcm/count_50M_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.338    mmcm/count_50M[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.839    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    mmcm/count_50M_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.335    mmcm/count_50M[16]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  mmcm/count_50M_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    mmcm/count_50M_reg[16]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.854    -0.836    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.491    mmcm/count_50M_reg[16]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mmcm/count_50M_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.338    mmcm/count_50M[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.840    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105    -0.494    mmcm/count_50M_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.586    -0.595    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmcm/count_50M_reg[20]/Q
                         net (fo=3, routed)           0.120    -0.334    mmcm/count_50M[20]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  mmcm/count_50M_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    mmcm/count_50M_reg[20]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.835    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.490    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mmcm/count_100K_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.310    mmcm/count_100K[15]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  mmcm/count_100K_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.200    mmcm/data0[15]
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.841    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.465    mmcm/count_100K_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.600    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  mmcm/count_100K_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.311    mmcm/count_100K[7]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  mmcm/count_100K_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    mmcm/data0[7]
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.842    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134    -0.466    mmcm/count_100K_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[9]/Q
                         net (fo=3, routed)           0.116    -0.339    mmcm/count_50M[9]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  mmcm/count_50M_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    mmcm/count_50M_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    mmcm/count_50M_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y25     mmcm/count_100K_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y25     mmcm/count_100K_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y25     mmcm/count_100K_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y25     mmcm/count_100K_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y26     mmcm/count_100K_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y26     mmcm/count_100K_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     mmcm/count_100K_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y22     mmcm/count_10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y22     mmcm/count_10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y25     mmcm/count_100K_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y24     mmcm/count_100K_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y25     mmcm/count_100K_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     mmcm/count_50M_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.289ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.111    99.005    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.576    mmcm/count_50M_reg[25]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.289    

Slack (MET) :             94.289ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.111    99.005    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.576    mmcm/count_50M_reg[26]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.289    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[21]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[22]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[23]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[17]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[18]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[19]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mmcm/count_10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.625    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  mmcm/count_10_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.286    mmcm/count_10[3]
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.043    -0.243 r  mmcm/count_10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    mmcm/count_10[3]_i_2_n_0
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.866    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.111    -0.515    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.133    -0.382    mmcm/count_10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.338    mmcm/count_50M[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.111    -0.486    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.381    mmcm/count_50M_reg[12]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.587    -0.594    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmcm/count_50M_reg[24]/Q
                         net (fo=2, routed)           0.117    -0.336    mmcm/count_50M[24]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  mmcm/count_50M_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    mmcm/count_50M_reg[24]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.856    -0.834    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.379    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.598    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mmcm/count_50M_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.338    mmcm/count_50M[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.839    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.111    -0.488    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.383    mmcm/count_50M_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.335    mmcm/count_50M[16]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  mmcm/count_50M_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    mmcm/count_50M_reg[16]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.854    -0.836    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.111    -0.486    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.381    mmcm/count_50M_reg[16]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mmcm/count_50M_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.338    mmcm/count_50M[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.840    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.111    -0.489    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105    -0.384    mmcm/count_50M_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.586    -0.595    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmcm/count_50M_reg[20]/Q
                         net (fo=3, routed)           0.120    -0.334    mmcm/count_50M[20]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  mmcm/count_50M_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    mmcm/count_50M_reg[20]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.835    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.111    -0.485    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.380    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mmcm/count_100K_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.310    mmcm/count_100K[15]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  mmcm/count_100K_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.200    mmcm/data0[15]
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.841    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.111    -0.489    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.355    mmcm/count_100K_reg[15]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.600    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  mmcm/count_100K_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.311    mmcm/count_100K[7]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  mmcm/count_100K_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    mmcm/data0[7]
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.842    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.111    -0.490    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134    -0.356    mmcm/count_100K_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[9]/Q
                         net (fo=3, routed)           0.116    -0.339    mmcm/count_50M[9]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  mmcm/count_50M_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    mmcm/count_50M_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.111    -0.486    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.381    mmcm/count_50M_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.289ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[25]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.111    99.005    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.576    mmcm/count_50M_reg[25]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.289    

Slack (MET) :             94.289ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.054ns (20.383%)  route 4.117ns (79.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.666     4.286    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.509    98.514    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
                         clock pessimism              0.602    99.115    
                         clock uncertainty           -0.111    99.005    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    98.576    mmcm/count_50M_reg[26]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 94.289    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[21]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[21]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[22]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[22]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[23]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[23]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.403ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.054ns (20.944%)  route 3.979ns (79.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.527     4.148    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 94.403    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[17]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[17]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[18]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[18]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[19]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[19]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    

Slack (MET) :             94.551ns  (required time - arrival time)
  Source:                 mmcm/count_50M_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.054ns (21.580%)  route 3.830ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.627    -0.885    mmcm/clk_10MHz
    SLICE_X65Y31         FDRE                                         r  mmcm/count_50M_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  mmcm/count_50M_reg[26]/Q
                         net (fo=2, routed)           0.881     0.452    mmcm/count_50M[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.576 r  mmcm/count_50M[26]_i_11/O
                         net (fo=2, routed)           0.960     1.536    mmcm/count_50M[26]_i_11_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     1.682 r  mmcm/count_50M[26]_i_5/O
                         net (fo=1, routed)           0.611     2.293    mmcm/count_50M[26]_i_5_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.328     2.621 r  mmcm/count_50M[26]_i_1/O
                         net (fo=26, routed)          1.379     4.000    mmcm/count_50M[26]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    98.513    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.111    98.980    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    98.551    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 94.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mmcm/count_10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.625    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  mmcm/count_10_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.286    mmcm/count_10[3]
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.043    -0.243 r  mmcm/count_10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    mmcm/count_10[3]_i_2_n_0
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.866    mmcm/clk_10MHz
    SLICE_X54Y22         FDRE                                         r  mmcm/count_10_reg[3]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.111    -0.515    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.133    -0.382    mmcm/count_10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.338    mmcm/count_50M[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[12]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.111    -0.486    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.381    mmcm/count_50M_reg[12]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.587    -0.594    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmcm/count_50M_reg[24]/Q
                         net (fo=2, routed)           0.117    -0.336    mmcm/count_50M[24]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  mmcm/count_50M_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    mmcm/count_50M_reg[24]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.856    -0.834    mmcm/clk_10MHz
    SLICE_X65Y30         FDRE                                         r  mmcm/count_50M_reg[24]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.379    mmcm/count_50M_reg[24]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.598    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mmcm/count_50M_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.338    mmcm/count_50M[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.839    mmcm/clk_10MHz
    SLICE_X65Y26         FDRE                                         r  mmcm/count_50M_reg[8]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.111    -0.488    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.383    mmcm/count_50M_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.335    mmcm/count_50M[16]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  mmcm/count_50M_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    mmcm/count_50M_reg[16]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.854    -0.836    mmcm/clk_10MHz
    SLICE_X65Y28         FDRE                                         r  mmcm/count_50M_reg[16]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.111    -0.486    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.381    mmcm/count_50M_reg[16]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mmcm/count_50M_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.338    mmcm/count_50M[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  mmcm/count_50M_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    mmcm/count_50M_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.840    mmcm/clk_10MHz
    SLICE_X65Y25         FDRE                                         r  mmcm/count_50M_reg[4]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.111    -0.489    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105    -0.384    mmcm/count_50M_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.586    -0.595    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmcm/count_50M_reg[20]/Q
                         net (fo=3, routed)           0.120    -0.334    mmcm/count_50M[20]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  mmcm/count_50M_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    mmcm/count_50M_reg[20]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.835    mmcm/clk_10MHz
    SLICE_X65Y29         FDRE                                         r  mmcm/count_50M_reg[20]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.111    -0.485    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.380    mmcm/count_50M_reg[20]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.599    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mmcm/count_100K_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.310    mmcm/count_100K[15]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  mmcm/count_100K_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.200    mmcm/data0[15]
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.841    mmcm/clk_10MHz
    SLICE_X60Y26         FDRE                                         r  mmcm/count_100K_reg[15]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.111    -0.489    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.355    mmcm/count_100K_reg[15]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mmcm/count_100K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_100K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.600    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  mmcm/count_100K_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.311    mmcm/count_100K[7]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  mmcm/count_100K_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    mmcm/data0[7]
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.842    mmcm/clk_10MHz
    SLICE_X60Y24         FDRE                                         r  mmcm/count_100K_reg[7]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.111    -0.490    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134    -0.356    mmcm/count_100K_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mmcm/count_50M_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmcm/count_50M_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.596    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mmcm/count_50M_reg[9]/Q
                         net (fo=3, routed)           0.116    -0.339    mmcm/count_50M[9]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  mmcm/count_50M_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    mmcm/count_50M_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.837    mmcm/clk_10MHz
    SLICE_X65Y27         FDRE                                         r  mmcm/count_50M_reg[9]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.111    -0.486    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.381    mmcm/count_50M_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.157    





