Analysis & Synthesis report for Xmit
Thu Dec 15 03:45:56 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |xmitTop|out_FSM:output_FSM|my_state
 11. State Machine - |xmitTop|in_FSM:input_FSM|my_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component
 19. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated
 20. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p
 21. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p
 22. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram
 23. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_brp
 24. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_bwp
 25. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 26. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15
 27. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp
 28. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp
 29. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 30. Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18
 31. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component
 32. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated
 33. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p
 34. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p
 35. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram
 36. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp
 37. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp
 38. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 39. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 40. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp
 41. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp
 42. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 43. Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 44. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component
 45. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated
 46. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p
 47. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p
 48. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram
 49. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp
 50. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp
 51. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 52. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 53. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp
 54. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp
 55. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 56. Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 57. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component
 58. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated
 59. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p
 60. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p
 61. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram
 62. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_brp
 63. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_bwp
 64. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 65. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15
 66. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp
 67. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp
 68. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 69. Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18
 70. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component
 71. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated
 72. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p
 73. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p
 74. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram
 75. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp
 76. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp
 77. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 78. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 79. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp
 80. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp
 81. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 82. Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 83. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component
 84. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated
 85. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p
 86. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p
 87. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram
 88. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp
 89. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp
 90. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 91. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 92. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp
 93. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp
 94. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 95. Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 96. Parameter Settings for User Entity Instance: dataFIFO:data_fifo_hi|dcfifo:dcfifo_component
 97. Parameter Settings for User Entity Instance: FIFO_1:start_fifo_hi|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: dataFIFO:data_fifo_lo|dcfifo:dcfifo_component
100. Parameter Settings for User Entity Instance: FIFO_1:start_fifo_lo|dcfifo:dcfifo_component
101. Parameter Settings for User Entity Instance: FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component
102. dcfifo Parameter Settings by Entity Instance
103. Port Connectivity Checks: "FIFO_1:stop_fifo_lo"
104. Port Connectivity Checks: "FIFO_1:start_fifo_lo"
105. Port Connectivity Checks: "dataFIFO:data_fifo_lo"
106. Port Connectivity Checks: "FIFO_1:stop_fifo_hi"
107. Port Connectivity Checks: "FIFO_1:start_fifo_hi"
108. Port Connectivity Checks: "dataFIFO:data_fifo_hi"
109. Port Connectivity Checks: "in_FSM:input_FSM"
110. Post-Synthesis Netlist Statistics for Top Partition
111. Elapsed Time Per Partition
112. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 15 03:45:56 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Xmit                                        ;
; Top-level Entity Name           ; xmitTop                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1052                                        ;
; Total pins                      ; 81                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 655,360                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; xmitTop            ; Xmit               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; xmitTop.vhd                      ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd               ;         ;
; FIFO_1.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/FIFO_1.vhd                ;         ;
; dataFIFO.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/dataFIFO.vhd              ;         ;
; out_FSM.vhd                      ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd               ;         ;
; in_FSM.vhd                       ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/in_FSM.vhd                ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                 ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                      ;         ;
; db/dcfifo_obt1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf        ;         ;
; db/a_gray2bin_uab.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/a_gray2bin_uab.tdf     ;         ;
; db/a_graycounter_tv6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/a_graycounter_tv6.tdf  ;         ;
; db/a_graycounter_pdc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/a_graycounter_pdc.tdf  ;         ;
; db/altsyncram_46d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_46d1.tdf    ;         ;
; db/decode_v07.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/decode_v07.tdf         ;         ;
; db/mux_fr7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/mux_fr7.tdf            ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_ue9.tdf        ;         ;
; db/alt_synch_pipe_epl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_epl.tdf ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_ve9.tdf        ;         ;
; db/alt_synch_pipe_fpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_fpl.tdf ;         ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_0f9.tdf        ;         ;
; db/cmpr_f06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/cmpr_f06.tdf           ;         ;
; db/dcfifo_abt1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_abt1.tdf        ;         ;
; db/altsyncram_m5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_m5d1.tdf    ;         ;
; db/mux_8r7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/mux_8r7.tdf            ;         ;
; db/alt_synch_pipe_gpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_gpl.tdf ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_1f9.tdf        ;         ;
; db/alt_synch_pipe_hpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_hpl.tdf ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_2f9.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 665         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 749         ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 257         ;
;     -- 5 input functions                    ; 87          ;
;     -- 4 input functions                    ; 109         ;
;     -- <=3 input functions                  ; 294         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1052        ;
;                                             ;             ;
; I/O pins                                    ; 81          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 655360      ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 1120        ;
; Total fan-out                               ; 9214        ;
; Average fan-out                             ; 4.51        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name        ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |xmitTop                                      ; 749 (0)           ; 1052 (0)     ; 655360            ; 0          ; 81   ; 0            ; |xmitTop                                                                                                                           ; xmitTop            ; work         ;
;    |FIFO_1:start_fifo_hi|                     ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi                                                                                                      ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;          |dcfifo_abt1:auto_generated|         ; 82 (4)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated                                                   ; dcfifo_abt1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p                       ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p                       ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                        ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_1f9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8   ; dffpipe_1f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                        ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_2f9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11  ; dffpipe_2f9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram                          ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6       ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7             ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:rdempty_eq_comp                          ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:wrfull_eq_comp                           ; cmpr_f06           ; work         ;
;    |FIFO_1:start_fifo_lo|                     ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo                                                                                                      ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;          |dcfifo_abt1:auto_generated|         ; 82 (4)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated                                                   ; dcfifo_abt1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p                       ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p                       ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                        ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_1f9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8   ; dffpipe_1f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                        ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_2f9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11  ; dffpipe_2f9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram                          ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6       ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7             ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:rdempty_eq_comp                          ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:wrfull_eq_comp                           ; cmpr_f06           ; work         ;
;    |FIFO_1:stop_fifo_hi|                      ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi                                                                                                       ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component                                                                               ; dcfifo             ; work         ;
;          |dcfifo_abt1:auto_generated|         ; 82 (4)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated                                                    ; dcfifo_abt1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p                        ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p                        ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                         ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_1f9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8    ; dffpipe_1f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                         ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_2f9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11   ; dffpipe_2f9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram                           ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6        ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7              ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:rdempty_eq_comp                           ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:wrfull_eq_comp                            ; cmpr_f06           ; work         ;
;    |FIFO_1:stop_fifo_lo|                      ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo                                                                                                       ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 82 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component                                                                               ; dcfifo             ; work         ;
;          |dcfifo_abt1:auto_generated|         ; 82 (4)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated                                                    ; dcfifo_abt1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p                        ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p                        ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                         ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_1f9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8    ; dffpipe_1f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                         ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_2f9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11   ; dffpipe_2f9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram                           ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6        ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7              ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:rdempty_eq_comp                           ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|cmpr_f06:wrfull_eq_comp                            ; cmpr_f06           ; work         ;
;    |dataFIFO:data_fifo_hi|                    ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi                                                                                                     ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_obt1:auto_generated|         ; 128 (21)          ; 188 (48)     ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated                                                  ; dcfifo_obt1        ; work         ;
;             |a_gray2bin_uab:wrptr_g_gray2bin| ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin                  ; a_gray2bin_uab     ; work         ;
;             |a_gray2bin_uab:ws_dgrp_gray2bin| ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin                  ; a_gray2bin_uab     ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p                      ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p                      ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp                       ; alt_synch_pipe_epl ; work         ;
;                |dffpipe_ve9:dffpipe15|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15 ; dffpipe_ve9        ; work         ;
;             |alt_synch_pipe_fpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                       ; alt_synch_pipe_fpl ; work         ;
;                |dffpipe_0f9:dffpipe18|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18 ; dffpipe_0f9        ; work         ;
;             |altsyncram_46d1:fifo_ram|        ; 8 (2)             ; 6 (6)        ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram                         ; altsyncram_46d1    ; work         ;
;                |decode_v07:decode12|          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:decode12     ; decode_v07         ; work         ;
;                |mux_fr7:mux13|                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13           ; mux_fr7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|cmpr_f06:rdempty_eq_comp                         ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|cmpr_f06:wrfull_eq_comp                          ; cmpr_f06           ; work         ;
;             |dffpipe_ue9:ws_brp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp                               ; dffpipe_ue9        ; work         ;
;             |dffpipe_ue9:ws_bwp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp                               ; dffpipe_ue9        ; work         ;
;    |dataFIFO:data_fifo_lo|                    ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo                                                                                                     ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_obt1:auto_generated|         ; 128 (21)          ; 188 (48)     ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated                                                  ; dcfifo_obt1        ; work         ;
;             |a_gray2bin_uab:wrptr_g_gray2bin| ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin                  ; a_gray2bin_uab     ; work         ;
;             |a_gray2bin_uab:ws_dgrp_gray2bin| ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin                  ; a_gray2bin_uab     ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p                      ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p                      ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp                       ; alt_synch_pipe_epl ; work         ;
;                |dffpipe_ve9:dffpipe15|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15 ; dffpipe_ve9        ; work         ;
;             |alt_synch_pipe_fpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                       ; alt_synch_pipe_fpl ; work         ;
;                |dffpipe_0f9:dffpipe18|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18 ; dffpipe_0f9        ; work         ;
;             |altsyncram_46d1:fifo_ram|        ; 8 (2)             ; 6 (6)        ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram                         ; altsyncram_46d1    ; work         ;
;                |decode_v07:decode12|          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:decode12     ; decode_v07         ; work         ;
;                |mux_fr7:mux13|                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13           ; mux_fr7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|cmpr_f06:rdempty_eq_comp                         ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|cmpr_f06:wrfull_eq_comp                          ; cmpr_f06           ; work         ;
;             |dffpipe_ue9:ws_brp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp                               ; dffpipe_ue9        ; work         ;
;             |dffpipe_ue9:ws_bwp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp                               ; dffpipe_ue9        ; work         ;
;    |in_FSM:input_FSM|                         ; 95 (95)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:input_FSM                                                                                                          ; in_FSM             ; work         ;
;    |out_FSM:output_FSM|                       ; 70 (70)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM                                                                                                        ; out_FSM            ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_fifo_hi ; dataFIFO.vhd    ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_fifo_lo ; dataFIFO.vhd    ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:start_fifo_hi  ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:start_fifo_lo  ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_fifo_hi   ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_fifo_lo   ; FIFO_1.vhd      ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xmitTop|out_FSM:output_FSM|my_state                                                                          ;
+---------------------+---------------+---------------+----------------+---------------------+----------------+-----------------+
; Name                ; my_state.s_lo ; my_state.s_hi ; my_state.s_SFD ; my_state.s_preamble ; my_state.s_gap ; my_state.s_init ;
+---------------------+---------------+---------------+----------------+---------------------+----------------+-----------------+
; my_state.s_init     ; 0             ; 0             ; 0              ; 0                   ; 0              ; 0               ;
; my_state.s_gap      ; 0             ; 0             ; 0              ; 0                   ; 1              ; 1               ;
; my_state.s_preamble ; 0             ; 0             ; 0              ; 1                   ; 0              ; 1               ;
; my_state.s_SFD      ; 0             ; 0             ; 1              ; 0                   ; 0              ; 1               ;
; my_state.s_hi       ; 0             ; 1             ; 0              ; 0                   ; 0              ; 1               ;
; my_state.s_lo       ; 1             ; 0             ; 0              ; 0                   ; 0              ; 1               ;
+---------------------+---------------+---------------+----------------+---------------------+----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |xmitTop|in_FSM:input_FSM|my_state                            ;
+--------------------+--------------------+-------------------+-----------------+
; Name               ; my_state.s_discard ; my_state.s_stream ; my_state.s_idle ;
+--------------------+--------------------+-------------------+-----------------+
; my_state.s_idle    ; 0                  ; 0                 ; 0               ;
; my_state.s_stream  ; 0                  ; 1                 ; 1               ;
; my_state.s_discard ; 1                  ; 0                 ; 1               ;
+--------------------+--------------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[1]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[1]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]    ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[1]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[1]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[14] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[15] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[13] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]   ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]     ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]      ; yes                                                              ; yes                                        ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]      ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]  ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]   ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]    ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]     ; yes                                                              ; yes                                        ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; out_FSM:output_FSM|pop_lo                          ; out_FSM:output_FSM|Selector2 ; yes                    ;
; out_FSM:output_FSM|pop_hi                          ; out_FSM:output_FSM|Selector0 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                           ; Reason for Removal ;
+---------------------------------------------------------------------------------------------------------+--------------------+
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp|dffe14a[15] ; Lost fanout        ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp|dffe14a[15] ; Lost fanout        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp|dffe14a[15] ; Lost fanout        ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp|dffe14a[15] ; Lost fanout        ;
; Total Number of Removed Registers = 4                                                                   ;                    ;
+---------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1052  ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1017  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 303   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0 ; 13      ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0 ; 13      ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0   ; 13      ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0   ; 13      ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0  ; 13      ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0  ; 13      ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0 ; 7       ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6    ; 10      ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0 ; 7       ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6    ; 10      ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0   ; 7       ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6      ; 10      ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0   ; 7       ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6      ; 10      ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0  ; 7       ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6     ; 10      ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0  ; 7       ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6     ; 10      ;
; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9    ; 5       ;
; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9    ; 5       ;
; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9      ; 5       ;
; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9      ; 5       ;
; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9     ; 5       ;
; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9     ; 5       ;
; Total number of inverted registers = 24                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |xmitTop|in_FSM:input_FSM|count[9]       ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |xmitTop|out_FSM:output_FSM|count[0]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |xmitTop|in_FSM:input_FSM|my_state       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |xmitTop|out_FSM:output_FSM|phy_data_out ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |xmitTop|out_FSM:output_FSM|Selector5    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |xmitTop|out_FSM:output_FSM|Selector8    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_fifo_lo|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_fifo_hi|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_obt1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:start_fifo_hi|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 1           ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                    ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_abt1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                   ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_abt1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_fifo_lo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_obt1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:start_fifo_lo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 1           ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                    ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_abt1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                   ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_abt1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                               ;
+----------------------------+-----------------------------------------------+
; Name                       ; Value                                         ;
+----------------------------+-----------------------------------------------+
; Number of entity instances ; 6                                             ;
; Entity Instance            ; dataFIFO:data_fifo_hi|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 8                                             ;
;     -- LPM_NUMWORDS        ; 32768                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
; Entity Instance            ; FIFO_1:start_fifo_hi|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 1                                             ;
;     -- LPM_NUMWORDS        ; 32768                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
; Entity Instance            ; FIFO_1:stop_fifo_hi|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 1                                             ;
;     -- LPM_NUMWORDS        ; 32768                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
; Entity Instance            ; dataFIFO:data_fifo_lo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 8                                             ;
;     -- LPM_NUMWORDS        ; 32768                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
; Entity Instance            ; FIFO_1:start_fifo_lo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 1                                             ;
;     -- LPM_NUMWORDS        ; 32768                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
; Entity Instance            ; FIFO_1:stop_fifo_lo|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 1                                             ;
;     -- LPM_NUMWORDS        ; 32768                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
+----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_fifo_lo"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:start_fifo_lo"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_fifo_lo"                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_fifo_hi"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:start_fifo_hi"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_fifo_hi"                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:input_FSM"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; controlo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1052                        ;
;     CLR               ; 737                         ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 256                         ;
;     ENA CLR SCLR      ; 24                          ;
;     SCLR              ; 12                          ;
; arriav_lcell_comb     ; 750                         ;
;     arith             ; 56                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 54                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 662                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 109                         ;
;         5 data inputs ; 87                          ;
;         6 data inputs ; 257                         ;
;     shared            ; 30                          ;
;         2 data inputs ; 30                          ;
; boundary_port         ; 81                          ;
; stratixv_ram_block    ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 15 03:44:30 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file xmittop.vhd
    Info (12022): Found design unit 1: xmitTop-rtl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 24
    Info (12023): Found entity 1: xmitTop File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo_1.vhd
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/FIFO_1.vhd Line: 63
    Info (12023): Found entity 1: FIFO_1 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/FIFO_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file datafifo.vhd
    Info (12022): Found design unit 1: datafifo-SYN File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/dataFIFO.vhd Line: 63
    Info (12023): Found entity 1: dataFIFO File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/dataFIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 27
    Info (12023): Found entity 1: out_FSM File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-rtl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/in_FSM.vhd Line: 28
    Info (12023): Found entity 1: in_FSM File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/in_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file discard_logic.vhd
    Info (12022): Found design unit 1: discard_logic-arch File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/discard_logic.vhd Line: 17
    Info (12023): Found entity 1: discard_logic File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/discard_logic.vhd Line: 5
Info (12127): Elaborating entity "xmitTop" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at xmitTop.vhd(18): used implicit default value for signal "m_discard_frame" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at xmitTop.vhd(19): used implicit default value for signal "m_tx_frame" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(143): object "empty_hi" assigned a value but never read File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(144): object "overflow_hi" assigned a value but never read File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(150): object "empty_lo" assigned a value but never read File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(151): object "overflow_lo" assigned a value but never read File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 151
Info (12128): Elaborating entity "in_FSM" for hierarchy "in_FSM:input_FSM" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 174
Info (12128): Elaborating entity "out_FSM" for hierarchy "out_FSM:output_FSM" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 195
Warning (10631): VHDL Process Statement warning at out_FSM.vhd(159): inferring latch(es) for signal or variable "pop_hi", which holds its previous value in one or more paths through the process File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 159
Warning (10631): VHDL Process Statement warning at out_FSM.vhd(159): inferring latch(es) for signal or variable "pop_lo", which holds its previous value in one or more paths through the process File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 159
Info (10041): Inferred latch for "pop_lo" at out_FSM.vhd(159) File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 159
Info (10041): Inferred latch for "pop_hi" at out_FSM.vhd(159) File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 159
Info (12128): Elaborating entity "dataFIFO" for hierarchy "dataFIFO:data_fifo_hi" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 217
Info (12128): Elaborating entity "dcfifo" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/dataFIFO.vhd Line: 117
Info (12130): Elaborated megafunction instantiation "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/dataFIFO.vhd Line: 117
Info (12133): Instantiated megafunction "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/dataFIFO.vhd Line: 117
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_obt1.tdf
    Info (12023): Found entity 1: dcfifo_obt1 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_obt1" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf
    Info (12023): Found entity 1: a_gray2bin_uab File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/a_gray2bin_uab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_uab" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf
    Info (12023): Found entity 1: a_graycounter_tv6 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/a_graycounter_tv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_tv6" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_tv6:rdptr_g1p" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pdc.tdf
    Info (12023): Found entity 1: a_graycounter_pdc File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/a_graycounter_pdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pdc" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|a_graycounter_pdc:wrptr_g1p" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_46d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v07.tdf
    Info (12023): Found entity 1: decode_v07 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/decode_v07.tdf Line: 23
Info (12128): Elaborating entity "decode_v07" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:decode12" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_46d1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fr7.tdf
    Info (12023): Found entity 1: mux_fr7 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/mux_fr7.tdf Line: 23
Info (12128): Elaborating entity "mux_fr7" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_46d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|dffpipe_ue9:rs_brp" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_epl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_epl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf
    Info (12023): Found entity 1: cmpr_f06 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/cmpr_f06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f06" for hierarchy "dataFIFO:data_fifo_hi|dcfifo:dcfifo_component|dcfifo_obt1:auto_generated|cmpr_f06:rdempty_eq_comp" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_obt1.tdf Line: 83
Info (12128): Elaborating entity "FIFO_1" for hierarchy "FIFO_1:start_fifo_hi" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 232
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/FIFO_1.vhd Line: 117
Info (12130): Elaborated megafunction instantiation "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/FIFO_1.vhd Line: 117
Info (12133): Instantiated megafunction "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/FIFO_1.vhd Line: 117
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_abt1.tdf
    Info (12023): Found entity 1: dcfifo_abt1 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_abt1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_abt1" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf
    Info (12023): Found entity 1: altsyncram_m5d1 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_m5d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_m5d1" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_abt1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8r7.tdf
    Info (12023): Found entity 1: mux_8r7 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/mux_8r7.tdf Line: 23
Info (12128): Elaborating entity "mux_8r7" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/altsyncram_m5d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_abt1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dcfifo_abt1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "FIFO_1:start_fifo_hi|dcfifo:dcfifo_component|dcfifo_abt1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/db/alt_synch_pipe_hpl.tdf Line: 35
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch out_FSM:output_FSM|pop_lo has unsafe behavior File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal out_FSM:output_FSM|my_state.s_init File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 29
Warning (13012): Latch out_FSM:output_FSM|pop_hi has unsafe behavior File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal out_FSM:output_FSM|my_state.s_init File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/out_FSM.vhd Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "m_discard_frame[0]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[1]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[2]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[3]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[4]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[5]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[6]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[7]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[8]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[9]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[10]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_discard_frame[11]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 18
    Warning (13410): Pin "m_tx_frame[0]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[1]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[2]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[3]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[4]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[5]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[6]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[7]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[8]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[9]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[10]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[11]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[12]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[13]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[14]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[15]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[16]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[17]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[18]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[19]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[20]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[21]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[22]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[23]" is stuck at GND File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "f_rec_data_valid" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 10
    Warning (15610): No output dependent on input pin "f_ctrl_in[12]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[13]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[14]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[15]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[16]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[17]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[18]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[19]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[20]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[21]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[22]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
    Warning (15610): No output dependent on input pin "f_ctrl_in[23]" File: C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Transmit_port/xmitTop.vhd Line: 13
Info (21057): Implemented 1634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1473 logic cells
    Info (21064): Implemented 80 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 960 megabytes
    Info: Processing ended: Thu Dec 15 03:45:56 2016
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:02:25


