package busmon_data;

BEGIN 
  {
    use Exporter   ();
    our ($VERSION, @ISA, @EXPORT, @EXPORT_OK, %EXPORT_TAGS);
    $VERSION     = 1.01;
    @ISA         = qw(Exporter);
    @EXPORT = qw( %hw_register16 %hw_register32 %hw_top_address %SIGNAL %INTERRUPT %CPU_INTERRUPT @CTRL_STATES @SLOT_HANDLER_EVENT @SLOT_HANDLER_STATE @FRAME_HANDLER_EVENT @FRAME_HANDLER_STATE @CTRL_HANDLER_EVENT @CTRL_HANDLER_STATE @CM_HANDLER_EVENT @CM_HANDLER_STATE %CTRL_SCHED_EVENT %CTRL_SCHED_ACTIVITY %ID_TO_PID $FIRST_PROCESS_NUMBER $LAST_PROCESS_NUMBER $PID_PROCESS_ID);  # symbols to export on request
  }

@SLOT_HANDLER_EVENT = 
(
  [ "SIF_STOP_REQ",      "SIF_START_REQ",      "SIF_CFG_REQ",          "SIF_SLOT_IND",       "SIF_ACTIVE_REQ",   "SIF_PASSIVE_REQ",    "SIF_SLEEP_REQ",    "SIF_WAKEUP_REQ", "SIF_SLOT_HS_INIT_CNF", "SIF_SLOT_HS_SHUT_DOWN_CNF", "SIF_DECODER_SCHEDULING_REQ", "SIF_ROUTE_REQ" ],
  [ "AFC_STOP_REQ",      "AFC_COARSE_REQ",     "AFC_BAND_REQ",         "AFC_FAST_REQ",       "AFC_SLOW_REQ",     "AFC_RESULT_IND"    ],
  [ "AICH_STOP_REQ",     "AICH_START_REQ",     "AICH_DETECT_REQ",      "AICH_TICK_IND",      "AICH_RESULT_IND"   ],
  [ "CB_STOP_REQ",       "CB_CHANNEL_REQ",     "CB_FINGER_REQ",        "CB_FRAME_REQ",       "CB_HS_FRAME_REQ",  "CB_SLOT_REQ",        "CB_RUN_REQ",       "CB_R99CH_IRQ",   "CB_HSSCCH_IRQ",  "CB_HSPDSCH_IRQ"],
  [ "DLTPC_STOP_REQ",    "DLTPC_START_REQ",    "DLTPC_TARGET_REQ",     "DLTPC_BLER_REQ",     "DLTPC_SIR_TARGET_REQ", "DLTPC_COARSE_TPC_REQ", "DLTPC_CM_REQ",  "DLTPC_RESULT_IND"    ],
  [ "DM_FRAME_REQ",      "DM_DATA_IND",        "DM_DONE_IRQ"           ],
  [ "DPCH_STOP_REQ",     "DPCH_START_REQ",     "DPCH_CM_REQ",          "DPCH_TICK_IND",      "DPCH_DATA_IND"     ],
  [ "FBI_STOP_REQ",      "FBI_CELL_CFG_REQ",   "FBI_CM_REQ",           "FBI_RESULT_IND"      ],
  [ "PCCPCH_STOP_REQ",   "PCCPCH_START_REQ",   "PCCPCH_TICK_IND",      "PCCPCH_DATA_IND"     ],
  [ "PICH_STOP_REQ",     "PICH_START_REQ",     "PICH_DETECT_REQ",      "PICH_TICK_IND",      "PICH_RESULT_IND"   ],
  [ "RR_STOP_REQ",       "RR_CHANNEL_REQ",     "RR_CH_RECONFIG_REQ",   "RR_FINGER_REQ",      "RR_CM_REQ",          "RR_SLOT_IRQ"       ],
  [ "SCCPCH_STOP_REQ",   "SCCPCH_START_REQ",   "SCCPCH_RECEIVE_REQ",   "SCCPCH_TICK_IND",    "SCCPCH_DATA_IND"   ],
#  [ "MBMS_SCCPCH_STOP_REQ", "MBMS_SCCPCH_START_REQ", "MBMS_SCCPCH_RECEIVE_REQ", "MBMS_SCCPCH_TICK_IND", "MBMS_SCCPCH_DATA_IND" ],
  [ "SM_STOP_REQ",       "SM_START_REQ",       "SM_CHANNEL_REQ",       "SM_CELL_REQ",        "SM_FINGER_REQ",      "SM_CM_REQ",        "SM_ALGORITHM_REQ", "SM_CL1_REQ",     "SM_SYNC_REQ",  "SM_RUN_REQ",     "SM_TPC_IRQ", "SM_PHASE_SET_1_IRQ", "SM_PHASE_SET_2_IRQ" ],
  [ "SPEED_STOP_REQ"      ],
  [ "SYNC_STOP_REQ",     "SYNC_START_REQ",     "SYNC_CHANGE_REQ",      "SYNC_RESULT_IND"     ],
  [ "TFCI_STOP_REQ",     "TFCI_FRAME_REQ",     "TFCI_DATA_IND",        "TFCI0_DONE_IRQ" ],
  [ "ULTPC_STOP_REQ",    "ULTPC_START_REQ",    "ULTPC_CM_REQ",         "ULTPC_RESULT_IND"],
  [ "CELL_FINGER_REQ",   "CELL_RESULT_IND"     ],
  [ "HSSCCH_STOP_REQ",   "HSSCCH_START_REQ",   "HSDSCH_TICK_IND",      "HSSCCH_P1_IRQ",      "HSSCCH_DATA_IND",   "HSPDSCH_START_REQ",       "HSPDSCH_START_REQ", "HSDSCH_RESET_REQ", "HSDSCH_CM_REQ" ],
  [ "HSDPCCH_STOP_REQ",   "HSDPCCH_STAR_REQ",   "HSDPCCH_SCHDL_IND",    "HSDPCCH_TICK_IND",   "HSDPCCH_HSSCCH_CRC_IND",  "HSDPCCH_HSPDSCH_CRC_IND", "HSDPCCH_CQI_IND",  "HSDPCCH_CM_REQ" ],
  [ "HSSCCH_P2_STOP_REQ","HSSCCH_P2_START_REQ","HSSCCH_P2_DATA_IND",   "HSSCCH_HSDATA_IND",  "HSSCCH_P2_IRQ_IND"  ]
);


@SLOT_HANDLER_STATE = 
(
  [ "SIF_UNINITIALIZED","SIF_INITIALIZED",    "SIF_SLEEP"           ],
  [ "AFC_STOPPED",      "AFC_COARSE",         "AFC_FAST",           "AFC_SLOW",         ],
  [ "AICH_STOPPED",     "AICH_IDLE",          "AICH_SKIPPING",      "AICH_COMBINING",   "AICH_DETECTING" ],
  [ "CB_IDLE",          "CB_BUSY",            ],
  [ "DLTPC_STOPPED",    "DLTPC_STARTED"       ],
  [ "DM_STOPPED",       "DM_ACCUMULATING",    "DM_DETECTING"        ],
  [ "DPCH_STOPPED",     "DPCH_SKIPPING",      "DPCH_COMBINING"      ],
  [ "FBI_STOPPED",      "FBI_IDLE",           "FBI_RUNNING"         ],
  [ "PCCPCH_STOPPED",   "PCCPCH_SKIPPING",    "PCCPCH_COMBINING"    ],
  [ "PICH_STOPPED",     "PICH_IDLE",          "PICH_SKIPPING",      "PICH_COMBINING",   "PICH_DETECTING" ],
  [ "RR_STOPPED",       "RR_RUNNING"          ],
  [ "SCCPCH_STOPPED",   "SCCPCH_IDLE",        "SCCPCH_SKIPPING",    "SCCPCH_COMBINING", "SCCPCH_FINISHED"  ],
#  [ "MBMS_SCCPCH_STOPPED", "MBMS_SCCPCH_IDLE", "MBMS_SCCPCH_SKIPPING", "MBMS_SCCPCH_COMBINING", "MBMS_SCCPCH_FINISHED" ],
  [ "SM_STOPPED",       "SM_IDLE",            "SM_TPC_DECODED",     "SM_PROCESSING"     ],
  [ "SPEED_STOPPED"     ],
  [ "SYNC_STOPPED",     "SYNC_LOST",          "SYNC_UNDEFINED",     "SYNC_FOUND"     ],
  [ "TFCI_STOPPED",     "TFCI_RUNNING",       "TFCI_WAIT_DATA"      ],
  [ "ULTPC_STOPPED",    "ULTPC_NORMAL",       "ULTPC_GAP",          "ULTPC_RECOVERY" ],
  [ "CELL_LOST",        "CELL_FOUND"          ],
  [ "HSDSCH_STOPPED",   "HSDSCH_CONFIGURE",   "HSDSCH_COMBINE_P1",  "HSDSCH_DECODE_P1",     "HSDSCH_P1_FAIL", "HSDSCH_COMBINE_P2_1", "HSDSCH_COMBINE_P2_2", "HSDSCH_RESET" ],
  [ "HSDPCCH_STOPPED",  "HSDPCCH_INIT",       "HSDPCCH_SKIPPING",   "HSDPCCH_RUNNING"],
  [ "HSSCCH_P2_IDLE",   "HSSCCH_P2_READY",    "HSSCCH_P2_DEC",      "HSSCCH_P2DEC_HSBUFF",  "HSSCCH_P2_OK",   "SSCCH_P2_NOK"         ],
);


@SLOT_HANDLER =  (
	       "SLOT_IF_HANDLE",
	       "SLOT_AFC_HANDLE",
	       "SLOT_AICH_HANDLE",
	       "SLOT_CB_HANDLE",
	       "SLOT_DLTPC_HANDLE",
	       "SLOT_DM_HANDLE",
	       "SLOT_DPCH_HANDLE",
	       "SLOT_FBI_HANDLE",
	       "SLOT_PCCPCH_HANDLE",
	       "SLOT_PICH_HANDLE",
	       "SLOT_RR_HANDLE",
	       "SLOT_SCCPCH_HANDLE",
#	       "SLOT_MBMS_HANDLE",
	       "SLOT_SM_HANDLE",
	       "SLOT_SPEED_HANDLE",
	       "SLOT_SYNC_HANDLE",
	       "SLOT_TFCI_HANDLE",
	       "SLOT_ULTPC_HANDLE",
	       "SLOT_LAST_HANDLE",
               "SLOT_HSDSCH_HANDLE",
               "SLOT_HSDPCCH_HANDLE",
               "SLOT_HSSCCH_P2_HANDLE"
	      );

@FRAME_HANDLER_EVENT = 
(
  [ "FRAME_IF_STOP_REQ", "FRAME_IF_START_REQ", "FRAME_IF_ACTIVE_REQ","FRAME_IF_PASSIVE_REQ","","","","","","","","","","","",""],
  [ "CFG_REQ", "CFG_IRQ","","","","","","","","","","","","","",""],
  [ "COD_STOP", "COD_START", "COD_RUN", "COD_DONE","","","","","","","","","","","",""],
  [ "RACH_STOP", "RACH_START", "RACH_DATA", "RACH_DONE", "RACH_PREAMBLE", "RACH_RESULT", "","","","","","","","","",""],
  [ "U_DCH_STOP", "U_DCH_START", "U_DCH_NEXT_CM", "U_DCH_TICK", "U_DCH_DATA", "U_DCH_DONE","","","","","","","","",""],
  [ "UL_STOP", "UL_PRACH", "UL_DPCH", "UL_IRQ","","","","","","","","","","","",""],
  [ "PRACH_STOP", "PRACH_START", "PRACH_PREAMBLE", "PRACH_AICH_CNF", "PRACH_IRQ","","","","","","","","","","",""],
  [ "U_DPCH_STOP", "U_DPCH_START", "U_DPCH_DATA", "U_DPCH_IRQ", "U_DPCH_TX_START", "U_DPCH_TX_STOP","U_DPCH_TIMING","","","","","","","","",""],
  [ "BCH_STOP", "BCH_START", "BCH_DATA", "BCH_DONE", "BCH_MAC_RSP","","","","","","","","","","",""],
  [ "DEC_STOP", "DEC_START", "DEC_DATA", "DEC_DONE", "DEC_MAC_RSP","","","","","","","","","","",""],
  [ "RX_RUN", "RX_IRQ","","","","","","","","","","","","","",""],
  [ "TX_RUN", "TX_IRQ","","","","","","","","","","","","","",""],
  [ "HARQ_STOP", "HARQ_START","HARQ_DATA","HARQ_IRQ","HARQ_TD_IDLE","","","","","","","","","",""],
  [ "HSDEC_STOP", "HSDEC_START","HSDEC_DATA","HSDEC_RX2_IRQ","HSDEC_SFTICK","HSDEC_SF_OK","","","","","","","","",""]
);

@FRAME_HANDLER_STATE = 
(
  [ "FRAME_IF_UNINITIALIZED", "FRAME_IF_INITIALIZED" ,"","","","","",""],
  [ "\b\b\b\b\b\b\b\b\b\b          " ,"","","","","","",""],
  [ "U_TRCH_NONE", "U_TRCH_RACH", "U_TRCH_DCH" ,"","","","",""],
  [ "RACH_STOPPED", "RACH_WAIT_DATA", "RACH_WAIT_PREAMBLE", "RACH_WAIT_SUCC_FAIL" ,"","","",""],
  [ "U_DCH_STOPPED", "U_DCH_RUNNING" ,"","","","","",""],
  [ "UL_PHCH_NONE", "UL_PHCH_PRACH", "UL_PHCH_DCH" ,"","","","","" ],
  [ "PRACH_STOPPED", "PRACH_READY", "PRACH_WAITFRAMETICK", "PRACH_PREAMBLING", "PRACH_WAITSLOTTICK", "PRACH_MESSAGE" ,"","" ],
  [ "U_DPCH_STOPPED", "U_DPCH_CFG", "U_DPCH_PCPREAMBLE", "U_DPCH_TRANSMIT" ,"","","","" ],
  [ "BCH_STOPPED", "BCH_SYNCHRONIZING", "BCH_RECEIVING" ,"","","","","" ],
  [ "DEC_STOPPED", "DEC_READY" ,"DEC_BUSY","","","","","" ],
  [ "SQ_STATE_STOPPED", "SQ_STATE_RUNNING" ,"","","","","","" ],
  [ "SQ_STATE_STOPPED", "SQ_STATE_RUNNING" ,"","","","","","" ],
  [ "HARQ_IDLE", "HARQ_READY" ,"HARQ_BUSY","HARQ_WAITING","HARQ_BUSY_PENDING","","","" ],
  [ "HSDEC_IDLE", "HSDEC_READY" ,"HSDEC_BUSY","HSDEC_BUSY_PENDING","","","","" ]
);


@CTRL_HANDLER_EVENT = (
		       [ "ENTER_SLEEP", "EXIT_SLEEP", "SIGNAL_RECIEVED" ]                       
                      );
                      
@CTRL_HANDLER_STATE = (
                       [ "SLEEP_NO_SLEEP", "SLEEP_ENTER_DSP_SLEEP", "SLEEP_EXIT_DSP_SLEEP", "SLEEP_DSP_SLEEP", "SLEEP_EXIT_COMPLETE_SLEEP", "SLEEP_COMPLETE_SLEEP"]
                      );

@CM_HANDLER_EVENT = (
		     [ "SLEEP_EV_INIT", "SLEEP_EV_SLEEP", "SLEEP_EV_WAKE_UP", "SLEEP_EV_WAKE_UP_HW", "SLEEP_EV_CALIB_DONE", "SLEEP_EV_DRX_PATHS", "CM_SLEEP_EV_STATE_CHANGE", "CM_SLEEP_EV_SERV_CELL_CHANGE" ]
		    );

@CM_HANDLER_STATE = (
		     [ "SLEEP_NO_SLEEP", "SLEEP_CALIBRATING", "SLEEP_IN_SLEEP"]
		    );
		    
@CTRL_STATES      = (
                       "NO_STATE",                      # 0
                       "INITIAL_RESET",                 # 1 
                       "EXTERNAL_HARD_RESET",           # 2
                       "EXTERNAL_SOFT_RESET",           # 3
                       "INTERNAL_HARD_RESET",           # 4 
                       "INTERNAL_SOFT_RESET",           # 5 
                       "INIT_PENDING",                  # 6
                       "INITIALIZING",                  # 7
                       "WAIT_FOR_ACTIVATION",           # 8
                       "STANDBY_INITIAL",               # 9
                       "STANDBY_MEASURING",             # A
                       "PASSIVE_MEASURING",             # B
                       "PASSIVE_DCH",                   # C
                       "DRX_COMMON",                    # D
                       "CONNECTED_COMMON",              # E
                       "CONNECTED_DEDICATED",           # F
                       "POWER_OFF_PENDING",             # 10
                       "POWER_OFF"                      # 11
                    );


%CTRL_SCHED_EVENT     = (
  a0000 => "CONFIG_ACTIVATION_EVENT",          
  a0001 => "CONFIG_RELEASE_EVENT",             
  a0002 => "PASSIVE_CONFIG_EVENT",             
  a0003 => "PRACH_EVENT",                      
  a0004 => "REQUESTED_BCH_EVENT",              
  a0005 => "PATTERN_BCH_EVENT",                
  a0105 => "PATTERN_PLAN_OFFSET_GROUP",        
  a1105 => "PATTERN_PLAN_EVENT",               
  a2105 => "PATTERN_OFFSET_EVENT",             
  a0205 => "PATTERN_OFFSET_END_EVENT",         
  a0006 => "INTERNAL_BCH_EVENT",               
  a0007 => "DRX_SEQUENCE_EVENT",               
  a0107 => "DRX_PAGING_EVENT",                 
  a0008 => "ORDERED_CELL_SEARCH_EVENT",        
  a0009 => "ORDERED_RSSI_SCAN_EVENT",          
  a000A => "FMO_INDICATION_EVENT",             
  a000B => "CM_FRAME_EVENT",                   
  a010B => "CM_FRAME_HHO_EVENT",               
  a020B => "CM_SLOT_EVENT",                    
  a030B => "CM_DEACTIVATION_EVENT",            
  a040B => "CM_NEXT_TTI_EVENT",                
  a000C => "ACTIVE_SET_UPDATE_EVENT",          
  a000D => "PLMN_SCAN_EVENT",                  
  a000E => "GSM_EVENT",                        
  a000F => "RAT_SYNCH_EVENT",                  
  a0010 => "HSDPA_ACTIVATION_EVENT",           
  a0110 => "HSDPA_RELEASE_EVENT",              
  a0210 => "HSDPA_GAIN_SETTING_EVENT",         
  a0011 => "MEAS_PASSIVE_EVENT",               
  a0012 => "NOT_CONFLICTING_EVENT",            
  a0112 => "SYNCH_TIMERS_EVENT_GROUP",         
  a1112 => "TIMER_N312",                       
  a2112 => "TIMER_N313",                       
  a3112 => "TIMER_N315",                       
  a4112 => "TIMER_SLOTCHANGEINSYNCH",          
  a0212 => "STOP_REQ_BCH_EVENT",               
  a1212 => "NOTRUN_REQ_BCH_EVENT",             
  a0312 => "TIMER_SFN_REQ_BCH",                
  a0412 => "PERIODICAL_TEMPERATURE_READING",   
  a0512 => "FMO_START_EVENT",                  
  a1512 => "FMO_GAP_FINISHED_EVENT",           
  a0612 => "CM_GAP_FINISHED_EVENT",            
  a1712 => "NONCONFLICT_ACTIVATION_EVENT",     
  a2712 => "NONCONFLICT_RELEASE_EVENT",        
  a0812 => "NONCONFLICT_INT_BCH_EVENT",        
  a1812 => "NOTRUN_INT_BCH_EVENT",             
  a2812 => "DELAY_INT_BCH_EVENT",              
  a0912 => "NOTRUN_PAT_BCH_EVENT",             
  a0A12 => "PLMN_BCH_EVENT_GROUP",             
  a1A12 => "PLMN_BCH_START_EVENT",             
  a2A12 => "PLMN_BCH_STOP_EVENT",              
  a0B12 => "NONCONFLICT_DRX_EVENT_GROUP",      
  a1B12 => "END_OF_DRX_SEQEUENCE_EVENT",       
  a0C12 => "NONCONFLICT_ASU_EVENT"          
                         
                       );

%CTRL_SCHED_ACTIVITY  = (
			 a0  => "CONFIG_ACTIVATION_ACTIVITY",
			 a1  => "CONFIG_RELEASE_ACTIVITY",
			 a2  => "PASSIVE_CONFIG_ACTIVITY",
			 a3  => "PRACH_ACTIVITY",
			 a4  => "REQUESTED_BCH_ACTIVITY",
			 a5  => "PATTERN_BCH_ACTIVITY",
			 a6  => "INTERNAL_BCH_ACTIVITY",
			 a7  => "DRX_SEQUENCE_ACTIVITY",
			 a8  => "ORDERED_CELL_SEARCH_ACTIVITY",
			 a9  => "ORDERED_RSSI_SCAN_ACTIVITY",
			 a10 => "FMO_ACTIVITY",
			 a11 => "COMPRESSED_MODE_ACTIVITY",
			 a12 => "ACTIVE_SET_UPDATE_ACTIVITY",
			 a13 => "PLMN_SCAN_ACTIVITY",
			 a14 => "GSM_ACTIVITY",
			 a15 => "RAT_SYNCH_ACTIVITY",
			 a16 => "HSDPA_ACTIVATION_ACTIVITY",
			 a17 => "NOT_CONFLICTING_ACTIVITY"
                       );

%hw_register16 = (
	a0C000 => "ADDR_CORR(addr)",
	a0C0FF => "RFIF_RXIF_ON_MASK",
	a0C0FF => "RFIF_RXPATH_OFF_MASK",
	a0C0FF => "RFIF_RXPATH_ON_MASK",
	a0C002 => "RFIF_STATUS_RXFIFO_FULL_EMPTY",
	a0C001 => "RFIF_TX_EDGE_SELECT_NEGATIVE",
	a14028 => "WB_AF_AF_GAIN_OFFSET",
	a14000 => "WB_AF_CLOCK_REQ_OFFSET",
	a14004 => "WB_AF_CONTROL_SOURCE_OFFSET",
	a14008 => "WB_AF_DC_DETECT_ENA_OFFSET",
	a1400C => "WB_AF_DC_N_VAL_OFFSET",
	a14024 => "WB_AF_DC_SUBTRACT_ENA_OFFSET",
	a14010 => "WB_AF_DC_Y0_I_OFFSET",
	a14018 => "WB_AF_DC_Y0_LOAD_OFFSET",
	a14014 => "WB_AF_DC_Y0_Q_OFFSET",
	a1401C => "WB_AF_DC_YK_I_OFFSET",
	a14020 => "WB_AF_DC_YK_Q_OFFSET",
	a140E0 => "WB_AF_PHASE_ROTATE_ACC_CLR_OFFSET",
	a140D4 => "WB_AF_PHASE_ROTATE_BYPASS_OFFSET",
	a140D8 => "WB_AF_PHASE_ROTATE_FREQ_OFFSET",
	a140DC => "WB_AF_PHASE_ROTATE_PHASE_0_OFFSET",
	a14030 => "WB_AF_RRC_COEFF0_OFFSET",
	a14034 => "WB_AF_RRC_COEFF1",
	a14058 => "WB_AF_RRC_COEFF10_OFFSET",
	a1405C => "WB_AF_RRC_COEFF11_OFFSET",
	a14060 => "WB_AF_RRC_COEFF12_OFFSET",
	a14064 => "WB_AF_RRC_COEFF13_OFFSET",
	a14068 => "WB_AF_RRC_COEFF14_OFFSET",
	a1406C => "WB_AF_RRC_COEFF15_OFFSET",
	a14070 => "WB_AF_RRC_COEFF16_OFFSET",
	a14074 => "WB_AF_RRC_COEFF17_OFFSET",
	a14078 => "WB_AF_RRC_COEFF18_OFFSET",
	a1407C => "WB_AF_RRC_COEFF19_OFFSET",
	a14034 => "WB_AF_RRC_COEFF1_OFFSET",
	a14080 => "WB_AF_RRC_COEFF20_OFFSET",
	a14084 => "WB_AF_RRC_COEFF21_OFFSET",
	a14088 => "WB_AF_RRC_COEFF22_OFFSET",
	a1408C => "WB_AF_RRC_COEFF23_OFFSET",
	a14090 => "WB_AF_RRC_COEFF24_OFFSET",
	a14094 => "WB_AF_RRC_COEFF25_OFFSET",
	a14098 => "WB_AF_RRC_COEFF26_OFFSET",
	a1409C => "WB_AF_RRC_COEFF27_OFFSET",
	a140A0 => "WB_AF_RRC_COEFF28_OFFSET",
	a140A4 => "WB_AF_RRC_COEFF29_OFFSET",
	a14038 => "WB_AF_RRC_COEFF2_OFFSET",
	a140A8 => "WB_AF_RRC_COEFF30_OFFSET",
	a140AC => "WB_AF_RRC_COEFF31_OFFSET",
	a140B0 => "WB_AF_RRC_COEFF32_OFFSET",
	a140B4 => "WB_AF_RRC_COEFF33_OFFSET",
	a140B8 => "WB_AF_RRC_COEFF34_OFFSET",
	a140BC => "WB_AF_RRC_COEFF35_OFFSET",
	a140C0 => "WB_AF_RRC_COEFF36_OFFSET",
	a140C4 => "WB_AF_RRC_COEFF37_OFFSET",
	a140C8 => "WB_AF_RRC_COEFF38_OFFSET",
	a140CC => "WB_AF_RRC_COEFF39_OFFSET",
	a1403C => "WB_AF_RRC_COEFF3_OFFSET",
	a140D0 => "WB_AF_RRC_COEFF40_OFFSET",
	a14040 => "WB_AF_RRC_COEFF4_OFFSET",
	a14044 => "WB_AF_RRC_COEFF5_OFFSET",
	a14048 => "WB_AF_RRC_COEFF6_OFFSET",
	a1404C => "WB_AF_RRC_COEFF7_OFFSET",
	a14050 => "WB_AF_RRC_COEFF8_OFFSET",
	a14054 => "WB_AF_RRC_COEFF9_OFFSET",
	a1402C => "WB_AF_TEST_MODE_OFFSET",
	a1301C => "WB_BM_AHB_ADDR_RANGE_0_LOWER",
	a13018 => "WB_BM_AHB_ADDR_RANGE_0_UPPER",
	a13024 => "WB_BM_AHB_ADDR_RANGE_1_LOWER",
	a13020 => "WB_BM_AHB_ADDR_RANGE_1_UPPER",
	a13000 => "WB_BM_CONTROL",
	a1302C => "WB_BM_FLUSH_INTF",
	a1300C => "WB_BM_MCRAM_ADDR_RANGE_0_LOWER",
	a13008 => "WB_BM_MCRAM_ADDR_RANGE_0_UPPER",
	a13014 => "WB_BM_MCRAM_ADDR_RANGE_1_LOWER",
	a13010 => "WB_BM_MCRAM_ADDR_RANGE_1_UPPER",
	a13004 => "WB_BM_SETUP_INTF",
	a13028 => "WB_BM_SW_DEBUG",
	a13028 => "WB_BM_SW_DEBUG_LSHW",
	a1302A => "WB_BM_SW_DEBUG_MSHW",
	a0915C => "WB_CB_CLR_FR_IRQ",
	a09160 => "WB_CB_CLR_SL_IRQ",
	a09004 => "WB_CB_EN_SLOTM_START",
	a09020 => "WB_CB_FRAME_STRB0",
	a09024 => "WB_CB_FRAME_STRB1",
	a09048 => "WB_CB_FRAME_STRB10",
	a0904C => "WB_CB_FRAME_STRB11",
	a09050 => "WB_CB_FRAME_STRB12",
	a09054 => "WB_CB_FRAME_STRB13",
	a09058 => "WB_CB_FRAME_STRB14",
	a09028 => "WB_CB_FRAME_STRB2",
	a0902C => "WB_CB_FRAME_STRB3",
	a09030 => "WB_CB_FRAME_STRB",
	a09034 => "WB_CB_FRAME_STRB5",
	a09038 => "WB_CB_FRAME_STRB6",
	a0903C => "WB_CB_FRAME_STRB7",
	a09040 => "WB_CB_FRAME_STRB8",
	a09044 => "WB_CB_FRAME_STRB9",
	a09170 => "WB_CB_HS_DEBUG",
	a09174 => "WB_CB_HS_DEBUG_EN",
	a0916C => "WB_CB_HS_D_BASE_ADDR",
	a09150 => "WB_CB_IRQ_CTRL",
	a09154 => "WB_CB_IRQ_STATUS",
	a09020 => "WB_CB_NBR_OF_PH_CH",
	a09010 => "WB_CB_PARAM_BASE_ADDR",
	a09014 => "WB_CB_PARAM_BASE_ADDR1",
	a09018 => "WB_CB_PARAM_BASE_ADDR2",
	a09168 => "WB_CB_SET_FR_IRQ",
	a09164 => "WB_CB_SET_SL_IRQ",
	a09060 => "WB_CB_SLOT_INDEX0",
	a09064 => "WB_CB_SLOT_INDEX1",
	a09088 => "WB_CB_SLOT_INDEX10",
	a0908C => "WB_CB_SLOT_INDEX11",
	a09090 => "WB_CB_SLOT_INDEX",
	a09094 => "WB_CB_SLOT_INDEX13",
	a09098 => "WB_CB_SLOT_INDEX14",
	a09068 => "WB_CB_SLOT_INDEX2",
	a0906C => "WB_CB_SLOT_INDEX3",
	a09070 => "WB_CB_SLOT_INDEX4",
	a09074 => "WB_CB_SLOT_INDEX5",
	a09078 => "WB_CB_SLOT_INDEX6",
	a0907C => "WB_CB_SLOT_INDEX7",
	a09080 => "WB_CB_SLOT_INDEX8",
	a09084 => "WB_CB_SLOT_INDEX9",
	a090F0 => "WB_CB_SLOT_SATURATION",
	a090A4 => "WB_CB_SLOT_SATURATION1",
	a090C8 => "WB_CB_SLOT_SATURATION10",
	a090CC => "WB_CB_SLOT_SATURATION11",
	a090D0 => "WB_CB_SLOT_SATURATION12",
	a090D4 => "WB_CB_SLOT_SATURATION13",
	a090D8 => "WB_CB_SLOT_SATURATION14",
	a090A8 => "WB_CB_SLOT_SATURATION2",
	a090AC => "WB_CB_SLOT_SATURATION3",
	a090B0 => "WB_CB_SLOT_SATURATION4",
	a090B4 => "WB_CB_SLOT_SATURATION5",
	a090B8 => "WB_CB_SLOT_SATURATION6",
	a090BC => "WB_CB_SLOT_SATURATION7",
	a090C0 => "WB_CB_SLOT_SATURATION8",
	a090C4 => "WB_CB_SLOT_SATURATION9",
	a09000 => "WB_CB_START",
	a09178 => "WB_CB_STATUS",
	a04030 => "WB_CS_ACCESS_PARAM_SELECT_S1_MEM",
	a0400C => "WB_CS_ACTIVE_PARAM_SELECT",
	a04064 => "WB_CS_DBG_STAGE_STATUS",
	a04060 => "WB_CS_DBG_SW_IRQ_REQ",
	a04114 => "WB_CS_DELAYED_CHIP_OFFSET",
	a0410C => "WB_CS_DELAYED_RUN",
	a04110 => "WB_CS_DELAYED_SLOT_OFFSET",
	a0401C => "WB_CS_FORCE_STOP",
	a0416C => "WB_CS_GENERAL_PURPOSE_IN",
	a04430 => "WB_CS_GENERAL_PURPOSE_OUT",
	a04050 => "WB_CS_IDLE_REQ_STAGES",
	a04070 => "WB_CS_INITIAL_SETUP",
	a04018 => "WB_CS_INT_SETUP",
	a04014 => "WB_CS_INT_STATUS",
	a04118 => "WB_CS_NUM_OF_RUNS",
	a04028 => "WB_CS_S1_ACCUM_MEM_ADDR",
	a04030 => "WB_CS_S1_ACCUM_MEM_RDATA",
	a04024 => "WB_CS_S1_ACCUM_MEM_READ",
	a0402C => "WB_CS_S1_ACCUM_MEM_WDATA",
	a04020 => "WB_CS_S1_ACCUM_MEM_WRITE",
	a04404 => "WB_CS_S1_CANDIDATE_CHIP",
	a04408 => "WB_CS_S1_CANDIDATE_METRIC",
	a04400 => "WB_CS_S1_CANDIDATE_PHASE",
	a04130 => "WB_CS_S1_CHIP_MASK_WIDTH",
	a0411C => "WB_CS_S1_INTEGRATION_TIME",
	a04128 => "WB_CS_S1_INTEG_STOP_NUM_RUNS",
	a04038 => "WB_CS_S1_MASK_MEM_ADDR",
	a04034 => "WB_CS_S1_MASK_MEM_CLK",
	a04040 => "WB_CS_S1_MASK_MEM_RDATA",
	a04044 => "WB_CS_S1_MASK_MEM_READ",
	a0403C => "WB_CS_S1_MASK_MEM_WDATA",
	a04048 => "WB_CS_S1_MEM_COMMAND_DONE",
	a0412C => "WB_CS_S1_METRIC_HEADROOM",
	a04124 => "WB_CS_S1_NUM_OF_RUNS",
	a04120 => "WB_CS_S1_NUM_RUNS_BEFORE_RST",
	a0440C => "WB_CS_S2_CANDIDATE_CHIP",
	a04414 => "WB_CS_S2_CANDIDATE_GROUP",
	a04418 => "WB_CS_S2_CANDIDATE_METRIC",
	a04410 => "WB_CS_S2_CANDIDATE_SLOT",
	a04134 => "WB_CS_S2_CHIP_OFFSET",
	a04170 => "WB_CS_S2_CODE_GROUP_MSK1_SET",
	a04174 => "WB_CS_S2_CODE_GROUP_MSK2_SET",
	a04178 => "WB_CS_S2_CODE_GROUP_MSK3_SET",
	a0417C => "WB_CS_S2_CODE_GROUP_MSK4_SET",
	a0413C => "WB_CS_S2_INTEGRATION_TIME",
	a04140 => "WB_CS_S2_NUM_RUNS_BEFORE_RST",
	a0441C => "WB_CS_S3_CANDIDATE_CHIP",
	a04424 => "WB_CS_S3_CANDIDATE_CODE",
	a04428 => "WB_CS_S3_CANDIDATE_METRIC",
	a04158 => "WB_CS_S3_CANDIDATE_NUM",
	a04420 => "WB_CS_S3_CANDIDATE_SLOT",
	a04148 => "WB_CS_S3_CHIP_OFFSET",
	a0414C => "WB_CS_S3_CODE_GROUP",
	a04150 => "WB_CS_S3_INTEGRATION_TIME",
	a04144 => "WB_CS_S3_SLOT_OFFSET",
	a0442C => "WB_CS_S4_CANDIDATE_METRIC",
	a04160 => "WB_CS_S4_CHIP_OFFSET",
	a04168 => "WB_CS_S4_INTEGRATION_TIME",
	a04164 => "WB_CS_S4_SCRAMBLING_CODE",
	a0415C => "WB_CS_S4_SLOT_OFFSET",
	a04104 => "WB_CS_SETUP1",
	a04108 => "WB_CS_SETUP2",
	a04004 => "WB_CS_STAGE_CTRL",
	a04008 => "WB_CS_STAGE_STATUS",
	a0A0A0 => "WB_DM_APE_0_SETUP0",
	a0A0B0 => "WB_DM_APE_0_SETUP1",
	a0A0D0 => "WB_DM_APE_A0_ACC_RES",
	a0A080 => "WB_DM_APE_A0_FRAME_STRB",
	a0A0D4 => "WB_DM_APE_B0_ACC_RES",
	a0A090 => "WB_DM_APE_B0_FRAME_STRB",
	a0A0F0 => "WB_DM_APE_CORRELATION",
	a0A0C0 => "WB_DM_APE_CTRL0",
	a0A0C4 => "WB_DM_APE_CTRL1",
	a0A0F4 => "WB_DM_APE_IRQ_CTRL",
	a0A0F8 => "WB_DM_APE_IRQ_STATUS",
	a0A040 => "WB_DM_TFCI0_DECODED",
	a0A008 => "WB_DM_TFCI0_FRAME_STRB",
	a0A04C => "WB_DM_TFCI0_IRQ_CTRL",
	a0A010 => "WB_DM_TFCI0_MAX_VAL",
	a0A014 => "WB_DM_TFCI0_MAX_VAL2",
	a0A044 => "WB_DM_TFCI0_METRIC1",
	a0A048 => "WB_DM_TFCI0_METRIC2",
	a0A018 => "WB_DM_TFCI0_SETUP",
	a0A050 => "WB_DM_TFCI0_STATUS",
	a0A054 => "WB_DM_TFCI1_DECODED",
	a0A00C => "WB_DM_TFCI1_FRAME_STRB",
	a0A060 => "WB_DM_TFCI1_IRQ_CTL",
	a0A020 => "WB_DM_TFCI1_MAX_VAL",
	a0A024 => "WB_DM_TFCI1_MAX_VAL2",
	a0A058 => "WB_DM_TFCI1_METRIC1",
	a0A05C => "WB_DM_TFCI1_METRIC2",
	a0A028 => "WB_DM_TFCI1_SETUP",
	a0A064 => "WB_DM_TFCI1_STATUS",
	a0A070 => "WB_DM_TFCI_DBG_INDEX",
	a0A074 => "WB_DM_TFCI_DBG_VAL",
	a0A078 => "WB_DM_TFCI_EN",
	a17004 => "WB_HA_IRQ_CONF",
	a17008 => "WB_HA_IRQ_STAT",
	a17054 => "WB_HA_IR_PARITY1_ADDR",
	a17058 => "WB_HA_IR_PARITY2_ADDR",
	a17050 => "WB_HA_IR_SYS_ADDR",
	a17060 => "WB_HA_NTSYS",
	a1700C => "WB_HA_PAR_SET",
	a17010 => "WB_HA_PHY_CH_ADDR",
	a17014 => "WB_HA_PHY_CH_ADDR1",
	a17018 => "WB_HA_PHY_CH_ADDR2",
	a1701C => "WB_HA_PHY_CH_ADDR3",
	a17020 => "WB_HA_PHY_CH_ADDR4",
	a17070 => "WB_HA_RM1_P1_EINI",
	a17078 => "WB_HA_RM1_P1_EMINUS",
	a17074 => "WB_HA_RM1_P1_EPLUS",
	a17080 => "WB_HA_RM1_P2_EINI",
	a17088 => "WB_HA_RM1_P2_EMINUS",
	a17084 => "WB_HA_RM1_P2_EPLUS",
	a170A0 => "WB_HA_RM2_P1_EINI",
	a170A8 => "WB_HA_RM2_P1_EMINUS",
	a170A4 => "WB_HA_RM2_P1_EPLUS",
	a170B0 => "WB_HA_RM2_P2_EINI",
	a170B8 => "WB_HA_RM2_P2_EMINUS",
	a170B4 => "WB_HA_RM2_P2_EPLUS",
	a17090 => "WB_HA_RM2_SYS_EINI",
	a17098 => "WB_HA_RM2_SYS_EMINUS",
	a17094 => "WB_HA_RM2_SYS_EPLUS",
	a17000 => "WB_HA_START",
	a18020 => "WB_HSD_CAR",
	a18022 => "WB_HSD_CAR_H",
	a18020 => "WB_HSD_CAR_L",
	a18048 => "WB_HSD_CCI",
	a1803C => "WB_HSD_CGI",
	a18040 => "WB_HSD_COI",
	a18010 => "WB_HSD_DMR",
	a18004 => "WB_HSD_IER",
	a18008 => "WB_HSD_IFR",
	a1804C => "WB_HSD_MMR",
	a18050 => "WB_HSD_MSH",
	a18044 => "WB_HSD_MSI",
	a18050 => "WB_HSD_MSR",
	a18052 => "WB_HSD_MSR_MSH",
	a18050 => "WB_HSD_MSR_MSL",
	a18030 => "WB_HSD_NCR",
	a18038 => "WB_HSD_P1R",
	a18000 => "WB_HSD_SSR",
	a18034 => "WB_HSD_TIR",
	a18018 => "WB_HSD_TLR",
	a18014 => "WB_HSD_UIR",
	a0204C => "WB_IC_15_01_PEND",
	a0204E => "WB_IC_31_16_PEND",
	a02050 => "WB_IC_47_32_PEND",
	a02052 => "WB_IC_63_48_PEND",
	a02054 => "WB_IC_79_64_PEND",
	a02056 => "WB_IC_95_80_PEND",
	a02034 => "WB_IC_ATOMIC_DIS",
	a02030 => "WB_IC_ATOMIC_EN",
	a02010 => "WB_IC_CONFIG_CPU_HPI",
	a02014 => "WB_IC_CONFIG_CPU_LPI",
	a02018 => "WB_IC_CONFIG_DSP_HPI",
	a0201C => "WB_IC_CONFIG_DSP_LPI",
	a02008 => "WB_IC_CONFIG_EN",
	a0200C => "WB_IC_CONFIG_OC",
	a02004 => "WB_IC_CONFIG_PRI",
	a02020 => "WB_IC_CPU_HPI_STATUS",
	a02024 => "WB_IC_CPU_LPI_STATUS",
	a02028 => "WB_IC_DSP_HPI_STATUS",
	a0202C => "WB_IC_DSP_LPI_STATUS",
	a02040 => "WB_IC_EN_15_00_CTRL",
	a02042 => "WB_IC_EN_31_16_CTRL",
	a02044 => "WB_IC_EN_47_32_CTRL",
	a02046 => "WB_IC_EN_63_48_CTRL",
	a02048 => "WB_IC_EN_79_64_CTRL",
	a0204A => "WB_IC_EN_95_80_CTRL",
	a02204 => "WB_IC_INT_STATUS",
	a15100 => "WB_IOS_15MSCE",
	a15104 => "WB_IOS_26MSCE",
	a15108 => "WB_IOS_52MSCE",
	a15060 => "WB_IOS_CLEAR_QUEUE",
	a15064 => "WB_IOS_CLEAR_QUEUE2",
	a15068 => "WB_IOS_CLEAR_QUEUE3",
	a1506C => "WB_IOS_CLEAR_QUEUE4",
	a15070 => "WB_IOS_CLEAR_QUEUE5",
	a15074 => "WB_IOS_CLEAR_QUEUE6",
	a15078 => "WB_IOS_CLEAR_QUEUE7",
	a1507C => "WB_IOS_CLEAR_QUEUE8",
	a15140 => "WB_IOS_DC",
	a1513C => "WB_IOS_DC_ADDR",
	a15014 => "WB_IOS_EMPTY_WBUFFER",
	a15114 => "WB_IOS_IPHE1",
	a15116 => "WB_IOS_IPHE2",
	a15024 => "WB_IOS_QBA",
	a15028 => "WB_IOS_QBA3",
	a1502C => "WB_IOS_QBA4",
	a15030 => "WB_IOS_QBA5",
	a15034 => "WB_IOS_QBA6",
	a15038 => "WB_IOS_QBA7",
	a1503C => "WB_IOS_QBA8",
	a1500C => "WB_IOS_QUEUE_CI",
	a15008 => "WB_IOS_QUEUE_CIE",
	a15004 => "WB_IOS_QUEUE_IE",
	a150A0 => "WB_IOS_QUEUE_IRQ_STATUS",
	a150A4 => "WB_IOS_QUEUE_IRQ_STATUS2",
	a150A8 => "WB_IOS_QUEUE_IRQ_STATUS3",
	a150AC => "WB_IOS_QUEUE_IRQ_STATUS4",
	a150B0 => "WB_IOS_QUEUE_IRQ_STATUS5",
	a150B4 => "WB_IOS_QUEUE_IRQ_STATUS6",
	a150B8 => "WB_IOS_QUEUE_IRQ_STATUS7",
	a150BC => "WB_IOS_QUEUE_IRQ_STATUS8",
	a150C0 => "WB_IOS_QUEUE_RCB0",
	a150C4 => "WB_IOS_QUEUE_RCB1",
	a150E8 => "WB_IOS_QUEUE_RCB10",
	a150EC => "WB_IOS_QUEUE_RCB11",
	a15200 => "WB_IOS_QUEUE_RCB",
	a150F4 => "WB_IOS_QUEUE_RCB13",
	a150F8 => "WB_IOS_QUEUE_RCB14",
	a150FC => "WB_IOS_QUEUE_RCB15",
	a150C8 => "WB_IOS_QUEUE_RCB2",
	a150CC => "WB_IOS_QUEUE_RCB3",
	a150D0 => "WB_IOS_QUEUE_RCB4",
	a150D4 => "WB_IOS_QUEUE_RCB5",
	a150D8 => "WB_IOS_QUEUE_RCB6",
	a150DC => "WB_IOS_QUEUE_RCB7",
	a150E0 => "WB_IOS_QUEUE_RCB8",
	a150E4 => "WB_IOS_QUEUE_RCB9",
	a1510C => "WB_IOS_QUEUE_SI",
	a15040 => "WB_IOS_START_QUEUE",
	a15044 => "WB_IOS_START_QUEUE2",
	a15048 => "WB_IOS_START_QUEUE3",
	a1504C => "WB_IOS_START_QUEUE4",
	a15050 => "WB_IOS_START_QUEUE5",
	a15054 => "WB_IOS_START_QUEUE6",
	a15058 => "WB_IOS_START_QUEUE7",
	a1505C => "WB_IOS_START_QUEUE8",
	a15080 => "WB_IOS_STOP_QUEUE",
	a15084 => "WB_IOS_STOP_QUEUE2",
	a15088 => "WB_IOS_STOP_QUEUE3",
	a1508C => "WB_IOS_STOP_QUEUE4",
	a15090 => "WB_IOS_STOP_QUEUE5",
	a15094 => "WB_IOS_STOP_QUEUE6",
	a15098 => "WB_IOS_STOP_QUEUE7",
	a1509C => "WB_IOS_STOP_QUEUE8",
	a1511C => "WB_IOS_SW_BIA1",
	a1511E => "WB_IOS_SW_BIA2",
	a15120 => "WB_IOS_SW_BIA3",
	a15122 => "WB_IOS_SW_BIA4",
	a15124 => "WB_IOS_SW_BIA5",
	a15126 => "WB_IOS_SW_BIA6",
	a1512C => "WB_IOS_SW_BIC1",
	a1512E => "WB_IOS_SW_BIC2",
	a15130 => "WB_IOS_SW_BIC3",
	a15132 => "WB_IOS_SW_BIC4",
	a15134 => "WB_IOS_SW_BIC5",
	a15136 => "WB_IOS_SW_BIC6",
	a16000 => "WB_MM_DEBUG_MODE",
	a16014 => "WB_MM_IRQ_ACK",
	a1601C => "WB_MM_IRQ_EN",
	a16018 => "WB_MM_IRQ_FORCE",
	a16010 => "WB_MM_MAX_RRAM_SIZE_3_SLOTS",
	a16008 => "WB_MM_MAX_RRAM_SIZE_SLOT",
	a1600C => "WB_MM_RRAM_SIZE_3_SLOTS",
	a16004 => "WB_MM_RRAM_SIZE_SLOT",
	a05300 => "WB_PS_BANK_SPACING",
	a06300 => "WB_PS_BANK_SPACING_IO_BASE_WB_PSEARCH1",
	a0506C => "WB_PS_CH0_AGC_CONTROL_OFFSET",
	a0606C => "WB_PS_CH0_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a0504C => "WB_PS_CH0_CHANNELCODE_OFFSET",
	a0604C => "WB_PS_CH0_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05068 => "WB_PS_CH0_COMPRESSED_MODE_OFFSET",
	a06068 => "WB_PS_CH0_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05044 => "WB_PS_CH0_FRAME_START_OFFSET_QCHIP_OFFSET",
	a06044 => "WB_PS_CH0_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05040 => "WB_PS_CH0_FRAME_START_OFFSET_SLOT_OFFSET",
	a06040 => "WB_PS_CH0_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05084 => "WB_PS_CH0_IQ_SWAP_OFFSET",
	a06084 => "WB_PS_CH0_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05060 => "WB_PS_CH0_NCOH_ACC_LENGTH_OFFSET",
	a06060 => "WB_PS_CH0_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a05074 => "WB_PS_CH0_NO_OF_PEAKS_OFFSET",
	a06074 => "WB_PS_CH0_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a05078 => "WB_PS_CH0_PEAK_SEPARATION_OFFSET",
	a06078 => "WB_PS_CH0_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05080 => "WB_PS_CH0_RESULT_MEM_BANK_SEL_OFFSET",
	a06080 => "WB_PS_CH0_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a05048 => "WB_PS_CH0_SCRAMBLING_CODE_OFFSET",
	a06048 => "WB_PS_CH0_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05054 => "WB_PS_CH0_SCRAMBLING_PHASE_CHIP_OFFSET",
	a06054 => "WB_PS_CH0_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05050 => "WB_PS_CH0_SCRAMBLING_PHASE_SLOT_OFFSET",
	a06050 => "WB_PS_CH0_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05070 => "WB_PS_CH0_SEARCH_MODE_OFFSET",
	a06070 => "WB_PS_CH0_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05064 => "WB_PS_CH0_SEARCH_RESOLUTION_OFFSET",
	a06064 => "WB_PS_CH0_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05058 => "WB_PS_CH0_SF_OFFSET",
	a06058 => "WB_PS_CH0_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a0505C => "WB_PS_CH0_SYM_CORR_LENGTH_OFFSET",
	a0605C => "WB_PS_CH0_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a0507C => "WB_PS_CH0_TYPE_OFFSET",
	a0607C => "WB_PS_CH0_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a050BC => "WB_PS_CH1_AGC_CONTROL_OFFSET",
	a060BC => "WB_PS_CH1_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a0509C => "WB_PS_CH1_CHANNELCODE_OFFSET",
	a0609C => "WB_PS_CH1_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a050B8 => "WB_PS_CH1_COMPRESSED_MODE_OFFSET",
	a060B8 => "WB_PS_CH1_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05094 => "WB_PS_CH1_FRAME_START_OFFSET_QCHIP_OFFSET",
	a06094 => "WB_PS_CH1_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05090 => "WB_PS_CH1_FRAME_START_OFFSET_SLOT_OFFSET",
	a06090 => "WB_PS_CH1_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a050D4 => "WB_PS_CH1_IQ_SWAP_OFFSET",
	a060D4 => "WB_PS_CH1_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a050B0 => "WB_PS_CH1_NCOH_ACC_LENGTH_OFFSET",
	a060B0 => "WB_PS_CH1_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a050C4 => "WB_PS_CH1_NO_OF_PEAKS_OFFSET",
	a060C4 => "WB_PS_CH1_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a050C8 => "WB_PS_CH1_PEAK_SEPARATION_OFFSET",
	a060C8 => "WB_PS_CH1_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a050D0 => "WB_PS_CH1_RESULT_MEM_BANK_SEL_OFFSET",
	a060D0 => "WB_PS_CH1_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a05098 => "WB_PS_CH1_SCRAMBLING_CODE_OFFSET",
	a06098 => "WB_PS_CH1_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a050A4 => "WB_PS_CH1_SCRAMBLING_PHASE_CHIP_OFFSET",
	a060A4 => "WB_PS_CH1_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a050A0 => "WB_PS_CH1_SCRAMBLING_PHASE_SLOT_OFFSET",
	a060A0 => "WB_PS_CH1_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a050C0 => "WB_PS_CH1_SEARCH_MODE_OFFSET",
	a060C0 => "WB_PS_CH1_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a050B4 => "WB_PS_CH1_SEARCH_RESOLUTION_OFFSET",
	a060B4 => "WB_PS_CH1_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a050A8 => "WB_PS_CH1_SF_OFFSET",
	a060A8 => "WB_PS_CH1_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a050AC => "WB_PS_CH1_SYM_CORR_LENGTH_OFFSET",
	a060AC => "WB_PS_CH1_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a050CC => "WB_PS_CH1_TYPE_OFFSET",
	a060CC => "WB_PS_CH1_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a0510C => "WB_PS_CH2_AGC_CONTROL_OFFSET",
	a0610C => "WB_PS_CH2_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a050EC => "WB_PS_CH2_CHANNELCODE_OFFSET",
	a060EC => "WB_PS_CH2_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05108 => "WB_PS_CH2_COMPRESSED_MODE_OFFSET",
	a06108 => "WB_PS_CH2_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a050E4 => "WB_PS_CH2_FRAME_START_OFFSET_QCHIP_OFFSET",
	a060E4 => "WB_PS_CH2_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a050E0 => "WB_PS_CH2_FRAME_START_OFFSET_SLOT_OFFSET",
	a060E0 => "WB_PS_CH2_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05124 => "WB_PS_CH2_IQ_SWAP_OFFSET",
	a06124 => "WB_PS_CH2_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05100 => "WB_PS_CH2_NCOH_ACC_LENGTH_OFFSET",
	a06100 => "WB_PS_CH2_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a05114 => "WB_PS_CH2_NO_OF_PEAKS_OFFSET",
	a06114 => "WB_PS_CH2_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a05118 => "WB_PS_CH2_PEAK_SEPARATION_OFFSET",
	a06118 => "WB_PS_CH2_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05120 => "WB_PS_CH2_RESULT_MEM_BANK_SEL_OFFSET",
	a06120 => "WB_PS_CH2_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a050E8 => "WB_PS_CH2_SCRAMBLING_CODE_OFFSET",
	a060E8 => "WB_PS_CH2_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a050F4 => "WB_PS_CH2_SCRAMBLING_PHASE_CHIP_OFFSET",
	a060F4 => "WB_PS_CH2_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a050F0 => "WB_PS_CH2_SCRAMBLING_PHASE_SLOT_OFFSET",
	a060F0 => "WB_PS_CH2_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05110 => "WB_PS_CH2_SEARCH_MODE_OFFSET",
	a06110 => "WB_PS_CH2_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05104 => "WB_PS_CH2_SEARCH_RESOLUTION_OFFSET",
	a06104 => "WB_PS_CH2_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a050F8 => "WB_PS_CH2_SF_OFFSET",
	a060F8 => "WB_PS_CH2_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a050FC => "WB_PS_CH2_SYM_CORR_LENGTH_OFFSET",
	a060FC => "WB_PS_CH2_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a0511C => "WB_PS_CH2_TYPE_OFFSET",
	a0611C => "WB_PS_CH2_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a0515C => "WB_PS_CH3_AGC_CONTROL_OFFSET",
	a0615C => "WB_PS_CH3_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a0513C => "WB_PS_CH3_CHANNELCODE_OFFSET",
	a0613C => "WB_PS_CH3_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05158 => "WB_PS_CH3_COMPRESSED_MODE_OFFSET",
	a06158 => "WB_PS_CH3_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05134 => "WB_PS_CH3_FRAME_START_OFFSET_QCHIP_OFFSET",
	a06134 => "WB_PS_CH3_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05130 => "WB_PS_CH3_FRAME_START_OFFSET_SLOT_OFFSET",
	a06130 => "WB_PS_CH3_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05174 => "WB_PS_CH3_IQ_SWAP_OFFSET",
	a06174 => "WB_PS_CH3_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05150 => "WB_PS_CH3_NCOH_ACC_LENGTH_OFFSET",
	a06150 => "WB_PS_CH3_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a05164 => "WB_PS_CH3_NO_OF_PEAKS_OFFSET",
	a06164 => "WB_PS_CH3_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a05168 => "WB_PS_CH3_PEAK_SEPARATION_OFFSET",
	a06168 => "WB_PS_CH3_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05170 => "WB_PS_CH3_RESULT_MEM_BANK_SEL_OFFSET",
	a06170 => "WB_PS_CH3_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a05138 => "WB_PS_CH3_SCRAMBLING_CODE_OFFSET",
	a06138 => "WB_PS_CH3_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05144 => "WB_PS_CH3_SCRAMBLING_PHASE_CHIP_OFFSET",
	a06144 => "WB_PS_CH3_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05140 => "WB_PS_CH3_SCRAMBLING_PHASE_SLOT_OFFSET",
	a06140 => "WB_PS_CH3_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05160 => "WB_PS_CH3_SEARCH_MODE_OFFSET",
	a06160 => "WB_PS_CH3_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05154 => "WB_PS_CH3_SEARCH_RESOLUTION_OFFSET",
	a06154 => "WB_PS_CH3_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05148 => "WB_PS_CH3_SF_OFFSET",
	a06148 => "WB_PS_CH3_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a0514C => "WB_PS_CH3_SYM_CORR_LENGTH_OFFSET",
	a0614C => "WB_PS_CH3_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a0516C => "WB_PS_CH3_TYPE_OFFSET",
	a0616C => "WB_PS_CH3_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051AC => "WB_PS_CH4_AGC_CONTROL_OFFSET",
	a061AC => "WB_PS_CH4_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a0518C => "WB_PS_CH4_CHANNELCODE_OFFSET",
	a0618C => "WB_PS_CH4_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051A8 => "WB_PS_CH4_COMPRESSED_MODE_OFFSET",
	a061A8 => "WB_PS_CH4_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05184 => "WB_PS_CH4_FRAME_START_OFFSET_QCHIP_OFFSET",
	a06184 => "WB_PS_CH4_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05180 => "WB_PS_CH4_FRAME_START_OFFSET_SLOT_OFFSET",
	a06180 => "WB_PS_CH4_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a051C4 => "WB_PS_CH4_IQ_SWAP_OFFSET",
	a061C4 => "WB_PS_CH4_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a051A0 => "WB_PS_CH4_NCOH_ACC_LENGTH_OFFSET",
	a061A0 => "WB_PS_CH4_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a051B4 => "WB_PS_CH4_NO_OF_PEAKS_OFFSET",
	a061B4 => "WB_PS_CH4_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a051B8 => "WB_PS_CH4_PEAK_SEPARATION_OFFSET",
	a061B8 => "WB_PS_CH4_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a051C0 => "WB_PS_CH4_RESULT_MEM_BANK_SEL_OFFSET",
	a061C0 => "WB_PS_CH4_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a05188 => "WB_PS_CH4_SCRAMBLING_CODE_OFFSET",
	a06188 => "WB_PS_CH4_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05194 => "WB_PS_CH4_SCRAMBLING_PHASE_CHIP_OFFSET",
	a06194 => "WB_PS_CH4_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05190 => "WB_PS_CH4_SCRAMBLING_PHASE_SLOT_OFFSET",
	a06190 => "WB_PS_CH4_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a051B0 => "WB_PS_CH4_SEARCH_MODE_OFFSET",
	a061B0 => "WB_PS_CH4_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051A4 => "WB_PS_CH4_SEARCH_RESOLUTION_OFFSET",
	a061A4 => "WB_PS_CH4_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05198 => "WB_PS_CH4_SF_OFFSET",
	a06198 => "WB_PS_CH4_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a0519C => "WB_PS_CH4_SYM_CORR_LENGTH_OFFSET",
	a0619C => "WB_PS_CH4_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a051BC => "WB_PS_CH4_TYPE_OFFSET",
	a061BC => "WB_PS_CH4_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051FC => "WB_PS_CH5_AGC_CONTROL_OFFSET",
	a061FC => "WB_PS_CH5_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a051DC => "WB_PS_CH5_CHANNELCODE_OFFSET",
	a061DC => "WB_PS_CH5_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051F8 => "WB_PS_CH5_COMPRESSED_MODE_OFFSET",
	a061F8 => "WB_PS_CH5_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051D4 => "WB_PS_CH5_FRAME_START_OFFSET_QCHIP_OFFSET",
	a061D4 => "WB_PS_CH5_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a051D0 => "WB_PS_CH5_FRAME_START_OFFSET_SLOT_OFFSET",
	a061D0 => "WB_PS_CH5_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05214 => "WB_PS_CH5_IQ_SWAP_OFFSET",
	a06214 => "WB_PS_CH5_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a051F0 => "WB_PS_CH5_NCOH_ACC_LENGTH_OFFSET",
	a061F0 => "WB_PS_CH5_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a05204 => "WB_PS_CH5_NO_OF_PEAKS_OFFSET",
	a06204 => "WB_PS_CH5_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a05208 => "WB_PS_CH5_PEAK_SEPARATION_OFFSET",
	a06208 => "WB_PS_CH5_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05210 => "WB_PS_CH5_RESULT_MEM_BANK_SEL_OFFSET",
	a06210 => "WB_PS_CH5_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a051D8 => "WB_PS_CH5_SCRAMBLING_CODE_OFFSET",
	a061D8 => "WB_PS_CH5_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051E4 => "WB_PS_CH5_SCRAMBLING_PHASE_CHIP_OFFSET",
	a061E4 => "WB_PS_CH5_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a051E0 => "WB_PS_CH5_SCRAMBLING_PHASE_SLOT_OFFSET",
	a061E0 => "WB_PS_CH5_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05200 => "WB_PS_CH5_SEARCH_MODE_OFFSET",
	a06200 => "WB_PS_CH5_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a051F4 => "WB_PS_CH5_SEARCH_RESOLUTION_OFFSET",
	a061F4 => "WB_PS_CH5_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a051E8 => "WB_PS_CH5_SF_OFFSET",
	a061E8 => "WB_PS_CH5_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a051EC => "WB_PS_CH5_SYM_CORR_LENGTH_OFFSET",
	a061EC => "WB_PS_CH5_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a0520C => "WB_PS_CH5_TYPE_OFFSET",
	a0620C => "WB_PS_CH5_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a0524C => "WB_PS_CH6_AGC_CONTROL_OFFSET",
	a0624C => "WB_PS_CH6_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a0522C => "WB_PS_CH6_CHANNELCODE_OFFSET",
	a0622C => "WB_PS_CH6_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05248 => "WB_PS_CH6_COMPRESSED_MODE_OFFSET",
	a06248 => "WB_PS_CH6_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05224 => "WB_PS_CH6_FRAME_START_OFFSET_QCHIP_OFFSET",
	a06224 => "WB_PS_CH6_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05220 => "WB_PS_CH6_FRAME_START_OFFSET_SLOT_OFFSET",
	a06220 => "WB_PS_CH6_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05264 => "WB_PS_CH6_IQ_SWAP_OFFSET",
	a06264 => "WB_PS_CH6_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05240 => "WB_PS_CH6_NCOH_ACC_LENGTH_OFFSET",
	a06240 => "WB_PS_CH6_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a05254 => "WB_PS_CH6_NO_OF_PEAKS_OFFSET",
	a06254 => "WB_PS_CH6_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a05258 => "WB_PS_CH6_PEAK_SEPARATION_OFFSET",
	a06258 => "WB_PS_CH6_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05260 => "WB_PS_CH6_RESULT_MEM_BANK_SEL_OFFSET",
	a06260 => "WB_PS_CH6_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a05228 => "WB_PS_CH6_SCRAMBLING_CODE_OFFSET",
	a06228 => "WB_PS_CH6_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05234 => "WB_PS_CH6_SCRAMBLING_PHASE_CHIP_OFFSET",
	a06234 => "WB_PS_CH6_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05230 => "WB_PS_CH6_SCRAMBLING_PHASE_SLOT_OFFSET",
	a06230 => "WB_PS_CH6_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05250 => "WB_PS_CH6_SEARCH_MODE_OFFSET",
	a06250 => "WB_PS_CH6_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05244 => "WB_PS_CH6_SEARCH_RESOLUTION_OFFSET",
	a06244 => "WB_PS_CH6_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05238 => "WB_PS_CH6_SF_OFFSET",
	a06238 => "WB_PS_CH6_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a0523C => "WB_PS_CH6_SYM_CORR_LENGTH_OFFSET",
	a0623C => "WB_PS_CH6_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a0525C => "WB_PS_CH6_TYPE_OFFSET",
	a0625C => "WB_PS_CH6_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a0529C => "WB_PS_CH7_AGC_CONTROL_OFFSET",
	a0629C => "WB_PS_CH7_AGC_CONTROL_OFFSET_IO_BASE_WB_PSEARCH1",
	a0527C => "WB_PS_CH7_CHANNELCODE_OFFSET",
	a0627C => "WB_PS_CH7_CHANNELCODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05298 => "WB_PS_CH7_COMPRESSED_MODE_OFFSET",
	a06298 => "WB_PS_CH7_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05274 => "WB_PS_CH7_FRAME_START_OFFSET_QCHIP_OFFSET",
	a06274 => "WB_PS_CH7_FRAME_START_OFFSET_QCHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05270 => "WB_PS_CH7_FRAME_START_OFFSET_SLOT_OFFSET",
	a06270 => "WB_PS_CH7_FRAME_START_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a052B4 => "WB_PS_CH7_IQ_SWAP_OFFSET",
	a062B4 => "WB_PS_CH7_IQ_SWAP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05290 => "WB_PS_CH7_NCOH_ACC_LENGTH_OFFSET",
	a06290 => "WB_PS_CH7_NCOH_ACC_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a052A4 => "WB_PS_CH7_NO_OF_PEAKS_OFFSET",
	a062A4 => "WB_PS_CH7_NO_OF_PEAKS_OFFSET_IO_BASE_WB_PSEARCH1",
	a052A8 => "WB_PS_CH7_PEAK_SEPARATION_OFFSET",
	a062A8 => "WB_PS_CH7_PEAK_SEPARATION_OFFSET_IO_BASE_WB_PSEARCH1",
	a052B0 => "WB_PS_CH7_RESULT_MEM_BANK_SEL_OFFSET",
	a062B0 => "WB_PS_CH7_RESULT_MEM_BANK_SEL_OFFSET_IO_BASE_WB_PSEARCH1",
	a05278 => "WB_PS_CH7_SCRAMBLING_CODE_OFFSET",
	a06278 => "WB_PS_CH7_SCRAMBLING_CODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05284 => "WB_PS_CH7_SCRAMBLING_PHASE_CHIP_OFFSET",
	a06284 => "WB_PS_CH7_SCRAMBLING_PHASE_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05280 => "WB_PS_CH7_SCRAMBLING_PHASE_SLOT_OFFSET",
	a06280 => "WB_PS_CH7_SCRAMBLING_PHASE_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a052A0 => "WB_PS_CH7_SEARCH_MODE_OFFSET",
	a062A0 => "WB_PS_CH7_SEARCH_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05294 => "WB_PS_CH7_SEARCH_RESOLUTION_OFFSET",
	a06294 => "WB_PS_CH7_SEARCH_RESOLUTION_OFFSET_IO_BASE_WB_PSEARCH1",
	a05288 => "WB_PS_CH7_SF_OFFSET",
	a06288 => "WB_PS_CH7_SF_OFFSET_IO_BASE_WB_PSEARCH1",
	a0528C => "WB_PS_CH7_SYM_CORR_LENGTH_OFFSET",
	a0628C => "WB_PS_CH7_SYM_CORR_LENGTH_OFFSET_IO_BASE_WB_PSEARCH1",
	a052AC => "WB_PS_CH7_TYPE_OFFSET",
	a062AC => "WB_PS_CH7_TYPE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05008 => "WB_PS_COMPRESSED_MODE_OFFSET",
	a06008 => "WB_PS_COMPRESSED_MODE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05F00 => "WB_PS_FORCE_IRQ_OFFSET",
	a06F00 => "WB_PS_FORCE_IRQ_OFFSET_IO_BASE_WB_PSEARCH1",
	a05300 => "WB_PS_IMPULSE_RESPONSE0_BANK0_OFFSET",
	a06300 => "WB_PS_IMPULSE_RESPONSE0_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05600 => "WB_PS_IMPULSE_RESPONSE0_BANK1_OFFSET",
	a06600 => "WB_PS_IMPULSE_RESPONSE0_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05494 => "WB_PS_IMPULSE_RESPONSE101_OFFSET",
	a06494 => "WB_PS_IMPULSE_RESPONSE101_OFFSET_IO_BASE_WB_PSEARCH1",
	a05498 => "WB_PS_IMPULSE_RESPONSE102_OFFSET",
	a06498 => "WB_PS_IMPULSE_RESPONSE102_OFFSET_IO_BASE_WB_PSEARCH1",
	a0549C => "WB_PS_IMPULSE_RESPONSE103_OFFSET",
	a0649C => "WB_PS_IMPULSE_RESPONSE103_OFFSET_IO_BASE_WB_PSEARCH1",
	a054A0 => "WB_PS_IMPULSE_RESPONSE104_OFFSET",
	a064A0 => "WB_PS_IMPULSE_RESPONSE104_OFFSET_IO_BASE_WB_PSEARCH1",
	a054A4 => "WB_PS_IMPULSE_RESPONSE105_OFFSET",
	a064A4 => "WB_PS_IMPULSE_RESPONSE105_OFFSET_IO_BASE_WB_PSEARCH1",
	a054A8 => "WB_PS_IMPULSE_RESPONSE106_OFFSET",
	a064A8 => "WB_PS_IMPULSE_RESPONSE106_OFFSET_IO_BASE_WB_PSEARCH1",
	a054AC => "WB_PS_IMPULSE_RESPONSE107_OFFSET",
	a064AC => "WB_PS_IMPULSE_RESPONSE107_OFFSET_IO_BASE_WB_PSEARCH1",
	a054B0 => "WB_PS_IMPULSE_RESPONSE108_OFFSET",
	a064B0 => "WB_PS_IMPULSE_RESPONSE108_OFFSET_IO_BASE_WB_PSEARCH1",
	a054B4 => "WB_PS_IMPULSE_RESPONSE109_OFFSET",
	a064B4 => "WB_PS_IMPULSE_RESPONSE109_OFFSET_IO_BASE_WB_PSEARCH1",
	a05328 => "WB_PS_IMPULSE_RESPONSE10_OFFSET",
	a06328 => "WB_PS_IMPULSE_RESPONSE10_OFFSET_IO_BASE_WB_PSEARCH1",
	a054B8 => "WB_PS_IMPULSE_RESPONSE110_OFFSET",
	a064B8 => "WB_PS_IMPULSE_RESPONSE110_OFFSET_IO_BASE_WB_PSEARCH1",
	a054BC => "WB_PS_IMPULSE_RESPONSE111_OFFSET",
	a064BC => "WB_PS_IMPULSE_RESPONSE111_OFFSET_IO_BASE_WB_PSEARCH1",
	a054C0 => "WB_PS_IMPULSE_RESPONSE112_OFFSET",
	a064C0 => "WB_PS_IMPULSE_RESPONSE112_OFFSET_IO_BASE_WB_PSEARCH1",
	a054C4 => "WB_PS_IMPULSE_RESPONSE113_OFFSET",
	a064C4 => "WB_PS_IMPULSE_RESPONSE113_OFFSET_IO_BASE_WB_PSEARCH1",
	a054C8 => "WB_PS_IMPULSE_RESPONSE114_OFFSET",
	a064C8 => "WB_PS_IMPULSE_RESPONSE114_OFFSET_IO_BASE_WB_PSEARCH1",
	a054CC => "WB_PS_IMPULSE_RESPONSE115_OFFSET",
	a064CC => "WB_PS_IMPULSE_RESPONSE115_OFFSET_IO_BASE_WB_PSEARCH1",
	a054D0 => "WB_PS_IMPULSE_RESPONSE116_OFFSET",
	a064D0 => "WB_PS_IMPULSE_RESPONSE116_OFFSET_IO_BASE_WB_PSEARCH1",
	a054D4 => "WB_PS_IMPULSE_RESPONSE117_OFFSET",
	a064D4 => "WB_PS_IMPULSE_RESPONSE117_OFFSET_IO_BASE_WB_PSEARCH1",
	a054D8 => "WB_PS_IMPULSE_RESPONSE118_OFFSET",
	a064D8 => "WB_PS_IMPULSE_RESPONSE118_OFFSET_IO_BASE_WB_PSEARCH1",
	a054DC => "WB_PS_IMPULSE_RESPONSE119_OFFSET",
	a064DC => "WB_PS_IMPULSE_RESPONSE119_OFFSET_IO_BASE_WB_PSEARCH1",
	a0532C => "WB_PS_IMPULSE_RESPONSE11_OFFSET",
	a0632C => "WB_PS_IMPULSE_RESPONSE11_OFFSET_IO_BASE_WB_PSEARCH1",
	a054E0 => "WB_PS_IMPULSE_RESPONSE120_OFFSET",
	a064E0 => "WB_PS_IMPULSE_RESPONSE120_OFFSET_IO_BASE_WB_PSEARCH1",
	a054E4 => "WB_PS_IMPULSE_RESPONSE121_OFFSET",
	a064E4 => "WB_PS_IMPULSE_RESPONSE121_OFFSET_IO_BASE_WB_PSEARCH1",
	a054E8 => "WB_PS_IMPULSE_RESPONSE122_OFFSET",
	a064E8 => "WB_PS_IMPULSE_RESPONSE122_OFFSET_IO_BASE_WB_PSEARCH1",
	a054EC => "WB_PS_IMPULSE_RESPONSE123_OFFSET",
	a064EC => "WB_PS_IMPULSE_RESPONSE123_OFFSET_IO_BASE_WB_PSEARCH1",
	a054F0 => "WB_PS_IMPULSE_RESPONSE124_OFFSET",
	a064F0 => "WB_PS_IMPULSE_RESPONSE124_OFFSET_IO_BASE_WB_PSEARCH1",
	a054F4 => "WB_PS_IMPULSE_RESPONSE125_OFFSET",
	a064F4 => "WB_PS_IMPULSE_RESPONSE125_OFFSET_IO_BASE_WB_PSEARCH1",
	a054F8 => "WB_PS_IMPULSE_RESPONSE126_OFFSET",
	a064F8 => "WB_PS_IMPULSE_RESPONSE126_OFFSET_IO_BASE_WB_PSEARCH1",
	a054FC => "WB_PS_IMPULSE_RESPONSE127_OFFSET",
	a064FC => "WB_PS_IMPULSE_RESPONSE127_OFFSET_IO_BASE_WB_PSEARCH1",
	a05330 => "WB_PS_IMPULSE_RESPONSE12_OFFSET",
	a06330 => "WB_PS_IMPULSE_RESPONSE12_OFFSET_IO_BASE_WB_PSEARCH1",
	a05334 => "WB_PS_IMPULSE_RESPONSE13_OFFSET",
	a06334 => "WB_PS_IMPULSE_RESPONSE13_OFFSET_IO_BASE_WB_PSEARCH1",
	a05338 => "WB_PS_IMPULSE_RESPONSE14_OFFSET",
	a06338 => "WB_PS_IMPULSE_RESPONSE14_OFFSET_IO_BASE_WB_PSEARCH1",
	a0533C => "WB_PS_IMPULSE_RESPONSE15_OFFSET",
	a0633C => "WB_PS_IMPULSE_RESPONSE15_OFFSET_IO_BASE_WB_PSEARCH1",
	a05340 => "WB_PS_IMPULSE_RESPONSE16_OFFSET",
	a06340 => "WB_PS_IMPULSE_RESPONSE16_OFFSET_IO_BASE_WB_PSEARCH1",
	a05344 => "WB_PS_IMPULSE_RESPONSE17_OFFSET",
	a06344 => "WB_PS_IMPULSE_RESPONSE17_OFFSET_IO_BASE_WB_PSEARCH1",
	a05348 => "WB_PS_IMPULSE_RESPONSE18_OFFSET",
	a06348 => "WB_PS_IMPULSE_RESPONSE18_OFFSET_IO_BASE_WB_PSEARCH1",
	a0534C => "WB_PS_IMPULSE_RESPONSE19_OFFSET",
	a0634C => "WB_PS_IMPULSE_RESPONSE19_OFFSET_IO_BASE_WB_PSEARCH1",
	a05304 => "WB_PS_IMPULSE_RESPONSE1_OFFSET",
	a06304 => "WB_PS_IMPULSE_RESPONSE1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05900 => "WB_PS_IMPULSE_RESPONSE0_BANK2_OFFSET",
	a06900 => "WB_PS_IMPULSE_RESPONSE0_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05354 => "WB_PS_IMPULSE_RESPONSE21_OFFSET",
	a06354 => "WB_PS_IMPULSE_RESPONSE21_OFFSET_IO_BASE_WB_PSEARCH1",
	a05358 => "WB_PS_IMPULSE_RESPONSE22_OFFSET",
	a06358 => "WB_PS_IMPULSE_RESPONSE22_OFFSET_IO_BASE_WB_PSEARCH1",
	a0535C => "WB_PS_IMPULSE_RESPONSE23_OFFSET",
	a0635C => "WB_PS_IMPULSE_RESPONSE23_OFFSET_IO_BASE_WB_PSEARCH1",
	a05360 => "WB_PS_IMPULSE_RESPONSE24_OFFSET",
	a06360 => "WB_PS_IMPULSE_RESPONSE24_OFFSET_IO_BASE_WB_PSEARCH1",
	a05364 => "WB_PS_IMPULSE_RESPONSE25_OFFSET",
	a06364 => "WB_PS_IMPULSE_RESPONSE25_OFFSET_IO_BASE_WB_PSEARCH1",
	a05368 => "WB_PS_IMPULSE_RESPONSE26_OFFSET",
	a06368 => "WB_PS_IMPULSE_RESPONSE26_OFFSET_IO_BASE_WB_PSEARCH1",
	a0536C => "WB_PS_IMPULSE_RESPONSE27_OFFSET",
	a0636C => "WB_PS_IMPULSE_RESPONSE27_OFFSET_IO_BASE_WB_PSEARCH1",
	a05370 => "WB_PS_IMPULSE_RESPONSE28_OFFSET",
	a06370 => "WB_PS_IMPULSE_RESPONSE28_OFFSET_IO_BASE_WB_PSEARCH1",
	a05374 => "WB_PS_IMPULSE_RESPONSE29_OFFSET",
	a06374 => "WB_PS_IMPULSE_RESPONSE29_OFFSET_IO_BASE_WB_PSEARCH1",
	a05308 => "WB_PS_IMPULSE_RESPONSE2_OFFSET",
	a06308 => "WB_PS_IMPULSE_RESPONSE2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05378 => "WB_PS_IMPULSE_RESPONSE30_OFFSET",
	a06378 => "WB_PS_IMPULSE_RESPONSE30_OFFSET_IO_BASE_WB_PSEARCH1",
	a0537C => "WB_PS_IMPULSE_RESPONSE31_OFFSET",
	a0637C => "WB_PS_IMPULSE_RESPONSE31_OFFSET_IO_BASE_WB_PSEARCH1",
	a05380 => "WB_PS_IMPULSE_RESPONSE32_OFFSET",
	a06380 => "WB_PS_IMPULSE_RESPONSE32_OFFSET_IO_BASE_WB_PSEARCH1",
	a05384 => "WB_PS_IMPULSE_RESPONSE33_OFFSET",
	a06384 => "WB_PS_IMPULSE_RESPONSE33_OFFSET_IO_BASE_WB_PSEARCH1",
	a05388 => "WB_PS_IMPULSE_RESPONSE34_OFFSET",
	a06388 => "WB_PS_IMPULSE_RESPONSE34_OFFSET_IO_BASE_WB_PSEARCH1",
	a0538C => "WB_PS_IMPULSE_RESPONSE35_OFFSET",
	a0638C => "WB_PS_IMPULSE_RESPONSE35_OFFSET_IO_BASE_WB_PSEARCH1",
	a05390 => "WB_PS_IMPULSE_RESPONSE36_OFFSET",
	a06390 => "WB_PS_IMPULSE_RESPONSE36_OFFSET_IO_BASE_WB_PSEARCH1",
	a05394 => "WB_PS_IMPULSE_RESPONSE37_OFFSET",
	a06394 => "WB_PS_IMPULSE_RESPONSE37_OFFSET_IO_BASE_WB_PSEARCH1",
	a05398 => "WB_PS_IMPULSE_RESPONSE38_OFFSET",
	a06398 => "WB_PS_IMPULSE_RESPONSE38_OFFSET_IO_BASE_WB_PSEARCH1",
	a0539C => "WB_PS_IMPULSE_RESPONSE39_OFFSET",
	a0639C => "WB_PS_IMPULSE_RESPONSE39_OFFSET_IO_BASE_WB_PSEARCH1",
	a0530C => "WB_PS_IMPULSE_RESPONSE3_OFFSET",
	a0630C => "WB_PS_IMPULSE_RESPONSE3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05C00 => "WB_PS_IMPULSE_RESPONSE0_BANK3_OFFSET",
	a06C00 => "WB_PS_IMPULSE_RESPONSE0_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a053A4 => "WB_PS_IMPULSE_RESPONSE41_OFFSET",
	a063A4 => "WB_PS_IMPULSE_RESPONSE41_OFFSET_IO_BASE_WB_PSEARCH1",
	a053A8 => "WB_PS_IMPULSE_RESPONSE42_OFFSET",
	a063A8 => "WB_PS_IMPULSE_RESPONSE42_OFFSET_IO_BASE_WB_PSEARCH1",
	a053AC => "WB_PS_IMPULSE_RESPONSE43_OFFSET",
	a063AC => "WB_PS_IMPULSE_RESPONSE43_OFFSET_IO_BASE_WB_PSEARCH1",
	a053B0 => "WB_PS_IMPULSE_RESPONSE44_OFFSET",
	a063B0 => "WB_PS_IMPULSE_RESPONSE44_OFFSET_IO_BASE_WB_PSEARCH1",
	a053B4 => "WB_PS_IMPULSE_RESPONSE45_OFFSET",
	a063B4 => "WB_PS_IMPULSE_RESPONSE45_OFFSET_IO_BASE_WB_PSEARCH1",
	a053B8 => "WB_PS_IMPULSE_RESPONSE46_OFFSET",
	a063B8 => "WB_PS_IMPULSE_RESPONSE46_OFFSET_IO_BASE_WB_PSEARCH1",
	a053BC => "WB_PS_IMPULSE_RESPONSE47_OFFSET",
	a063BC => "WB_PS_IMPULSE_RESPONSE47_OFFSET_IO_BASE_WB_PSEARCH1",
	a053C0 => "WB_PS_IMPULSE_RESPONSE48_OFFSET",
	a063C0 => "WB_PS_IMPULSE_RESPONSE48_OFFSET_IO_BASE_WB_PSEARCH1",
	a053C4 => "WB_PS_IMPULSE_RESPONSE49_OFFSET",
	a063C4 => "WB_PS_IMPULSE_RESPONSE49_OFFSET_IO_BASE_WB_PSEARCH1",
	a05310 => "WB_PS_IMPULSE_RESPONSE4_OFFSET",
	a06310 => "WB_PS_IMPULSE_RESPONSE4_OFFSET_IO_BASE_WB_PSEARCH1",
	a053C8 => "WB_PS_IMPULSE_RESPONSE50_OFFSET",
	a063C8 => "WB_PS_IMPULSE_RESPONSE50_OFFSET_IO_BASE_WB_PSEARCH1",
	a053CC => "WB_PS_IMPULSE_RESPONSE51_OFFSET",
	a063CC => "WB_PS_IMPULSE_RESPONSE51_OFFSET_IO_BASE_WB_PSEARCH1",
	a053D0 => "WB_PS_IMPULSE_RESPONSE52_OFFSET",
	a063D0 => "WB_PS_IMPULSE_RESPONSE52_OFFSET_IO_BASE_WB_PSEARCH1",
	a053D4 => "WB_PS_IMPULSE_RESPONSE53_OFFSET",
	a063D4 => "WB_PS_IMPULSE_RESPONSE53_OFFSET_IO_BASE_WB_PSEARCH1",
	a053D8 => "WB_PS_IMPULSE_RESPONSE54_OFFSET",
	a063D8 => "WB_PS_IMPULSE_RESPONSE54_OFFSET_IO_BASE_WB_PSEARCH1",
	a053DC => "WB_PS_IMPULSE_RESPONSE55_OFFSET",
	a063DC => "WB_PS_IMPULSE_RESPONSE55_OFFSET_IO_BASE_WB_PSEARCH1",
	a053E0 => "WB_PS_IMPULSE_RESPONSE56_OFFSET",
	a063E0 => "WB_PS_IMPULSE_RESPONSE56_OFFSET_IO_BASE_WB_PSEARCH1",
	a053E4 => "WB_PS_IMPULSE_RESPONSE57_OFFSET",
	a063E4 => "WB_PS_IMPULSE_RESPONSE57_OFFSET_IO_BASE_WB_PSEARCH1",
	a053E8 => "WB_PS_IMPULSE_RESPONSE58_OFFSET",
	a063E8 => "WB_PS_IMPULSE_RESPONSE58_OFFSET_IO_BASE_WB_PSEARCH1",
	a053EC => "WB_PS_IMPULSE_RESPONSE59_OFFSET",
	a063EC => "WB_PS_IMPULSE_RESPONSE59_OFFSET_IO_BASE_WB_PSEARCH1",
	a05314 => "WB_PS_IMPULSE_RESPONSE5_OFFSET",
	a06314 => "WB_PS_IMPULSE_RESPONSE5_OFFSET_IO_BASE_WB_PSEARCH1",
	a053F0 => "WB_PS_IMPULSE_RESPONSE60_OFFSET",
	a063F0 => "WB_PS_IMPULSE_RESPONSE60_OFFSET_IO_BASE_WB_PSEARCH1",
	a053F4 => "WB_PS_IMPULSE_RESPONSE61_OFFSET",
	a063F4 => "WB_PS_IMPULSE_RESPONSE61_OFFSET_IO_BASE_WB_PSEARCH1",
	a053F8 => "WB_PS_IMPULSE_RESPONSE62_OFFSET",
	a063F8 => "WB_PS_IMPULSE_RESPONSE62_OFFSET_IO_BASE_WB_PSEARCH1",
	a053FC => "WB_PS_IMPULSE_RESPONSE63_OFFSET",
	a063FC => "WB_PS_IMPULSE_RESPONSE63_OFFSET_IO_BASE_WB_PSEARCH1",
	a05400 => "WB_PS_IMPULSE_RESPONSE64_OFFSET",
	a06400 => "WB_PS_IMPULSE_RESPONSE64_OFFSET_IO_BASE_WB_PSEARCH1",
	a05404 => "WB_PS_IMPULSE_RESPONSE65_OFFSET",
	a06404 => "WB_PS_IMPULSE_RESPONSE65_OFFSET_IO_BASE_WB_PSEARCH1",
	a05408 => "WB_PS_IMPULSE_RESPONSE66_OFFSET",
	a06408 => "WB_PS_IMPULSE_RESPONSE66_OFFSET_IO_BASE_WB_PSEARCH1",
	a0540C => "WB_PS_IMPULSE_RESPONSE67_OFFSET",
	a0640C => "WB_PS_IMPULSE_RESPONSE67_OFFSET_IO_BASE_WB_PSEARCH1",
	a05410 => "WB_PS_IMPULSE_RESPONSE68_OFFSET",
	a06410 => "WB_PS_IMPULSE_RESPONSE68_OFFSET_IO_BASE_WB_PSEARCH1",
	a05414 => "WB_PS_IMPULSE_RESPONSE69_OFFSET",
	a06414 => "WB_PS_IMPULSE_RESPONSE69_OFFSET_IO_BASE_WB_PSEARCH1",
	a05318 => "WB_PS_IMPULSE_RESPONSE6_OFFSET",
	a06318 => "WB_PS_IMPULSE_RESPONSE6_OFFSET_IO_BASE_WB_PSEARCH1",
	a05418 => "WB_PS_IMPULSE_RESPONSE70_OFFSET",
	a06418 => "WB_PS_IMPULSE_RESPONSE70_OFFSET_IO_BASE_WB_PSEARCH1",
	a0541C => "WB_PS_IMPULSE_RESPONSE71_OFFSET",
	a0641C => "WB_PS_IMPULSE_RESPONSE71_OFFSET_IO_BASE_WB_PSEARCH1",
	a05420 => "WB_PS_IMPULSE_RESPONSE72_OFFSET",
	a06420 => "WB_PS_IMPULSE_RESPONSE72_OFFSET_IO_BASE_WB_PSEARCH1",
	a05424 => "WB_PS_IMPULSE_RESPONSE73_OFFSET",
	a06424 => "WB_PS_IMPULSE_RESPONSE73_OFFSET_IO_BASE_WB_PSEARCH1",
	a05428 => "WB_PS_IMPULSE_RESPONSE74_OFFSET",
	a06428 => "WB_PS_IMPULSE_RESPONSE74_OFFSET_IO_BASE_WB_PSEARCH1",
	a0542C => "WB_PS_IMPULSE_RESPONSE75_OFFSET",
	a0642C => "WB_PS_IMPULSE_RESPONSE75_OFFSET_IO_BASE_WB_PSEARCH1",
	a05430 => "WB_PS_IMPULSE_RESPONSE76_OFFSET",
	a06430 => "WB_PS_IMPULSE_RESPONSE76_OFFSET_IO_BASE_WB_PSEARCH1",
	a05434 => "WB_PS_IMPULSE_RESPONSE77_OFFSET",
	a06434 => "WB_PS_IMPULSE_RESPONSE77_OFFSET_IO_BASE_WB_PSEARCH1",
	a05438 => "WB_PS_IMPULSE_RESPONSE78_OFFSET",
	a06438 => "WB_PS_IMPULSE_RESPONSE78_OFFSET_IO_BASE_WB_PSEARCH1",
	a0543C => "WB_PS_IMPULSE_RESPONSE79_OFFSET",
	a0643C => "WB_PS_IMPULSE_RESPONSE79_OFFSET_IO_BASE_WB_PSEARCH1",
	a0531C => "WB_PS_IMPULSE_RESPONSE7_OFFSET",
	a0631C => "WB_PS_IMPULSE_RESPONSE7_OFFSET_IO_BASE_WB_PSEARCH1",
	a05440 => "WB_PS_IMPULSE_RESPONSE80_OFFSET",
	a06440 => "WB_PS_IMPULSE_RESPONSE80_OFFSET_IO_BASE_WB_PSEARCH1",
	a05444 => "WB_PS_IMPULSE_RESPONSE81_OFFSET",
	a06444 => "WB_PS_IMPULSE_RESPONSE81_OFFSET_IO_BASE_WB_PSEARCH1",
	a05448 => "WB_PS_IMPULSE_RESPONSE82_OFFSET",
	a06448 => "WB_PS_IMPULSE_RESPONSE82_OFFSET_IO_BASE_WB_PSEARCH1",
	a0544C => "WB_PS_IMPULSE_RESPONSE83_OFFSET",
	a0644C => "WB_PS_IMPULSE_RESPONSE83_OFFSET_IO_BASE_WB_PSEARCH1",
	a05450 => "WB_PS_IMPULSE_RESPONSE84_OFFSET",
	a06450 => "WB_PS_IMPULSE_RESPONSE84_OFFSET_IO_BASE_WB_PSEARCH1",
	a05454 => "WB_PS_IMPULSE_RESPONSE85_OFFSET",
	a06454 => "WB_PS_IMPULSE_RESPONSE85_OFFSET_IO_BASE_WB_PSEARCH1",
	a05458 => "WB_PS_IMPULSE_RESPONSE86_OFFSET",
	a06458 => "WB_PS_IMPULSE_RESPONSE86_OFFSET_IO_BASE_WB_PSEARCH1",
	a0545C => "WB_PS_IMPULSE_RESPONSE87_OFFSET",
	a0645C => "WB_PS_IMPULSE_RESPONSE87_OFFSET_IO_BASE_WB_PSEARCH1",
	a05460 => "WB_PS_IMPULSE_RESPONSE88_OFFSET",
	a06460 => "WB_PS_IMPULSE_RESPONSE88_OFFSET_IO_BASE_WB_PSEARCH1",
	a05464 => "WB_PS_IMPULSE_RESPONSE89_OFFSET",
	a06464 => "WB_PS_IMPULSE_RESPONSE89_OFFSET_IO_BASE_WB_PSEARCH1",
	a05320 => "WB_PS_IMPULSE_RESPONSE8_OFFSET",
	a06320 => "WB_PS_IMPULSE_RESPONSE8_OFFSET_IO_BASE_WB_PSEARCH1",
	a05468 => "WB_PS_IMPULSE_RESPONSE90_OFFSET",
	a06468 => "WB_PS_IMPULSE_RESPONSE90_OFFSET_IO_BASE_WB_PSEARCH1",
	a0546C => "WB_PS_IMPULSE_RESPONSE91_OFFSET",
	a0646C => "WB_PS_IMPULSE_RESPONSE91_OFFSET_IO_BASE_WB_PSEARCH1",
	a05470 => "WB_PS_IMPULSE_RESPONSE92_OFFSET",
	a06470 => "WB_PS_IMPULSE_RESPONSE92_OFFSET_IO_BASE_WB_PSEARCH1",
	a05474 => "WB_PS_IMPULSE_RESPONSE93_OFFSET",
	a06474 => "WB_PS_IMPULSE_RESPONSE93_OFFSET_IO_BASE_WB_PSEARCH1",
	a05478 => "WB_PS_IMPULSE_RESPONSE94_OFFSET",
	a06478 => "WB_PS_IMPULSE_RESPONSE94_OFFSET_IO_BASE_WB_PSEARCH1",
	a0547C => "WB_PS_IMPULSE_RESPONSE95_OFFSET",
	a0647C => "WB_PS_IMPULSE_RESPONSE95_OFFSET_IO_BASE_WB_PSEARCH1",
	a05480 => "WB_PS_IMPULSE_RESPONSE96_OFFSET",
	a06480 => "WB_PS_IMPULSE_RESPONSE96_OFFSET_IO_BASE_WB_PSEARCH1",
	a05484 => "WB_PS_IMPULSE_RESPONSE97_OFFSET",
	a06484 => "WB_PS_IMPULSE_RESPONSE97_OFFSET_IO_BASE_WB_PSEARCH1",
	a05488 => "WB_PS_IMPULSE_RESPONSE98_OFFSET",
	a06488 => "WB_PS_IMPULSE_RESPONSE98_OFFSET_IO_BASE_WB_PSEARCH1",
	a0548C => "WB_PS_IMPULSE_RESPONSE99_OFFSET",
	a0648C => "WB_PS_IMPULSE_RESPONSE99_OFFSET_IO_BASE_WB_PSEARCH1",
	a05324 => "WB_PS_IMPULSE_RESPONSE9_OFFSET",
	a06324 => "WB_PS_IMPULSE_RESPONSE9_OFFSET_IO_BASE_WB_PSEARCH1",
	a05004 => "WB_PS_INTERRUPT_SETUP_OFFSET",
	a06004 => "WB_PS_INTERRUPT_SETUP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05000 => "WB_PS_INTERRUPT_STATUS_OFFSET",
	a06000 => "WB_PS_INTERRUPT_STATUS_OFFSET_IO_BASE_WB_PSEARCH1",
	a05018 => "WB_PS_LOSE_SYNC_OFFSET",
	a06018 => "WB_PS_LOSE_SYNC_OFFSET_IO_BASE_WB_PSEARCH1",
	a05014 => "WB_PS_OFFLINE_OFFSET_CHIP_OFFSET",
	a06014 => "WB_PS_OFFLINE_OFFSET_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05010 => "WB_PS_OFFLINE_OFFSET_SLOT_OFFSET",
	a06010 => "WB_PS_OFFLINE_OFFSET_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05574 => "WB_PS_RESULT_ID_BANK0_OFFSET",
	a06574 => "WB_PS_RESULT_ID_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05874 => "WB_PS_RESULT_ID_BANK1_OFFSET",
	a06874 => "WB_PS_RESULT_ID_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B74 => "WB_PS_RESULT_ID_BANK2_OFFSET",
	a06B74 => "WB_PS_RESULT_ID_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E74 => "WB_PS_RESULT_ID_BANK3_OFFSET",
	a06E74 => "WB_PS_RESULT_ID_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a0556C => "WB_PS_RES_NOISE_ACC_BANK0_OFFSET",
	a0656C => "WB_PS_RES_NOISE_ACC_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a0586C => "WB_PS_RES_NOISE_ACC_BANK1_OFFSET",
	a0686C => "WB_PS_RES_NOISE_ACC_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B6C => "WB_PS_RES_NOISE_ACC_BANK2_OFFSET",
	a06B6C => "WB_PS_RES_NOISE_ACC_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E6C => "WB_PS_RES_NOISE_ACC_BANK3_OFFSET",
	a06E6C => "WB_PS_RES_NOISE_ACC_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05570 => "WB_PS_RES_NO_NOISE_PEAKS_BANK0_OFFSET",
	a06570 => "WB_PS_RES_NO_NOISE_PEAKS_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05870 => "WB_PS_RES_NO_NOISE_PEAKS_BANK1_OFFSET",
	a06870 => "WB_PS_RES_NO_NOISE_PEAKS_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B70 => "WB_PS_RES_NO_NOISE_PEAKS_BANK2_OFFSET",
	a06B70 => "WB_PS_RES_NO_NOISE_PEAKS_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E70 => "WB_PS_RES_NO_NOISE_PEAKS_BANK3_OFFSET",
	a06E70 => "WB_PS_RES_NO_NOISE_PEAKS_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05568 => "WB_PS_RES_NO_OF_PEAKS_BANK0_OFFSET",
	a06568 => "WB_PS_RES_NO_OF_PEAKS_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05868 => "WB_PS_RES_NO_OF_PEAKS_BANK1_OFFSET",
	a06868 => "WB_PS_RES_NO_OF_PEAKS_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B68 => "WB_PS_RES_NO_OF_PEAKS_BANK2_OFFSET",
	a06B68 => "WB_PS_RES_NO_OF_PEAKS_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E68 => "WB_PS_RES_NO_OF_PEAKS_BANK3_OFFSET",
	a06E68 => "WB_PS_RES_NO_OF_PEAKS_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a0550C => "WB_PS_RES_PEAK_0_INDEX_BANK0_OFFSET",
	a0650C => "WB_PS_RES_PEAK_0_INDEX_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a0580C => "WB_PS_RES_PEAK_0_INDEX_BANK1_OFFSET",
	a0680C => "WB_PS_RES_PEAK_0_INDEX_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B0C => "WB_PS_RES_PEAK_0_INDEX_BANK2_OFFSET",
	a06B0C => "WB_PS_RES_PEAK_0_INDEX_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E0C => "WB_PS_RES_PEAK_0_INDEX_BANK3_OFFSET",
	a06E0C => "WB_PS_RES_PEAK_0_INDEX_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05508 => "WB_PS_RES_PEAK_0_LEVEL_BANK0_OFFSET",
	a06508 => "WB_PS_RES_PEAK_0_LEVEL_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05808 => "WB_PS_RES_PEAK_0_LEVEL_BANK1_OFFSET",
	a06808 => "WB_PS_RES_PEAK_0_LEVEL_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B08 => "WB_PS_RES_PEAK_0_LEVEL_BANK2_OFFSET",
	a06B08 => "WB_PS_RES_PEAK_0_LEVEL_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E08 => "WB_PS_RES_PEAK_0_LEVEL_BANK3_OFFSET",
	a06E08 => "WB_PS_RES_PEAK_0_LEVEL_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05504 => "WB_PS_RES_START_QCHIP_BANK0_OFFSET",
	a06504 => "WB_PS_RES_START_QCHIP_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05804 => "WB_PS_RES_START_QCHIP_BANK1_OFFSET",
	a06804 => "WB_PS_RES_START_QCHIP_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B04 => "WB_PS_RES_START_QCHIP_BANK2_OFFSET",
	a06B04 => "WB_PS_RES_START_QCHIP_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E04 => "WB_PS_RES_START_QCHIP_BANK3_OFFSET",
	a06E04 => "WB_PS_RES_START_QCHIP_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05500 => "WB_PS_RES_START_SLOT_BANK0_OFFSET",
	a06500 => "WB_PS_RES_START_SLOT_BANK0_OFFSET_IO_BASE_WB_PSEARCH1",
	a05800 => "WB_PS_RES_START_SLOT_BANK1_OFFSET",
	a06800 => "WB_PS_RES_START_SLOT_BANK1_OFFSET_IO_BASE_WB_PSEARCH1",
	a05B00 => "WB_PS_RES_START_SLOT_BANK2_OFFSET",
	a06B00 => "WB_PS_RES_START_SLOT_BANK2_OFFSET_IO_BASE_WB_PSEARCH1",
	a05E00 => "WB_PS_RES_START_SLOT_BANK3_OFFSET",
	a06E00 => "WB_PS_RES_START_SLOT_BANK3_OFFSET_IO_BASE_WB_PSEARCH1",
	a05024 => "WB_PS_SEARCH_ABORT_OFFSET",
	a06024 => "WB_PS_SEARCH_ABORT_OFFSET_IO_BASE_WB_PSEARCH1",
	a05020 => "WB_PS_SEARCH_ACTIVATE_OFFSET",
	a06020 => "WB_PS_SEARCH_ACTIVATE_OFFSET_IO_BASE_WB_PSEARCH1",
	a05034 => "WB_PS_SEARCH_ID_OFFSET",
	a06034 => "WB_PS_SEARCH_ID_OFFSET_IO_BASE_WB_PSEARCH1",
	a05028 => "WB_PS_SEARCH_SETUP_OFFSET",
	a06028 => "WB_PS_SEARCH_SETUP_OFFSET_IO_BASE_WB_PSEARCH1",
	a05030 => "WB_PS_SEARCH_WAIT_CHIP_OFFSET",
	a06030 => "WB_PS_SEARCH_WAIT_CHIP_OFFSET_IO_BASE_WB_PSEARCH1",
	a0502C => "WB_PS_SEARCH_WAIT_SLOT_OFFSET",
	a0602C => "WB_PS_SEARCH_WAIT_SLOT_OFFSET_IO_BASE_WB_PSEARCH1",
	a0C030 => "WB_RFIF_AGC_CHIP_OFFSET",
	a0C02C => "WB_RFIF_AGC_CLK_EN",
	a0C050 => "WB_RFIF_AGC_KI",
	a0C054 => "WB_RFIF_AGC_KP",
	a0C044 => "WB_RFIF_AGC_M",
	a0C048 => "WB_RFIF_AGC_N",
	a0C078 => "WB_RFIF_AGC_OUTPUT_1",
	a0C080 => "WB_RFIF_AGC_OUTPUT_2",
	a0C040 => "WB_RFIF_AGC_P",
	a0C07C => "WB_RFIF_AGC_STATE_2",
	a0C068 => "WB_RFIF_ALT_AGC_KI",
	a0C06C => "WB_RFIF_ALT_AGC_KP",
	a0C064 => "WB_RFIF_ALT_AGC_N",
	a0C060 => "WB_RFIF_ALT_AGC_P",
	a0C038 => "WB_RFIF_ANTI_WINDUP",
	a0C000 => "WB_RFIF_CTRL",
	a0C0F8 => "WB_RFIF_IRQ_CLR",
	a0C0F0 => "WB_RFIF_IRQ_CTRL",
	a0C0FC => "WB_RFIF_IRQ_SET",
	a0C0F4 => "WB_RFIF_IRQ_STATUS",
	a0C034 => "WB_RFIF_LOAD_ALT_PARAMS",
	a0C058 => "WB_RFIF_LOAD_STATE_1",
	a0C05C => "WB_RFIF_LOAD_STATE_2",
	a0C09C => "WB_RFIF_MAX_TX_POSITION",
	a0C0A8 => "WB_RFIF_MEM_R_DATA_LSB",
	a0C0AA => "WB_RFIF_MEM_R_DATA_MSB",
	a0C0B0 => "WB_RFIF_MEM_R_W_ADDR",
	a0C0A0 => "WB_RFIF_MEM_W_DATA_LSB",
	a0C0A2 => "WB_RFIF_MEM_W_DATA_MSB",
	a0C004 => "WB_RFIF_RF_DATA_CPU_LSB",
	a0C006 => "WB_RFIF_RF_DATA_CPU_MSB",
	a0C008 => "WB_RFIF_RF_DATA_DSP_LSB",
	a0C00A => "WB_RFIF_RF_DATA_DSP_MSB",
	a0C01C => "WB_RFIF_RF_PARAM_CPU_LSB",
	a0C01E => "WB_RFIF_RF_PARAM_CPU_MSB",
	a0C020 => "WB_RFIF_RF_PARAM_DSP_LSB",
	a0C022 => "WB_RFIF_RF_PARAM_DSP_MSB",
	a0C028 => "WB_RFIF_RF_PARAM_SEQ_LSB",
	a0C02A => "WB_RFIF_RF_PARAM_SEQ_MSB",
	a0C03C => "WB_RFIF_RF_SEBUDA_CTRL",
	a0C018 => "WB_RFIF_RX_QCHIP_OFFSET",
	a0C014 => "WB_RFIF_RX_SLOT_OFFSET",
	a0C090 => "WB_RFIF_RX_TX_TIMING_ADJ",
	a0C0C0 => "WB_RFIF_SEQ_COND_VECTOR_LSB",
	a0C0C2 => "WB_RFIF_SEQ_COND_VECTOR_MSB",
	a0C0CC => "WB_RFIF_SEQ_EVENT",
	a0C0C8 => "WB_RFIF_SEQ_INTERRUPT_ID",
	a0C0D0 => "WB_RFIF_SEQ_PROG0_PC",
	a0C0D4 => "WB_RFIF_SEQ_PROG1_PC",
	a0C0D8 => "WB_RFIF_SEQ_PROG2_PC",
	a0C0E0 => "WB_RFIF_SEQ_PROG_CTRL",
	a0C0B4 => "WB_RFIF_SEQ_START_ADDR_PROG0",
	a0C0B8 => "WB_RFIF_SEQ_START_ADDR_PROG1",
	a0C0BC => "WB_RFIF_SEQ_START_ADDR_PROG2",
	a0C04C => "WB_RFIF_SREF",
	a0C098 => "WB_RFIF_TFC_GAIN_VAL",
	a0C094 => "WB_RFIF_TPC_STEP_SIZE",
	a1200C => "WB_RP_CTRL",
	a12014 => "WB_RP_FORCE_IRQ",
	a12010 => "WB_RP_IRQ",
	a12018 => "WB_RP_IRQ_STATUS",
	a12008 => "WB_RP_MCRAM_ADDR",
	a12030 => "WB_RP_OFFLINE_TRIG_DEVICE",
	a12034 => "WB_RP_RSSI_ADDR",
	a12040 => "WB_RP_RSSI_DATA",
	a12038 => "WB_RP_RSSI_TIME",
	a1203C => "WB_RP_RSSI_TIME_U",
	a12018 => "WB_RP_SAMPLE_SIZE_L",
	a1201C => "WB_RP_SAMPLE_SIZE",
	a12000 => "WB_RP_START",
	a12020 => "WB_RP_START_TIME_QCHIP",
	a12024 => "WB_RP_START_TIME_SLOT",
	a12004 => "WB_RP_STOP",
	a12028 => "WB_RP_TIME_STAMP_QCHIP",
	a1202C => "WB_RP_TIME_STAMP_SLOT",
	a07000 => "WB_RR_ACTIVATE",
	a07060 => "WB_RR_GLOBAL_COMP_MODE",
	a07004 => "WB_RR_INITIALIZED",
	a07130 => "WB_RR_OFFLINE_REQ",
	a07090 => "WB_RR_PAR_READ_DESP_NBR",
	a07128 => "WB_RR_PAR_READ_REQ",
	a0713C => "WB_RR_POWER_DOWN_ANTENNA",
	a0712C => "WB_RR_READ_ANTENNA_SELECT",
	a0710C => "WB_RR_READ_CH_CODE",
	a07124 => "WB_RR_READ_COMP_MODE",
	a07120 => "WB_RR_READ_DESP_MODE",
	a07100 => "WB_RR_READ_QC_OFFSET",
	a07108 => "WB_RR_READ_SCR_CODE",
	a07114 => "WB_RR_READ_SCR_CODE_CHIP_PHASE",
	a07110 => "WB_RR_READ_SCR_CODE_SLOT_PHASE",
	a07118 => "WB_RR_READ_SF",
	a07104 => "WB_RR_READ_SLOT_OFFSET",
	a0704C => "WB_RR_SET_ANTENNA_SELECT",
	a0702C => "WB_RR_SET_CH_CODE",
	a07044 => "WB_RR_SET_COMP_MODE",
	a07040 => "WB_RR_SET_DESP_MODE",
	a07048 => "WB_RR_SET_DESP_NBR",
	a07020 => "WB_RR_SET_QC_OFFSET",
	a07028 => "WB_RR_SET_SCR_CODE",
	a07034 => "WB_RR_SET_SCR_CODE_CHIP_PHASE",
	a07030 => "WB_RR_SET_SCR_CODE_SLOT_PHASE",
	a07038 => "WB_RR_SET_SF",
	a07024 => "WB_RR_SET_SLOT_OFFSET",
	a07138 => "WB_RR_SWAP_IQ_DATA",
	a07010 => "WB_RR_UPDATE_PAR",
	a0D010 => "WB_RX1_BASE_ADDR_PH_CH_LSB",
	a0D012 => "WB_RX1_BASE_ADDR_PH_CH_MSB",
	a0D008 => "WB_RX1_BASE_ADDR_TR_CH_LSB",
	a0D00A => "WB_RX1_BASE_ADDR_TR_CH_MSB",
	a0D020 => "WB_RX1_IRQ_CLR",
	a0D01C => "WB_RX1_IRQ_EN",
	a0D024 => "WB_RX1_IRQ_FORCE",
	a0D014 => "WB_RX1_LENGTH_PH_CH",
	a0D00C => "WB_RX1_LENGTH_TR_CH",
	a0D018 => "WB_RX1_RFP_PARMS",
	a0D028 => "WB_RX1_SOFT_COMBINE",
	a0D004 => "WB_RX1_START",
	a0E09C => "WB_RX2_BLOCKS0",
	a0E0A4 => "WB_RX2_BLOCKS1",
	a0E0EC => "WB_RX2_BLOCKS10",
	a0E0F4 => "WB_RX2_BLOCKS11",
	a0E0FC => "WB_RX2_BLOCKS12",
	a0E104 => "WB_RX2_BLOCKS13",
	a0E10C => "WB_RX2_BLOCKS14",
	a0E114 => "WB_RX2_BLOCKS15",
	a0E0AC => "WB_RX2_BLOCKS2",
	a0E0B4 => "WB_RX2_BLOCKS3",
	a0E0BC => "WB_RX2_BLOCKS4",
	a0E0C4 => "WB_RX2_BLOCKS5",
	a0E0CC => "WB_RX2_BLOCKS6",
	a0E0D4 => "WB_RX2_BLOCKS7",
	a0E0DC => "WB_RX2_BLOCKS8",
	a0E0E4 => "WB_RX2_BLOCKS9",
	a0E11C => "WB_RX2_CD_ALIGN_BITS",
	a0E118 => "WB_RX2_CD_DEST_ADDR",
	a0E118 => "WB_RX2_CD_DEST_ADDR_LSW",
	a0E11A => "WB_RX2_CD_DEST_ADDR_MSW",
	a0E078 => "WB_RX2_CD_ENERGY_NUM_SV",
	a0E078 => "WB_RX2_CD_ENERGY_NUM_SV_LSW",
	a0E07A => "WB_RX2_CD_ENERGY_NUM_SV_MSW",
	a0E07C => "WB_RX2_CD_ENERGY_SUM",
	a0E07C => "WB_RX2_CD_ENERGY_SUM_LSW",
	a0E07E => "WB_RX2_CD_ENERGY_SUM_MSW",
	a0E06C => "WB_RX2_CD_E_INI",
	a0E06C => "WB_RX2_CD_E_INI_LSW",
	a0E06E => "WB_RX2_CD_E_INI_MSW",
	a0E074 => "WB_RX2_CD_E_MINUS_DELTA_N",
	a0E074 => "WB_RX2_CD_E_MINUS_DELTA_N_LSW",
	a0E076 => "WB_RX2_CD_E_MINUS_DELTA_N_MSW",
	a0E070 => "WB_RX2_CD_E_PLUS",
	a0E070 => "WB_RX2_CD_E_PLUS_LSW",
	a0E072 => "WB_RX2_CD_E_PLUS_MSW",
	a0E024 => "WB_RX2_CD_MODE",
	a0E04C => "WB_RX2_CD_P_LENGTH0",
	a0E050 => "WB_RX2_CD_P_LENGTH1",
	a0E054 => "WB_RX2_CD_P_LENGTH2",
	a0E058 => "WB_RX2_CD_P_LENGTH3",
	a0E05C => "WB_RX2_CD_REL99_FLAG",
	a0E060 => "WB_RX2_CD_P_LENGTH5",
	a0E064 => "WB_RX2_CD_P_LENGTH6",
	a0E068 => "WB_RX2_CD_P_LENGTH7",
	a0E02C => "WB_RX2_CD_SOURCE_ADDR0",
	a0E030 => "WB_RX2_CD_SOURCE_ADDR1",
	a0E034 => "WB_RX2_CD_SOURCE_ADDR2",
	a0E038 => "WB_RX2_CD_SOURCE_ADDR3",
	a0E03C => "WB_RX2_CD_SOURCE_ADDR4",
	a0E040 => "WB_RX2_CD_SOURCE_ADDR5",
	a0E044 => "WB_RX2_CD_SOURCE_ADDR6",
	a0E048 => "WB_RX2_CD_SOURCE_ADDR7",
	a0E020 => "WB_RX2_CD_START",
	a0E084 => "WB_RX2_CD_TRANSPORT_BLOCKS",
	a0E080 => "WB_RX2_CD_TRANSPORT_BLOCK_LEN",
	a0E028 => "WB_RX2_CD_TTI",
	a0E290 => "WB_RX2_EAGCH_ALIGN_BITS",
	a0E018 => "WB_RX2_EAGCH_CD_IRQ",
	a0E28C => "WB_RX2_EAGCH_DEST_ADDR",
	a0E284 => "WB_RX2_EAGCH_MODE",
	a0E294 => "WB_RX2_EAGCH_PRIMARY_E_RNTI",
	a0E298 => "WB_RX2_EAGCH_SECONDARY_E_RNTI",
	a0E288 => "WB_RX2_EAGCH_SOURCE_ADDR",
	a0E280 => "WB_RX2_EAGCH_START",
	a0E094 => "WB_RX2_FORMAT_SELECT",
	a0E26C => "WB_RX2_HSC_ALIGN_BITS",
	a0E00C => "WB_RX2_HSC_CD_IRQ",
	a0E274 => "WB_RX2_HSC_CHAN_CODE",
	a0E268 => "WB_RX2_HSC_DEST_ADDR",
	a0E254 => "WB_RX2_HSC_MODE",
	a0E260 => "WB_RX2_HSC_SOURCE_ADDR",
	a0E250 => "WB_RX2_HSC_START",
	a0E270 => "WB_RX2_HSC_UE_IDENTITY",
	a0E22C => "WB_RX2_HSD_ACTUAL_ITERATIONS",
	a0E230 => "WB_RX2_HSD_ACTUAL_ITERATIONS1",
	a0E238 => "WB_RX2_HSD_ALIGN_BITS",
	a0E234 => "WB_RX2_HSD_DEST_ADDR",
	a0E234 => "WB_RX2_HSD_DEST_ADDR_LSW",
	a0E236 => "WB_RX2_HSD_DEST_ADDR_MSW",
	a0E23C => "WB_RX2_HSD_DISREQ",
	a0E224 => "WB_RX2_HSD_ITERATIONS_MAX",
	a0E228 => "WB_RX2_HSD_ITERATIONS_MIN",
	a0E21C => "WB_RX2_HSD_MODE",
	a0E014 => "WB_RX2_HSD_TD_IRQ",
	a0E220 => "WB_RX2_HSD_TRANSPORT_BLOCK_LEN",
	a0E098 => "WB_RX2_LENGTH0",
	a0E0A0 => "WB_RX2_LENGTH1",
	a0E0E8 => "WB_RX2_LENGTH10",
	a0E0F0 => "WB_RX2_LENGTH11",
	a0E0F8 => "WB_RX2_LENGTH12",
	a0E100 => "WB_RX2_LENGTH13",
	a0E108 => "WB_RX2_LENGTH14",
	a0E110 => "WB_RX2_LENGTH15",
	a0E0A8 => "WB_RX2_LENGTH2",
	a0E0B0 => "WB_RX2_LENGTH3",
	a0E0B8 => "WB_RX2_LENGTH4",
	a0E0C0 => "WB_RX2_LENGTH5",
	a0E0C8 => "WB_RX2_LENGTH6",
	a0E0D0 => "WB_RX2_LENGTH7",
	a0E0D8 => "WB_RX2_LENGTH8",
	a0E0E0 => "WB_RX2_LENGTH9",
	a0E004 => "WB_RX2_MODE",
	a0E08C => "WB_RX2_RECEIVED_FORMAT",
	a0E090 => "WB_RX2_RECEIVED_S_METRIC",
	a0E008 => "WB_RX2_REL99_CD_IRQ",
	a0E010 => "WB_RX2_REL99_TD_IRQ",
	a0E19C => "WB_RX2_TD_ACTUAL_ITERATIONS",
	a0E1A0 => "WB_RX2_TD_ACTUAL_ITERATIONS1",
	a0E208 => "WB_RX2_TD_ALIGN_BITS",
	a0E204 => "WB_RX2_TD_DEST_ADDR",
	a0E204 => "WB_RX2_TD_DEST_ADDR_LSW",
	a0E206 => "WB_RX2_TD_DEST_ADDR_MSW",
	a0E180 => "WB_RX2_TD_ENERGY_NUM_SV",
	a0E180 => "WB_RX2_TD_ENERGY_NUM_SV_LSW",
	a0E182 => "WB_RX2_TD_ENERGY_NUM_SV_MSW",
	a0E184 => "WB_RX2_TD_ENERGY_SUM",
	a0E184 => "WB_RX2_TD_ENERGY_SUM_LSW",
	a0E186 => "WB_RX2_TD_ENERGY_SUM_MSW",
	a0E174 => "WB_RX2_TD_E_INI",
	a0E174 => "WB_RX2_TD_E_INI_LSW",
	a0E176 => "WB_RX2_TD_E_INI_MSW",
	a0E17C => "WB_RX2_TD_E_MINUS_DELTA_N",
	a0E17C => "WB_RX2_TD_E_MINUS_DELTA_N_LSW",
	a0E17E => "WB_RX2_TD_E_MINUS_DELTA_N_MSW",
	a0E178 => "WB_RX2_TD_E_PLUS",
	a0E178 => "WB_RX2_TD_E_PLUS_LSW",
	a0E17A => "WB_RX2_TD_E_PLUS_MSW",
	a0E194 => "WB_RX2_TD_ITERATIONS_MAX",
	a0E198 => "WB_RX2_TD_ITERATIONS_MIN",
	a0E12C => "WB_RX2_TD_MODE",
	a0E154 => "WB_RX2_TD_P_LENGTH0",
	a0E158 => "WB_RX2_TD_P_LENGTH1",
	a0E15C => "WB_RX2_TD_P_LENGTH2",
	a0E160 => "WB_RX2_TD_P_LENGTH3",
	a0E164 => "WB_RX2_TD_P_LENGTH4",
	a0E168 => "WB_RX2_TD_P_LENGTH5",
	a0E16C => "WB_RX2_TD_P_LENGTH6",
	a0E170 => "WB_RX2_TD_P_LENGTH7",
	a0E134 => "WB_RX2_TD_SOURCE_ADDR0",
	a0E138 => "WB_RX2_TD_SOURCE_ADDR1",
	a0E13C => "WB_RX2_TD_SOURCE_ADDR2",
	a0E140 => "WB_RX2_TD_SOURCE_ADDR3",
	a0E144 => "WB_RX2_TD_SOURCE_ADDR4",
	a0E148 => "WB_RX2_TD_SOURCE_ADDR5",
	a0E14C => "WB_RX2_TD_SOURCE_ADDR6",
	a0E150 => "WB_RX2_TD_SOURCE_ADDR7",
	a0E128 => "WB_RX2_TD_START",
	a0E190 => "WB_RX2_TD_TRANSPORT_BLOCKS",
	a0E18C => "WB_RX2_TD_TRANSPORT_BLOCK_LEN",
	a0E130 => "WB_RX2_TD_TTI",
	a0E088 => "WB_RX2_THRESHOLD",
	a03014 => "WB_SC_ADC_SIGNALS",
	a03004 => "WB_SC_BLOCK_CLOCK_1",
	a0302A => "WB_SC_BLOCK_CLOCK_104_REQ",
	a03006 => "WB_SC_BLOCK_CLOCK_2",
	a03024 => "WB_SC_BLOCK_CLOCK_52_REQ_1",
	a03026 => "WB_SC_BLOCK_CLOCK_52_REQ_2",
	a03028 => "WB_SC_BLOCK_CLOCK_52_REQ_3",
	a03008 => "WB_SC_BLOCK_CLOCK_FORCE_1",
	a0300A => "WB_SC_BLOCK_CLOCK_FORCE_2",
	a03000 => "WB_SC_BLOCK_RESET_1",
	a03002 => "WB_SC_BLOCK_RESET_2",
	a03010 => "WB_SC_DAC_SIGNALS",
	a03018 => "WB_SC_GPADC_SIGNALS",
	a03020 => "WB_SC_IQ_LOADER_CLOCK",
	a0301C => "WB_SC_RVG_SIGNALS",
	a08048 => "WB_SM_ALGO_ENA",
	a0800C => "WB_SM_AUTO_START",
	a08054 => "WB_SM_CLK_CTRL",
	a08050 => "WB_SM_COPROC_STAT",
	a08038 => "WB_SM_DBG_BRK_ADDR",
	a08070 => "WB_SM_DBG_BUSMON_EXT",
	a08068 => "WB_SM_DBG_COM_RX",
	a0806C => "WB_SM_DBG_COM_STATUS",
	a08064 => "WB_SM_DBG_COM_TX",
	a08020 => "WB_SM_DBG_ENA",
	a08034 => "WB_SM_DBG_EXEC_CTRL",
	a0802C => "WB_SM_DBG_FP",
	a0803C => "WB_SM_DBG_GPIO",
	a08024 => "WB_SM_DBG_PC",
	a08030 => "WB_SM_DBG_RT_BRK",
	a08028 => "WB_SM_DBG_SP",
	a0805C => "WB_SM_ERROR_IRQ_EN",
	a08060 => "WB_SM_ERROR_STATUS",
	a08074 => "WB_SM_FIRMWARE_SYNC",
	a0801C => "WB_SM_INT_ENA",
	a08018 => "WB_SM_INT_STAT",
	a08040 => "WB_SM_IRAM_ADDR",
	a08000 => "WB_SM_IRAM_ADDR_A_RAM_SIZE",
	a08000 => "WB_SM_IRAM_ADDR_A_RAM_WIDTH",
	a08044 => "WB_SM_IRAM_DATA",
	a0804C => "WB_SM_IRQ_FORCE",
	a08004 => "WB_SM_MANUAL_START",
	a08010 => "WB_SM_PH1_START_OFFSET",
	a08008 => "WB_SM_SW_RESET",
	a08014 => "WB_SM_ULTPC_START_OFFSET",
	a08058 => "WB_SM_WDOG_TIMER",
	a0B140 => "WB_TG_CALIB_CTRL",
	a0B148 => "WB_TG_CALIB_DATA",
	a0B148 => "WB_TG_CALIB_DATA_LSB",
	a0B14A => "WB_TG_CALIB_DATA_MSB",
	a0B144 => "WB_TG_CALIB_RESULT",
	a0B144 => "WB_TG_CALIB_RESULT_LSB",
	a0B146 => "WB_TG_CALIB_RESULT_MSB",
	a0B0D4 => "WB_TG_CELL10_QCHIP_LSB",
	a0B0D6 => "WB_TG_CELL10_QCHIP_MSB",
	a0B068 => "WB_TG_CELL10_SFN",
	a0B0D8 => "WB_TG_CELL11_QCHIP_LSB",
	a0B0DA => "WB_TG_CELL11_QCHIP_MSB",
	a0B06C => "WB_TG_CELL11_SFN",
	a0B0DC => "WB_TG_CELL12_QCHIP_LSB",
	a0B0DE => "WB_TG_CELL12_QCHIP_MSB",
	a0B070 => "WB_TG_CELL12_SFN",
	a0B0E0 => "WB_TG_CELL13_QCHIP_LSB",
	a0B0E2 => "WB_TG_CELL13_QCHIP_MSB",
	a0B074 => "WB_TG_CELL13_SFN",
	a0B0E4 => "WB_TG_CELL14_QCHIP_LSB",
	a0B0E6 => "WB_TG_CELL14_QCHIP_MSB",
	a0B078 => "WB_TG_CELL14_SFN",
	a0B0E8 => "WB_TG_CELL15_QCHIP_LSB",
	a0B0EA => "WB_TG_CELL15_QCHIP_MSB",
	a0B07C => "WB_TG_CELL15_SFN",
	a0B0EC => "WB_TG_CELL16_QCHIP_LSB",
	a0B0EE => "WB_TG_CELL16_QCHIP_MSB",
	a0B080 => "WB_TG_CELL16_SFN",
	a0B0F0 => "WB_TG_CELL17_QCHIP_LSB",
	a0B0F2 => "WB_TG_CELL17_QCHIP_MSB",
	a0B084 => "WB_TG_CELL17_SFN",
	a0B0F4 => "WB_TG_CELL18_QCHIP_LSB",
	a0B0F6 => "WB_TG_CELL18_QCHIP_MSB",
	a0B088 => "WB_TG_CELL18_SFN",
	a0B0F8 => "WB_TG_CELL19_QCHIP_LSB",
	a0B0FA => "WB_TG_CELL19_QCHIP_MSB",
	a0B08C => "WB_TG_CELL19_SFN",
	a0B0B0 => "WB_TG_CELL1_QCHIP_LSB",
	a0B0B2 => "WB_TG_CELL1_QCHIP_MSB",
	a0B044 => "WB_TG_CELL1_SFN",
	a0B0FC => "WB_TG_CELL20_QCHIP_LSB",
	a0B0FE => "WB_TG_CELL20_QCHIP_MSB",
	a0B090 => "WB_TG_CELL20_SFN",
	a0B100 => "WB_TG_CELL21_QCHIP_LSB",
	a0B102 => "WB_TG_CELL21_QCHIP_MSB",
	a0B094 => "WB_TG_CELL21_SFN",
	a0B104 => "WB_TG_CELL22_QCHIP_LSB",
	a0B106 => "WB_TG_CELL22_QCHIP_MSB",
	a0B098 => "WB_TG_CELL22_SFN",
	a0B108 => "WB_TG_CELL23_QCHIP_LSB",
	a0B10A => "WB_TG_CELL23_QCHIP_MSB",
	a0B09C => "WB_TG_CELL23_SFN",
	a0B10C => "WB_TG_CELL24_QCHIP_LSB",
	a0B10E => "WB_TG_CELL24_QCHIP_MSB",
	a0B0A0 => "WB_TG_CELL24_SFN",
	a0B110 => "WB_TG_CELL25_QCHIP_LSB",
	a0B112 => "WB_TG_CELL25_QCHIP_MSB",
	a0B0A4 => "WB_TG_CELL25_SFN",
	a0B114 => "WB_TG_CELL26_QCHIP_LSB",
	a0B116 => "WB_TG_CELL26_QCHIP_MSB",
	a0B0A8 => "WB_TG_CELL26_SFN",
	a0B118 => "WB_TG_CELL27_QCHIP_LSB",
	a0B11A => "WB_TG_CELL27_QCHIP_MSB",
	a0B0AC => "WB_TG_CELL27_SFN",
	a0B0B4 => "WB_TG_CELL2_QCHIP_LSB",
	a0B0B6 => "WB_TG_CELL2_QCHIP_MSB",
	a0B048 => "WB_TG_CELL2_SFN",
	a0B0B8 => "WB_TG_CELL3_QCHIP_LSB",
	a0B0BA => "WB_TG_CELL3_QCHIP_MSB",
	a0B04C => "WB_TG_CELL3_SFN",
	a0B0BC => "WB_TG_CELL4_QCHIP_LSB",
	a0B0BE => "WB_TG_CELL4_QCHIP_MSB",
	a0B050 => "WB_TG_CELL4_SFN",
	a0B0C0 => "WB_TG_CELL5_QCHIP_LSB",
	a0B0C2 => "WB_TG_CELL5_QCHIP_MSB",
	a0B054 => "WB_TG_CELL5_SFN",
	a0B0C4 => "WB_TG_CELL6_QCHIP_LSB",
	a0B0C6 => "WB_TG_CELL6_QCHIP_MSB",
	a0B058 => "WB_TG_CELL6_SFN",
	a0B0C8 => "WB_TG_CELL7_QCHIP_LSB",
	a0B0CA => "WB_TG_CELL7_QCHIP_MSB",
	a0B05C => "WB_TG_CELL7_SFN",
	a0B0CC => "WB_TG_CELL8_QCHIP_LSB",
	a0B0CE => "WB_TG_CELL8_QCHIP_MSB",
	a0B060 => "WB_TG_CELL8_SFN",
	a0B0D0 => "WB_TG_CELL9_QCHIP_LSB",
	a0B0D2 => "WB_TG_CELL9_QCHIP_MSB",
	a0B064 => "WB_TG_CELL9_SFN",
	a0B0B0 => "WB_TG_CELL_QCHIP1",
	a0B044 => "WB_TG_CELL_SFN1",
	a0B138 => "WB_TG_CLOCK_SETUP",
	a0B000 => "WB_TG_CTRL",
	a0B120 => "WB_TG_DIS_IRQ",
	a0B11C => "WB_TG_ENA_IRQ",
	a0B014 => "WB_TG_FRAME",
	a0B160 => "WB_TG_FRAME_IRQ1_OFF_QCHIP",
	a0B160 => "WB_TG_FRAME_IRQ1_OFF_QCHIP_LSB",
	a0B162 => "WB_TG_FRAME_IRQ1_OFF_QCHIP_MSB",
	a0B164 => "WB_TG_FRAME_IRQ2_OFF_QCHIP",
	a0B164 => "WB_TG_FRAME_IRQ2_OFF_QCHIP_LSB",
	a0B166 => "WB_TG_FRAME_IRQ2_OFF_QCHIP_MSB",
	a0B008 => "WB_TG_FRAME_RESTART",
	a0B020 => "WB_TG_FRAME_SAMPLE",
	a0B02C => "WB_TG_FRAME_SAMPLE_SYNC",
	a0B040 => "WB_TG_FREE_SFN",
	a0B150 => "WB_TG_GPS_START_CNFG",
	a0B154 => "WB_TG_GPS_START_FRAME",
	a0B15C => "WB_TG_GPS_START_QCHIP",
	a0B158 => "WB_TG_GPS_START_SLOT",
	a0B01C => "WB_TG_QCHIP",
	a0B03C => "WB_TG_QCHIP_REF",
	a0B010 => "WB_TG_QCHIP_RESTART",
	a0B028 => "WB_TG_QCHIP_SAMPLE",
	a0B034 => "WB_TG_QCHIP_SAMPLE_SYNC",
	a0B004 => "WB_TG_REF_CELL_ID",
	a0B128 => "WB_TG_SET_IRQ",
	a0B14C => "WB_TG_SFN_IRQ",
	a0B12C => "WB_TG_SLEEP_CTRL",
	a0B13C => "WB_TG_SLEEP_STATUS",
	a0B018 => "WB_TG_SLOT",
	a0B16C => "WB_TG_SLOT_IRQ0_OFF_QCHIP",
	a0B170 => "WB_TG_SLOT_IRQ1_OFF_QCHIP",
	a0B174 => "WB_TG_SLOT_IRQ2_OFF_QCHIP",
	a0B178 => "WB_TG_SLOT_IRQ3_OFF_QCHIP",
	a0B17C => "WB_TG_SLOT_IRQ4_OFF_QCHIP",
	a0B180 => "WB_TG_SLOT_IRQ5_OFF_QCHIP",
	a0B168 => "WB_TG_SLOT_IRQ_REF_SEL",
	a0B038 => "WB_TG_SLOT_REF",
	a0B00C => "WB_TG_SLOT_RESTART",
	a0B024 => "WB_TG_SLOT_SAMPLE",
	a0B030 => "WB_TG_SLOT_SAMPLE_SYNC",
	a0B124 => "WB_TG_STATUS_IRQ",
	a0B184 => "WB_TG_SUBFRAME_IRQ0_OFF_QCHIP",
	a0B188 => "WB_TG_SUBFRAME_IRQ1_OFF_QCHIP",
	a0B18C => "WB_TG_SUBFRAME_IRQ2_OFF_QCHIP",
	a0B130 => "WB_TG_WAKEUP_SFN",
	a0B134 => "WB_TG_WAKEUP_SLOT",
	a0F040 => "WB_TX1_EUL_CODING_BLK_SZ",
	a0F030 => "WB_TX1_EUL_DEST_BASE_ADDR",
	a0F048 => "WB_TX1_EUL_E_INI_P1",
	a0F04C => "WB_TX1_EUL_E_INI_P2",
	a0F044 => "WB_TX1_EUL_E_INI_SYS",
	a0F060 => "WB_TX1_EUL_E_MINUS_P1",
	a0F064 => "WB_TX1_EUL_E_MINUS_P2",
	a0F05C => "WB_TX1_EUL_E_MINUS_SYS",
	a0F054 => "WB_TX1_EUL_E_PLUS_P1",
	a0F058 => "WB_TX1_EUL_E_PLUS_P2",
	a0F050 => "WB_TX1_EUL_E_PLUS_SYS",
	a0F03C => "WB_TX1_EUL_FUNC_CTRL",
	a0F068 => "WB_TX1_EUL_INTERRUPT_ENA",
	a0F070 => "WB_TX1_EUL_INTERRUPT_FORCE",
	a0F06C => "WB_TX1_EUL_INTERRUPT_STATUS",
	a0F034 => "WB_TX1_EUL_SOURCE_BASE_ADDR",
	a0F004 => "WB_TX1_EUL_START",
	a0F038 => "WB_TX1_EUL_TRANS_BLK_SZ",
	a0F02C => "WB_TX1_PROCESSING_STATUS",
	a0F01C => "WB_TX1_R99_CODING_BLK_SZ",
	a0F008 => "WB_TX1_R99_DEST_BASE_ADDR",
	a0F018 => "WB_TX1_R99_FUNC_CTRL",
	a0F020 => "WB_TX1_R99_INTERRUPT_ENA",
	a0F028 => "WB_TX1_R99_INTERRUPT_FORCE",
	a0F024 => "WB_TX1_R99_INTERRUPT_STATUS",
	a0F00C => "WB_TX1_R99_SOURCE_BASE_ADDR",
	a0F000 => "WB_TX1_R99_START",
	a0F010 => "WB_TX1_R99_TRANS_BLK_SET_SZ",
	a0F014 => "WB_TX1_R99_TRANS_BLK_SZ",
	a10024 => "WB_TX2_CODER_TYPE",
	a10008 => "WB_TX2_DEST_BASE_ADDR",
	a10010 => "WB_TX2_ENCODED_BLOCK_SET_SIZE",
	a10068 => "WB_TX2_FILLER",
	a10068 => "WB_TX2_FRAME_OPERATION_MODE",
	a10028 => "WB_TX2_INITIAL_VAL0FRAME0",
	a1002C => "WB_TX2_INITIAL_VAL0FRAME1",
	a10030 => "WB_TX2_INITIAL_VAL0FRAME2",
	a10034 => "WB_TX2_INITIAL_VAL0FRAME3",
	a10038 => "WB_TX2_INITIAL_VAL0FRAME4",
	a1003C => "WB_TX2_INITIAL_VAL0FRAME5",
	a10040 => "WB_TX2_INITIAL_VAL0FRAME6",
	a10044 => "WB_TX2_INITIAL_VAL0FRAME7",
	a10048 => "WB_TX2_INITIAL_VAL1FRAME0",
	a1004C => "WB_TX2_INITIAL_VAL1FRAME1",
	a10050 => "WB_TX2_INITIAL_VAL1FRAME2",
	a10054 => "WB_TX2_INITIAL_VAL1FRAME3",
	a10058 => "WB_TX2_INITIAL_VAL1FRAME4",
	a1005C => "WB_TX2_INITIAL_VAL1FRAME5",
	a10060 => "WB_TX2_INITIAL_VAL1FRAME6",
	a10064 => "WB_TX2_INITIAL_VAL1FRAME7",
	a1006C => "WB_TX2_INTERRUPT_ENA",
	a10074 => "WB_TX2_INTERRUPT_FORCE",
	a10070 => "WB_TX2_INTERRUPT_STATUS",
	a10014 => "WB_TX2_NUM_INTERLEAVER_COLS",
	a10018 => "WB_TX2_RADIO_FRAME_SEG_SIZE",
	a10020 => "WB_TX2_RADIO_FRAME_SEG_SIZE3",
	a1001C => "WB_TX2_RATE_MATCH_SIZE",
	a1000C => "WB_TX2_SOURCE_BASE_ADDR",
	a10004 => "WB_TX2_START",
	a10008 => "WB_TX2_UPLINK_BASE_ADDR",
	a11078 => "WB_TX3_BUFFER_RDY",
	a11118 => "WB_TX3_CH_CODE_NUM",
	a11004 => "WB_TX3_CLK_CTRL",
	a11110 => "WB_TX3_CODE_CTRL",
	a1110C => "WB_TX3_COMPRESSED_MODE",
	a11154 => "WB_TX3_CURR_SLOT",
	a11140 => "WB_TX3_DC_OFFSET",
	a1113C => "WB_TX3_DIG_GAIN_PHASE",
	a1111C => "WB_TX3_DPDCH_LEN",
	a1107C => "WB_TX3_EDCH_BASE_ADDR",
	a11088 => "WB_TX3_EDCH_BUFFER_RDY",
	a111E4 => "WB_TX3_EDCH_CTRL",
	a111E0 => "WB_TX3_EDCH_EN",
	a111E8 => "WB_TX3_EDCH_IQ_MAP",
	a111EC => "WB_TX3_EDPCCH_CH_CODE_NUM",
	a111F4 => "WB_TX3_EDPCCH_INFO_BITS",
	a11080 => "WB_TX3_EDPDCH1_LEN",
	a111F0 => "WB_TX3_EDPDCH_CH_CODE_NUM",
	a11008 => "WB_TX3_ELE_0_BASE_ADDR",
	a1100C => "WB_TX3_ELE_0_LEN",
	a11010 => "WB_TX3_ELE_0_START_BIT",
	a11014 => "WB_TX3_ELE_1_BASE_ADDR",
	a11018 => "WB_TX3_ELE_1_LEN",
	a1101C => "WB_TX3_ELE_1_START_BIT",
	a11020 => "WB_TX3_ELE_2_BASE_ADDR",
	a11024 => "WB_TX3_ELE_2_LEN",
	a11028 => "WB_TX3_ELE_2_START_BIT",
	a1102C => "WB_TX3_ELE_3_BASE_ADDR",
	a11030 => "WB_TX3_ELE_3_LEN",
	a11034 => "WB_TX3_ELE_3_START_BIT",
	a11038 => "WB_TX3_ELE_4_BASE_ADDR",
	a1103C => "WB_TX3_ELE_4_LEN",
	a11040 => "WB_TX3_ELE_4_START_BIT",
	a11044 => "WB_TX3_ELE_5_BASE_ADDR",
	a11048 => "WB_TX3_ELE_5_LEN",
	a1104C => "WB_TX3_ELE_5_START_BIT",
	a11050 => "WB_TX3_ELE_6_BASE_ADDR",
	a11054 => "WB_TX3_ELE_6_LEN",
	a11058 => "WB_TX3_ELE_6_START_BIT",
	a1105C => "WB_TX3_ELE_7_BASE_ADDR",
	a11060 => "WB_TX3_ELE_7_LEN",
	a11064 => "WB_TX3_ELE_7_START_BIT",
	a11068 => "WB_TX3_ELE_8_BASE_ADDR",
	a1106C => "WB_TX3_ELE_8_LEN",
	a11070 => "WB_TX3_ELE_8_START_BIT",
	a11134 => "WB_TX3_FBI_CTRL",
	a111DC => "WB_TX3_GCD_DUMMY",
	a111C4 => "WB_TX3_GC_END",
	a111AC => "WB_TX3_GC_INIT",
	a111C8 => "WB_TX3_GD_END",
	a111B0 => "WB_TX3_GD_INIT",
	a111D0 => "WB_TX3_GEC_END",
	a111B8 => "WB_TX3_GEC_INIT",
	a111D4 => "WB_TX3_GED12_END",
	a111BC => "WB_TX3_GED12_INIT",
	a111D8 => "WB_TX3_GED34_END",
	a111C0 => "WB_TX3_GED34_INIT",
	a111CC => "WB_TX3_GHS_END",
	a111B4 => "WB_TX3_GHS_INIT",
	a1117C => "WB_TX3_HS_CH_CODE_NUM",
	a11194 => "WB_TX3_HS_CQI_CTRL",
	a11184 => "WB_TX3_HS_DELTA_GAIN_ACK",
	a1118C => "WB_TX3_HS_DELTA_GAIN_CQI",
	a11188 => "WB_TX3_HS_DELTA_GAIN_NACK",
	a11190 => "WB_TX3_HS_HARQ_ACK_CTRL",
	a11178 => "WB_TX3_HS_IQ_MAP",
	a11174 => "WB_TX3_HS_OFFSET",
	a11124 => "WB_TX3_INTLVR_CTRL",
	a11170 => "WB_TX3_IQ_SWAP",
	a11160 => "WB_TX3_IRAM_STATUS",
	a1114C => "WB_TX3_IRQ_EN",
	a11150 => "WB_TX3_IRQ_STATUS",
	a11084 => "WB_TX3_NR_OF_EDPDCH",
	a11074 => "WB_TX3_NR_OF_ELEMENTS",
	a11104 => "WB_TX3_PHY_CH_CTRL",
	a1119C => "WB_TX3_POW_STEP_IRQ_EN",
	a11198 => "WB_TX3_POW_STEP_OFFSET",
	a111A8 => "WB_TX3_POW_STEP_SCA",
	a111A4 => "WB_TX3_POW_STEP_VAL",
	a11108 => "WB_TX3_PRACH_CTRL",
	a11148 => "WB_TX3_PRMBL_EDGE_SEL",
	a11144 => "WB_TX3_PRM_RDY",
	a1116C => "WB_TX3_PSF_ACTIVE_SW_CTRL",
	a11200 => "WB_TX3_RFIF_ACT_F_OFFSET",
	a111FC => "WB_TX3_RFIF_ACT_R_OFFSET",
	a11114 => "WB_TX3_SCR_CODE_NUM",
	a11158 => "WB_TX3_SFN_OFFSET",
	a111F8 => "WB_TX3_SW_IRQ_EN",
	a11164 => "WB_TX3_TEST_MODE",
	a11168 => "WB_TX3_TEST_MODE_ADD",
	a11128 => "WB_TX3_TFCI_L",
	a1112C => "WB_TX3_TFCI_U",
	a11130 => "WB_TX3_TPC_CTRL",
	a11100 => "WB_TX3_TX_OFFSET",
);

%SIGNAL = (
	a00000 => EGG_TVP_TEST_IND,
	a00001 => EGG_TVP_ERROR_PRINT_IND,
	a00002 => EGG_TVP_DEBUG_PRINT_IND,
	a00003 => DSPIF_DSP_COMMON_SLEEP_REQ,
	a0E000 => DSPIF_DSP_READY_IND,
	a0E040 => DSPIF_DSP_DEEP_SLEEP_IND,
	a0E080 => DSPIF_DSP_RESET_IND,
	a0E0C0 => DSPIF_DSP_DOWNLOAD_COMPLETE_IND,
	a0E100 => DSPIF_DSP_REQUEST_DOWNLOAD_IND,
	a0E780 => PHY_RESET_REQ,
	a0E7C0 => PHY_INIT_REQ,
	a0E800 => PHY_STATUS_REQ,
	a0E840 => PHY_RSSI_SCAN_REQ,
	a0E880 => PHY_CELL_SEARCH_REQ,
	a0E8C0 => PHY_BCH_START_REQ,
	a0E900 => PHY_BCH_STOP_REQ,
	a0E940 => PHY_BCH_SCHEDULE_ACTIVATION_REQ,
	a0E980 => PHY_BCH_SCHEDULE_DELETE_REQ,
	a0E9C0 => PHY_CBS_SCHEDULE_ACTIVATION_REQ,
	a0EA00 => PHY_CBS_SCHEDULE_DELETE_REQ,
	a0EA40 => PHY_SHUT_DOWN_REQ,
	a0EA80 => PHY_CFG_ACTIVATION_REQ,
	a0EAC0 => PHY_ACTIVE_SET_UPDATE_REQ,
	a0EB00 => PHY_MULTI_CFG_REQ,
	a0EB40 => PHY_TRCH_CFG_REQ,
	a0EB80 => PHY_TFCS_CFG_REQ,
	a0EBC0 => PHY_CCTRCH_CFG_REQ,
	a0EC00 => PHY_MAX_TX_POWER_CFG_REQ,
	a0EC40 => PHY_PRACH_CFG_REQ,
	a0EC80 => PHY_SCCPCH_CFG_REQ,
	a0ECC0 => PHY_PICH_CFG_REQ,
	a0ED00 => PHY_UL_DPCH_CFG_REQ,
	a0ED40 => PHY_DL_DPCH_CFG_REQ,
	a0ED80 => PHY_RL_ADD_REQ,
	a0EDC0 => PHY_RL_DEL_REQ,
	a0EE00 => PHY_MEAS_CELL_CFG_REQ,
	a0EE40 => PHY_MEAS_DRX_COMMON_REQ,
	a0EE80 => PHY_MEAS_CONNECTED_COMMON_REQ,
	a0EEC0 => PHY_MEAS_CONNECTED_DEDICATED_REQ,
	a0EF00 => PHY_MEAS_FREQ_REQ,
	a0EF40 => PHY_CM_CFG_REQ,
	a0EF80 => PHY_CM_DELETE_PATTERN_REQ,
	a0EFC0 => PHY_AFC_REPORT_START_REQ,
	a0F000 => PHY_AFC_REPORT_STOP_REQ,
	a0F040 => PHY_PREAMBLE_REQ,
	a0F080 => PHY_RELEASE_OLD_CFG_REQ,
	a0F0C0 => PHY_ACTIVATION_REQ,
	a0F100 => PHY_PLMN_SCAN_START_REQ,
	a0F140 => PHY_PLMN_SCAN_STOP_REQ,
	a0F180 => PHY_HSDPA_CFG_REQ,
	a0F1C0 => PHY_HSDPCCH_GAIN_REQ,
	a0F200 => PHY_EUL_CFG_REQ,
	a0F680 => PHY_RESET_SUCCESS_CNF,
	a0F6C0 => PHY_RESET_FAIL_CNF,
	a0F700 => PHY_RESTART_IND,
	a0F740 => PHY_INIT_CNF,
	a0F780 => PHY_STATUS_CNF,
	a0F7C0 => PHY_RSSI_SCAN_CNF,
	a0F800 => PHY_CELL_SEARCH_SUCCESS_CNF,
	a0F840 => PHY_CELL_SEARCH_FAIL_CNF,
	a0F880 => PHY_CELL_FOUND_IND,
	a0F8C0 => PHY_CELL_LOST_IND,
	a0F900 => PHY_SHUT_DOWN_CNF,
	a0F940 => PHY_CFG_SUCCESS_CNF,
	a0F980 => PHY_SYNCH_IND,
	a0F9C0 => PHY_SYNCH_LOST_IND,
	a0FA00 => PHY_ACTIVE_SET_UPDATE_SUCCESS_CNF,
	a0FA40 => PHY_ACTIVE_SET_UPDATE_FAIL_CNF,
	a0FA80 => PHY_BCH_FAIL_IND,
	a0FAC0 => PHY_BCH_SCHEDULE_ACTIVATION_CNF,
	a0FB00 => PHY_MULTI_CFG_SUCCESS_CNF,
	a0FB40 => PHY_AFC_REPORT_STOP_CNF,
	a0FB80 => PHY_MEAS_REPORT_IND,
	a0FBC0 => PHY_CM_RUNTIME_ERROR_IND,
	a0FC00 => PHY_INVALID_SIGNAL_ERROR_IND,
	a0FC40 => PHY_BUSY_ERROR_IND,
	a0FC80 => PHY_UNKNOWN_CELL_ERROR_IND,
	a0FCC0 => PHY_UNSUPPORTED_ACTIVATION_ERROR_IND,
	a0FD00 => PHY_NO_TIMING_ERROR_IND,
	a0FD40 => PHY_PREAMBLE_SUCCESS_CNF,
	a0FD80 => PHY_PREAMBLE_FAIL_CNF,
	a0FDC0 => PHY_ACTIVATION_CNF,
	a0FE00 => PHY_CFG_ACTIVATION_START_IND,
	a0FE40 => PHY_PLMN_SCAN_START_CNF,
	a0FE80 => PHY_HSDPCCH_GAIN_CNF,
	a10580 => PHY_RACH_DATA_REQ,
	a105C0 => PHY_DCH_DATA_REQ,
	a10600 => PHY_EDCH_DATA_REQ,
	a10A80 => PHY_PCH_DATA_IND,
	a10AC0 => PHY_FACH_DATA_IND,
	a10B00 => PHY_DCH_DATA_IND,
	a10B40 => PHY_BCH_DATA_IND,
	a10B80 => PHY_RACH_DATA_CNF,
	a10BC0 => PHY_CFG_ACTIVATION_IND,
	a10C00 => PHY_DCH_RTS_IND,
	a10C40 => PHY_HSDSCH_DATA_IND,
	a10C80 => PHY_EDCH_RTS_IND,
	a10F80 => PHY_GAP_CFG_IND,
	a10FC0 => PHY_GAP_START_IND,
	a11000 => PHY_GAP_ABORT_REQ,
	a11040 => PHY_CTE_CNF,
	a110C0 => PHY_CTE_REQ,
	a11100 => PHY_CTB_PATTERN_IND,
	a11140 => PHY_CTB_PATTERN_ABORT_REQ,
	a11980 => CM_ACT_REQ,
	a119C0 => CM_ACTIVE_SET_UPDATE_REQ,
	a11A00 => CM_BCH_START_REQ,
	a11A40 => CM_BCH_STOP_REQ,
	a11A80 => CM_BLIND_CELL_SEARCH_REQ,
	a11AC0 => CM_BLIND_CELL_SEARCH_STOP_REQ,
	a11B00 => CM_CALIB_DONE_IRQ_IND,
	a11B40 => CM_CELL_CFG_REQ,
	a11B80 => CM_CELL_SEARCH_REQ,
	a11BC0 => CM_CFG_ACTIVATION_REQ,
	a11C00 => CM_CREATE_CM_GAP_REQ,
	a11C40 => CM_CREATE_FMO_GAP_REQ,
	a11C80 => CM_CS_IRQ_IND,
	a11CC0 => CM_DEACT_REQ,
	a11D00 => CM_DECODING_READY_REQ,
	a11D40 => CM_DRX_INTER_REQ,
	a11D80 => CM_DRX_PICH_INTRA_REQ,
	a11DC0 => CM_GET_CPICH_RSCP_REQ,
	a11E00 => CM_HSDSCH_START_REQ,
	a11E40 => CM_HSDSCH_STOP_REQ,
	a11E80 => CM_GET_OFF_REQ,
	a11EC0 => CM_GAP_CFG_REQ,
	a11F00 => CM_GAP_IRQ_IND,
	a11F40 => CM_INIT_REQ,
	a11F80 => CM_INTER_FREQ_GAP_INFO_REQ,
	a11FC0 => CM_MEAS_CELL_CFG_REQ,
	a12000 => CM_MEAS_DRX_COMMON_REQ,
	a12040 => CM_MEAS_FREQ_REQ,
	a12080 => CM_MEAS_REPORT_REQ,
	a120C0 => CM_PREAMBLE_REQ,
	a12100 => CM_PS_IRQ_IND,
	a12140 => CM_RELEASE_OLD_CFG_REQ,
	a12180 => CM_RSSI_SCAN_REQ,
	a121C0 => CM_SHUT_DOWN_REQ,
	a12200 => CM_SLEEP_REQ,
	a12240 => CM_TICK_IRQ_IND,
	a12280 => CM_PLMN_BCH_START_REQ,
	a122C0 => CM_PLMN_CANCEL_REQ,
	a12300 => CM_PLMN_CELL_SEARCH_REQ,
	a12340 => CM_PLMN_PENDING_REQ,
	a12380 => CM_PLMN_RSSI_SCAN_REQ,
	a123C0 => CM_PLMN_STOP_REQ,
	a12400 => CM_WAKE_UP_HW_REQ,
	a12440 => CTRL_WAKE_UP_DSP_CNF,
	a12480 => CM_WAKE_UP_REQ,
	a124C0 => CM_ACTIVATION_REQ,
	a12500 => CM_RECPLAY_IRQ_IND,
	a12540 => CM_GENERAL_TEST_REQ,
	a12580 => CM_DRX_RESET_REQ,
	a125C0 => CM_SLOT_PASSIVE_REQ,
	a12600 => CM_RL_MODIFY_REQ,
	a12640 => CM_ACTIVE_SET_UPDATE_FAIL_CNF,
	a12680 => CM_ACTIVE_SET_UPDATE_SUCCESS_CNF,
	a126C0 => CM_BCH_START_CNF,
	a12700 => CM_BCH_FAIL_IND,
	a12740 => CM_BLIND_CELL_SEARCH_CNF,
	a12780 => CM_CELL_CFG_CNF,
	a127C0 => CM_CELL_FOUND_IND,
	a12800 => CM_CELL_LOST_IND,
	a12840 => CM_CELL_SEARCH_FAIL_CNF,
	a12880 => CM_CELL_SEARCH_SUCCESS_CNF,
	a128C0 => CM_CFG_ACTIVATION_CNF,
	a12900 => CM_DRX_CNF,
	a12940 => CM_HSDSCH_START_CNF,
	a12980 => CM_DRX_MEAS_IND,
	a129C0 => CM_DRX_PICH_IND,
	a12A00 => CM_GAP_BEGIN_IND,
	a12A40 => CM_GAP_CANCEL_IND,
	a12A80 => CM_GAP_CFG_END_CNF,
	a12AC0 => CM_GAP_END_IND,
	a12B00 => CM_GET_CPICH_RSCP_CNF,
	a12B40 => CM_GET_OFF_CNF,
	a12B80 => CM_INIT_CNF,
	a12BC0 => CM_MEAS_CELL_CFG_CNF,
	a12C00 => CM_MEAS_REPORT_IND,
	a12C40 => CM_NEW_SFN_IND,
	a12C80 => CM_PLMN_BCH_START_CNF,
	a12CC0 => CM_PLMN_BCH_STOP_CNF,
	a12D00 => CM_PLMN_CELL_SEARCH_FAIL_CNF,
	a12D40 => CM_PLMN_CELL_SEARCH_SUCCESS_CNF,
	a12D80 => CM_GAP_ABORT_REQ,
	a12DC0 => CM_RSSI_SCAN_CNF,
	a12E00 => CM_SLEEP_CNF,
	a12E40 => CM_SFN_IND,
	a12E80 => CM_SHUT_DOWN_CNF,
	a12EC0 => CM_WAKE_UP_CNF,
	a132C0 => FRAME_INIT_REQ,
	a13300 => FRAME_SHUT_DOWN_REQ,
	a13340 => FRAME_ACTIVE_REQ,
	a13380 => FRAME_PASSIVE_REQ,
	a133C0 => FRAME_CFG_REQ,
	a13400 => FRAME_PREAMBLE_REQ,
	a13440 => FRAME_TX_TIMING_REQ,
	a13480 => FRAME_IOS_TX_IRQ_IND,
	a134C0 => FRAME_TX3_IRQ_IND,
	a13500 => FRAME_IOS_RX_IRQ_IND,
	a13540 => FRAME_IOS_TD_RX_IRQ_IND,
	a13580 => FRAME_TICK_IRQ_IND,
	a135C0 => FRAME_HS_HARQ_IRQ_IND,
	a13600 => FRAME_HS_DEC_IRQ_IND,
	a13640 => FRAME_SLEEP_REQ,
	a13680 => FRAME_WAKE_UP_REQ,
	a136C0 => FRAME_DCH_DATA_REQ,
	a13F40 => FRAME_INIT_CNF,
	a13F80 => FRAME_PCH_IND,
	a13FC0 => FRAME_READY_IND,
	a14000 => FRAME_SHUT_DOWN_CNF,
	a14040 => FRAME_SYNCH_IND,
	a14080 => FRAME_SYNCH_LOST_IND,
	a140C0 => FRAME_SFN_IND,
	a14100 => FRAME_SLEEP_CNF,
	a14140 => FRAME_WAKE_UP_CNF,
	a14180 => FRAME_HSPDSCH_FORCED_ACK_IND,
	a14BC0 => RM_INIT_REQ,
	a14C00 => RM_ACTIVE_MODE_CFG_REQ,
	a14C40 => RM_SHUT_DOWN_REQ,
	a14C80 => RM_SET_FREQ_REQ,
	a14CC0 => RM_STOP_RX_REQ,
	a14D00 => RM_SET_TEMPERATURE_VOLTAGE_REQ,
	a14D40 => RM_PREAMBLE_REQ,
	a14D80 => RM_PRACH_IND,
	a14DC0 => RM_PREAMBLE_NACK_REQ,
	a14E00 => RM_PREAMBLE_NOAICH_REQ,
	a14E40 => RM_RXTX_TIMING_UPDATE_REQ,
	a14E80 => RM_RSSI_SCAN_REQ,
	a14EC0 => RM_SET_FREQ_OFFSET_REQ,
	a14F00 => RM_START_TX_REQ,
	a14F40 => RM_STOP_TX_REQ,
	a14F80 => RM_TX_GAIN_UPDATE_REQ,
	a14FC0 => RM_CREATE_CM_GAP_REQ,
	a15000 => RM_CFG_GAP_REQ,
	a15040 => RM_MAX_TX_POWER_REQ,
	a15080 => RM_SEQUENCER_IRQ,
	a150C0 => RM_TICK_IRQ_IND,
	a15840 => RM_SHUT_DOWN_CNF,
	a15880 => RM_INIT_CNF,
	a158C0 => RM_SET_FREQ_CNF,
	a15900 => RM_PREAMBLE_SUCCESS_IND,
	a15940 => RM_PREAMBLE_FAIL_IND,
	a15980 => RM_RSSI_SCAN_CNF,
	a159C0 => RM_SET_FREQ_OFFSET_CNF,
	a15A00 => RM_STOP_RX_CNF,
	a164C0 => SLOT_INIT_REQ,
	a16500 => SLOT_SHUT_DOWN_REQ,
	a16540 => SLOT_PICH_REQ,
	a16580 => SLOT_CFG_REQ,
	a165C0 => SLOT_CHANGE_INSYNCH_CRITERIA_REQ,
	a16600 => SLOT_ACTIVE_REQ,
	a16640 => SLOT_PASSIVE_REQ,
	a16680 => SLOT_COARSE_AFC_REQ,
	a166C0 => SLOT_AICH_REQ,
	a16700 => SLOT_BLER_CFG_REQ,
	a16740 => SLOT_BLER_REQ,
	a16780 => SLOT_SIR_TARGET_UPDATE_REQ,
	a167C0 => SLOT_SLEEP_REQ,
	a16800 => SLOT_WAKE_UP_REQ,
	a16840 => SLOT_SM_TPC_IRQ,
	a16880 => SLOT_CB_FRAME_IRQ,
	a168C0 => SLOT_TICK_IRQ,
	a16900 => SLOT_DM_TFCI0_IRQ,
	a16940 => SLOT_DM_TFCI1_IRQ,
	a16980 => SLOT_DM_AICH_PICH_IRQ,
	a169C0 => SLOT_SM_PHASE_SET_1_IRQ,
	a16A00 => SLOT_SM_PHASE_SET_2_IRQ,
	a16A40 => SLOT_P1_DEC_IRQ,
	a16A80 => SLOT_CB_R99CH_IRQ,
	a16AC0 => SLOT_CB_HSSCCH_IRQ,
	a16B00 => SLOT_CB_HSPDSCH_IRQ,
	a16B40 => SLOT_HSDPCCH_TICK_IND,
	a16B80 => SLOT_HSDPCCH_REPORT_REQ,
	a16BC0 => SLOT_HS_P2_DEC_IRQ_IND,
	a17140 => SLOT_INIT_CNF,
	a17180 => SLOT_SHUT_DOWN_CNF,
	a171C0 => SLOT_PICH_CNF,
	a17200 => SLOT_SYNCH_IND,
	a17240 => SLOT_SYNCH_UNDEF_IND,
	a17280 => SLOT_SYNCH_LOST_IND,
	a172C0 => SLOT_READY_IND,
	a17300 => SLOT_COARSE_AFC_CNF,
	a17340 => SLOT_AICH_CNF,
	a17380 => SLOT_TX_START_IND,
	a173C0 => SLOT_TX_STOP_IND,
	a17400 => SLOT_PCCPCH_DATA_IND,
	a17440 => SLOT_SCCPCH_DATA_IND,
	a17480 => SLOT_DPCH_DATA_IND,
	a174C0 => SLOT_HSPDSCH_DATA_IND,
	a17500 => SLOT_SUBFRAME_IND,
	a17540 => SLOT_SLEEP_CNF,
	a17580 => SLOT_WAKE_UP_CNF,
	a175C0 => SLOT_PASSIVE_CNF,
	a17DC0 => UTIL_INIT_REQ,
	a17E00 => UTIL_SHUT_DOWN_REQ,
	a17E40 => UTIL_GD_READ_REQ,
	a17E80 => UTIL_GD_WRITE_REQ,
	a17EC0 => UTIL_GD_DSP_READ_REQ,
	a182C0 => UTIL_INIT_CNF,
	a18300 => UTIL_SHUT_DOWN_CNF,
	a18340 => UTIL_GD_READ_CNF,
	a18380 => UTIL_GD_WRITE_CNF,
	a183C0 => UTIL_SLOT_GD_DSP_READ_CNF,
	a19BC0 => CTRL_TICK_IRQ_IND,
	a19C00 => CTRL_WAKE_UP_DSP_REQ,
	a19C40 => CTRL_WAKE_UP_IRQ_IND,
	a19C80 => CTRL_INTERNAL_RESET_REQ,
);



#Could merge those, use just %CPU_INTERRUPT
%INTERRUPT = (
                   a1 =>  "WB_INT_SM0",                     
		   a2 =>  "WB_INT_SM1",                     
		   a3 =>  "WB_INT_SM2",                     
		   a4 =>  "WB_INT_SM3",                     
		   a5 =>  "WB_INT_SM4",                     
		   a6 =>  "WB_INT_SM5",                     
		   a7 =>  "WB_INT_SM6",                     
		   a8 =>  "WB_INT_SM7",                     
		   a9 =>  "WB_INT_SM8",                     
		   a10 => "WB_INT_CB_SLOT0",    
		   a11 => "WB_INT_CB_SLOT1",                
		   a12 => "WB_INT_CB_SLOT2",                
		   a13 => "WB_INT_CB_SLOT3",                
		   a14 => "WB_INT_TG_SLOT0",                
		   a15 => "WB_INT_TG_SLOT1",                
		   a16 => "WB_INT_TG_SLOT2",                
		   a17 => "WB_INT_TG_SLOT3",                
		   a18 => "WB_INT_TG_SLOT4",                
		   a19 => "WB_INT_TG_SLOT5",                
		   a20 => "WB_INT_TG_SLOT6",                
		   a21 => "WB_INT_HSD",                     
		   a22 => "WB_INT_TX3",                     
		   a23 => "WB_INT_RFIF0",                   
		   a24 => "WB_INT_RFIF1",                   
		   a25 => "WB_INT_RFIF2",                   
		   a26 => "WB_INT_RFIF3",                   
		   a27 => "WB_INT_RFIF4",                   
		   a28 => "WB_INT_HA",                      
		   a29 => "WB_INT_TG_SUBFRAME0",            
		   a30 => "WB_INT_TG_SUBFRAME1",            
		   a31 => "WB_INT_TG_SUBFRAME2",            
		   a32 => "WB_INT_DM_AICH_PICH",            
		   a33 => "WB_INT_PS0",                     
		   a34 => "WB_INT_PS1",                     
		   a35 => "WB_INT_CS",                      
		   a36 => "WB_INT_TG_FRAME0",               
		   a37 => "WB_INT_TG_FRAME1",               
		   a38 => "WB_INT_TG_FRAME2",               
		   a39 => "WB_INT_CB_FRAME",                
		   a40 => "WB_INT_RP",                      
		   a41 => "WB_INT_DM_TFCI0",                
		   a42 => "WB_INT_DM_TFCI1",                
		   a43 => "WB_INT_RX1",                     
		   a44 => "WB_INT_RX2_HS_SCCH",             
		   a45 => "WB_INT_RX2_HS_DSCH",             
		   a46 => "WB_INT_RX2_CD",                  
		   a47 => "WB_INT_RX2_TD",
		   a48 => "WB_INT_RX2_E_AGCH",                     
		   a49 => "WB_INT_TX1_R99",      		   
		   a50 => "WB_INT_TX1_E_UL",                     
		   a51 => "WB_INT_TX2",                     
		   a50 => "WB_INT_TG_WAKEUP",               
		   a53 => "WB_INT_IOS1",                    
		   a54 => "WB_INT_IOS2",                    
		   a55 => "WB_INT_IOS3",                    
		   a56 => "WB_INT_IOS4",                    
		   a57 => "WB_INT_IOS5",                    
		   a58 => "WB_INT_IOS6",                    
		   a59 => "WB_INT_IOS7",                    
		   a60 => "WB_INT_IOS8",                  
		   a61 => "WB_INT_TG_CAL",                  
		   a62 => "WB_INT_TG_SFN",                  
		   a63 => "WB_INT_MM"
);

%CPU_INTERRUPT = (
                   a1 =>  "WB_INT_SM0",                     
		   a2 =>  "WB_INT_SM1",                     
		   a3 =>  "WB_INT_SM2",                     
		   a4 =>  "WB_INT_SM3",                     
		   a5 =>  "WB_INT_SM4",                     
		   a6 =>  "WB_INT_SM5",                     
		   a7 =>  "WB_INT_SM6",                     
		   a8 =>  "WB_INT_SM7",                     
		   a9 =>  "WB_INT_SM8",                     
		   a10 => "WB_INT_CB_SLOT0",    
		   a11 => "WB_INT_CB_SLOT1",                
		   a12 => "WB_INT_CB_SLOT2",                
		   a13 => "WB_INT_CB_SLOT3",                
		   a14 => "WB_INT_TG_SLOT0",                
		   a15 => "WB_INT_TG_SLOT1",                
		   a16 => "WB_INT_TG_SLOT2",                
		   a17 => "WB_INT_TG_SLOT3",                
		   a18 => "WB_INT_TG_SLOT4",                
		   a19 => "WB_INT_TG_SLOT5",                
		   a20 => "WB_INT_TG_SLOT6",                
		   a21 => "WB_INT_HSD",                     
		   a22 => "WB_INT_TX3",                     
		   a23 => "WB_INT_RFIF0",                   
		   a24 => "WB_INT_RFIF1",                   
		   a25 => "WB_INT_RFIF2",                   
		   a26 => "WB_INT_RFIF3",                   
		   a27 => "WB_INT_RFIF4",                   
		   a28 => "WB_INT_HA",                      
		   a29 => "WB_INT_TG_SUBFRAME0",            
		   a30 => "WB_INT_TG_SUBFRAME1",            
		   a31 => "WB_INT_TG_SUBFRAME2",            
		   a32 => "WB_INT_DM_AICH_PICH",            
		   a33 => "WB_INT_PS0",                     
		   a34 => "WB_INT_PS1",                     
		   a35 => "WB_INT_CS",                      
		   a36 => "WB_INT_TG_FRAME0",               
		   a37 => "WB_INT_TG_FRAME1",               
		   a38 => "WB_INT_TG_FRAME2",               
		   a39 => "WB_INT_CB_FRAME",                
		   a40 => "WB_INT_RP",                      
		   a41 => "WB_INT_DM_TFCI0",                
		   a42 => "WB_INT_DM_TFCI1",                
		   a43 => "WB_INT_RX1",                     
		   a44 => "WB_INT_RX2_HS_SCCH",             
		   a45 => "WB_INT_RX2_HS_DSCH",             
		   a46 => "WB_INT_RX2_CD",                  
		   a47 => "WB_INT_RX2_TD",
		   a48 => "WB_INT_RX2_E_AGCH",                     
		   a49 => "WB_INT_TX1_R99",      		   
		   a50 => "WB_INT_TX1_E_UL",                     
		   a51 => "WB_INT_TX2",                     
		   a50 => "WB_INT_TG_WAKEUP",               
		   a53 => "WB_INT_IOS1",                    
		   a54 => "WB_INT_IOS2",                    
		   a55 => "WB_INT_IOS3",                    
		   a56 => "WB_INT_IOS4",                    
		   a57 => "WB_INT_IOS5",                    
		   a58 => "WB_INT_IOS6",                    
		   a59 => "WB_INT_IOS7",                    
		   a60 => "WB_INT_IOS8",                  
		   a61 => "WB_INT_TG_CAL",                  
		   a62 => "WB_INT_TG_SFN",                  
		   a63 => "WB_INT_MM"
                );
	     
	     
%ID_TO_PID = (
    a2 => "'TvpClient'",
    a3 => "'HstVoiceRx'",
    a4 => "'Hst Rx'",
    a5 => "'HC Com Rx'",
    a6 => "'HC Com Tx'",
    a7 => "'HC Rx voice'",
    a8 => "'HC voice'",
    a9 => "'HC Rx'",
    a10 => "'HC GAS'",
    a11 => "'HC Rx WCDMA'",
    a12 => "'HC Tx WCDMA'",
    a13 => "'EQU PRE'",
    a14 => "'MdmFrmTx'",
    a15 => "'MdmFrmRx'",
    a16 => "'PHY Frame'",
    a17 => "'PHY Slot'",
    a18 => "'PHY HS'",
    a19 => "'idle'",
    a20 => "'xmain'"
    );

$FIRST_PROCESS_NUMBER = 02;		       
$LAST_PROCESS_NUMBER = 20;
$PID_PROCESS_ID = 19;
1;



