module stage_ifid
(
 input wire[31:0] inst_in,
 input wire clk,
 input wire ena_ifid
 output wire[31:0]inst_out
 );
	
	reg[31:0] inst;
	
	
	initial begin 
		inst = 32'h00000000;
	end
	
	always @(posedge clk) begin
			if (ena) begin
				currPC = PCin;
			end
	end
	
	assign memAddress = currPC;


endmodule