INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/full adder/full adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/full adder/full adder.srcs/sim_1/new/fa_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladdt_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/full adder/full adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
