#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Feb  9 14:52:16 2018
# Process ID: 22091
# Current directory: /home/jackh/herafengine/pfb_fir_2048ch_core
# Command line: vivado -mode batch -source ProjectGeneration.tcl -notrace
# Log file: /home/jackh/herafengine/pfb_fir_2048ch_core/vivado.log
# Journal file: /home/jackh/herafengine/pfb_fir_2048ch_core/vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_c_counter_binary_v12_0_i0' to 'pfb_fir_2048ch_core_c_counter_binary_v12_0_i0' is not allowed and is ignored.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i0' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i1' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i2' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i2' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i3' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i3' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i4' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i4' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_c_counter_binary_v12_0_i1' to 'pfb_fir_2048ch_core_c_counter_binary_v12_0_i1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_c_addsub_v12_0_i0' to 'pfb_fir_2048ch_core_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000' to '0' has been ignored for IP 'pfb_fir_2048ch_core_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'pfb_fir_2048ch_core_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'pfb_fir_2048ch_core_c_addsub_v12_0_i0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i5' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i5' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i6' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i6' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i7' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i7' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i8' to 'pfb_fir_2048ch_core_blk_mem_gen_v8_3_i8' is not allowed and is ignored.
IP Repository Located at : /data/opt/Xilinx/Vivado/2016.1/data/ip
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  9 14:52:39 2018...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i0/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i0.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i1/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i1.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i2/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i2.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i3/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i3.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i4/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i4.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i5/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i5.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i6/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i6.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i7/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i7.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i8/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i8.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_c_addsub_v12_0_i0/pfb_fir_2048ch_core_c_addsub_v12_0_i0.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_c_counter_binary_v12_0_i0/pfb_fir_2048ch_core_c_counter_binary_v12_0_i0.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/ip/pfb_fir_2048ch_core_c_counter_binary_v12_0_i1/pfb_fir_2048ch_core_c_counter_binary_v12_0_i1.xci
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core.xdc
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i0_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i1_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i2_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i3_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i4_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i5_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i6_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i7_vivado.coe
Adding File /home/jackh/herafengine/pfb_fir_2048ch_core/sysgen/pfb_fir_2048ch_core_blk_mem_gen_v8_3_i8_vivado.coe
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jackh/herafengine/pfb_fir_2048ch_core/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jackh/herafengine/pfb_fir_2048ch_core/ip' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog'.)
0
Wrote  : </home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/bd/pfb_fir_2048ch_core_bd/pfb_fir_2048ch_core_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /pfb_fir_2048ch_core_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /pfb_fir_2048ch_core_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /pfb_fir_2048ch_core_1/*'
Wrote  : </home/jackh/herafengine/pfb_fir_2048ch_core/ip_catalog/pfb_fir_2048ch_core.srcs/sources_1/bd/pfb_fir_2048ch_core_bd/pfb_fir_2048ch_core_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 14:52:41 2018...
