m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/hieu/Documents/Workspace/VHDL_prj/PWM_Generator
Eclk_divider
Z0 w1722420771
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 8
Z6 d/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider
Z7 8/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider.vhd
Z8 F/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider.vhd
l0
L6 1
VDV6Yh4bZ^^S5mb^CYKT:o1
!s100 f@[DIYGC6n>PkP4NnLL:S1
Z9 OV;C;2020.1;71
32
Z10 !s110 1722420835
!i10b 1
Z11 !s108 1722420835.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider.vhd|
Z13 !s107 /home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
DEx4 work 11 clk_divider 0 22 DV6Yh4bZ^^S5mb^CYKT:o1
!i122 8
l16
L13 20
VLzXz>47eG8Rl?KzQ5;O=Q3
!s100 588D]CD;7@]]?jYKhWZiS0
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclk_divider_tb
Z16 w1722420832
Z17 DPx4 work 5 mylib 0 22 F42jbCSA]]a6aL2?nXkFC1
R3
R4
R5
!i122 11
R6
Z18 8/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider_tb.vhd
Z19 F/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider_tb.vhd
l0
L5 1
VRMVzAL4]U:[kikK31dl<g0
!s100 JJe>dGI8h:UP]ZUoKK34Z1
R9
32
Z20 !s110 1722420861
!i10b 1
Z21 !s108 1722420861.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider_tb.vhd|
Z23 !s107 /home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/CLK_Divider_tb.vhd|
!i113 1
R14
R15
Artl
R17
R3
R4
R5
Z24 DEx4 work 14 clk_divider_tb 0 22 RMVzAL4]U:[kikK31dl<g0
!i122 11
l17
Z25 L9 32
Z26 VjRmEfRb<kFG@A@86_8nEf2
Z27 !s100 [7AoLi?0@cQOL2G2E^TYd3
R9
32
R20
!i10b 1
R21
R22
R23
!i113 1
R14
R15
Pmylib
R3
R4
R5
!i122 10
w1722420801
R6
8/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/MyLib.vhd
F/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/MyLib.vhd
l0
L5 1
VF42jbCSA]]a6aL2?nXkFC1
!s100 KY0dUVT?^zbC?15zYgjQP3
R9
32
R10
!i10b 1
R11
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/MyLib.vhd|
!s107 /home/hieu/Documents/Workspace/VHDL_prj/CLK_Divider/MyLib.vhd|
!i113 1
R14
R15
