dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
data_ram.v,verilog,xil_defaultlib,../../../../single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
