static int enum_in_range(pinmux_enum_t enum_id, struct pinmux_range *r)\r\n{\r\nif (enum_id < r->begin)\r\nreturn 0;\r\nif (enum_id > r->end)\r\nreturn 0;\r\nreturn 1;\r\n}\r\nstatic unsigned long gpio_read_raw_reg(unsigned long reg,\r\nunsigned long reg_width)\r\n{\r\nswitch (reg_width) {\r\ncase 8:\r\nreturn __raw_readb(reg);\r\ncase 16:\r\nreturn __raw_readw(reg);\r\ncase 32:\r\nreturn __raw_readl(reg);\r\n}\r\nBUG();\r\nreturn 0;\r\n}\r\nstatic void gpio_write_raw_reg(unsigned long reg,\r\nunsigned long reg_width,\r\nunsigned long data)\r\n{\r\nswitch (reg_width) {\r\ncase 8:\r\n__raw_writeb(data, reg);\r\nreturn;\r\ncase 16:\r\n__raw_writew(data, reg);\r\nreturn;\r\ncase 32:\r\n__raw_writel(data, reg);\r\nreturn;\r\n}\r\nBUG();\r\n}\r\nstatic void gpio_write_bit(struct pinmux_data_reg *dr,\r\nunsigned long in_pos, unsigned long value)\r\n{\r\nunsigned long pos;\r\npos = dr->reg_width - (in_pos + 1);\r\npr_debug("write_bit addr = %lx, value = %d, pos = %ld, "\r\n"r_width = %ld\n",\r\ndr->reg, !!value, pos, dr->reg_width);\r\nif (value)\r\nset_bit(pos, &dr->reg_shadow);\r\nelse\r\nclear_bit(pos, &dr->reg_shadow);\r\ngpio_write_raw_reg(dr->reg, dr->reg_width, dr->reg_shadow);\r\n}\r\nstatic int gpio_read_reg(unsigned long reg, unsigned long reg_width,\r\nunsigned long field_width, unsigned long in_pos)\r\n{\r\nunsigned long data, mask, pos;\r\ndata = 0;\r\nmask = (1 << field_width) - 1;\r\npos = reg_width - ((in_pos + 1) * field_width);\r\npr_debug("read_reg: addr = %lx, pos = %ld, "\r\n"r_width = %ld, f_width = %ld\n",\r\nreg, pos, reg_width, field_width);\r\ndata = gpio_read_raw_reg(reg, reg_width);\r\nreturn (data >> pos) & mask;\r\n}\r\nstatic void gpio_write_reg(unsigned long reg, unsigned long reg_width,\r\nunsigned long field_width, unsigned long in_pos,\r\nunsigned long value)\r\n{\r\nunsigned long mask, pos;\r\nmask = (1 << field_width) - 1;\r\npos = reg_width - ((in_pos + 1) * field_width);\r\npr_debug("write_reg addr = %lx, value = %ld, pos = %ld, "\r\n"r_width = %ld, f_width = %ld\n",\r\nreg, value, pos, reg_width, field_width);\r\nmask = ~(mask << pos);\r\nvalue = value << pos;\r\nswitch (reg_width) {\r\ncase 8:\r\n__raw_writeb((__raw_readb(reg) & mask) | value, reg);\r\nbreak;\r\ncase 16:\r\n__raw_writew((__raw_readw(reg) & mask) | value, reg);\r\nbreak;\r\ncase 32:\r\n__raw_writel((__raw_readl(reg) & mask) | value, reg);\r\nbreak;\r\n}\r\n}\r\nstatic int setup_data_reg(struct pinmux_info *gpioc, unsigned gpio)\r\n{\r\nstruct pinmux_gpio *gpiop = &gpioc->gpios[gpio];\r\nstruct pinmux_data_reg *data_reg;\r\nint k, n;\r\nif (!enum_in_range(gpiop->enum_id, &gpioc->data))\r\nreturn -1;\r\nk = 0;\r\nwhile (1) {\r\ndata_reg = gpioc->data_regs + k;\r\nif (!data_reg->reg_width)\r\nbreak;\r\nfor (n = 0; n < data_reg->reg_width; n++) {\r\nif (data_reg->enum_ids[n] == gpiop->enum_id) {\r\ngpiop->flags &= ~PINMUX_FLAG_DREG;\r\ngpiop->flags |= (k << PINMUX_FLAG_DREG_SHIFT);\r\ngpiop->flags &= ~PINMUX_FLAG_DBIT;\r\ngpiop->flags |= (n << PINMUX_FLAG_DBIT_SHIFT);\r\nreturn 0;\r\n}\r\n}\r\nk++;\r\n}\r\nBUG();\r\nreturn -1;\r\n}\r\nstatic void setup_data_regs(struct pinmux_info *gpioc)\r\n{\r\nstruct pinmux_data_reg *drp;\r\nint k;\r\nfor (k = gpioc->first_gpio; k <= gpioc->last_gpio; k++)\r\nsetup_data_reg(gpioc, k);\r\nk = 0;\r\nwhile (1) {\r\ndrp = gpioc->data_regs + k;\r\nif (!drp->reg_width)\r\nbreak;\r\ndrp->reg_shadow = gpio_read_raw_reg(drp->reg, drp->reg_width);\r\nk++;\r\n}\r\n}\r\nstatic int get_data_reg(struct pinmux_info *gpioc, unsigned gpio,\r\nstruct pinmux_data_reg **drp, int *bitp)\r\n{\r\nstruct pinmux_gpio *gpiop = &gpioc->gpios[gpio];\r\nint k, n;\r\nif (!enum_in_range(gpiop->enum_id, &gpioc->data))\r\nreturn -1;\r\nk = (gpiop->flags & PINMUX_FLAG_DREG) >> PINMUX_FLAG_DREG_SHIFT;\r\nn = (gpiop->flags & PINMUX_FLAG_DBIT) >> PINMUX_FLAG_DBIT_SHIFT;\r\n*drp = gpioc->data_regs + k;\r\n*bitp = n;\r\nreturn 0;\r\n}\r\nstatic int get_config_reg(struct pinmux_info *gpioc, pinmux_enum_t enum_id,\r\nstruct pinmux_cfg_reg **crp, int *indexp,\r\nunsigned long **cntp)\r\n{\r\nstruct pinmux_cfg_reg *config_reg;\r\nunsigned long r_width, f_width;\r\nint k, n;\r\nk = 0;\r\nwhile (1) {\r\nconfig_reg = gpioc->cfg_regs + k;\r\nr_width = config_reg->reg_width;\r\nf_width = config_reg->field_width;\r\nif (!r_width)\r\nbreak;\r\nfor (n = 0; n < (r_width / f_width) * 1 << f_width; n++) {\r\nif (config_reg->enum_ids[n] == enum_id) {\r\n*crp = config_reg;\r\n*indexp = n;\r\n*cntp = &config_reg->cnt[n / (1 << f_width)];\r\nreturn 0;\r\n}\r\n}\r\nk++;\r\n}\r\nreturn -1;\r\n}\r\nstatic int get_gpio_enum_id(struct pinmux_info *gpioc, unsigned gpio,\r\nint pos, pinmux_enum_t *enum_idp)\r\n{\r\npinmux_enum_t enum_id = gpioc->gpios[gpio].enum_id;\r\npinmux_enum_t *data = gpioc->gpio_data;\r\nint k;\r\nif (!enum_in_range(enum_id, &gpioc->data)) {\r\nif (!enum_in_range(enum_id, &gpioc->mark)) {\r\npr_err("non data/mark enum_id for gpio %d\n", gpio);\r\nreturn -1;\r\n}\r\n}\r\nif (pos) {\r\n*enum_idp = data[pos + 1];\r\nreturn pos + 1;\r\n}\r\nfor (k = 0; k < gpioc->gpio_data_size; k++) {\r\nif (data[k] == enum_id) {\r\n*enum_idp = data[k + 1];\r\nreturn k + 1;\r\n}\r\n}\r\npr_err("cannot locate data/mark enum_id for gpio %d\n", gpio);\r\nreturn -1;\r\n}\r\nstatic void write_config_reg(struct pinmux_info *gpioc,\r\nstruct pinmux_cfg_reg *crp,\r\nint index)\r\n{\r\nunsigned long ncomb, pos, value;\r\nncomb = 1 << crp->field_width;\r\npos = index / ncomb;\r\nvalue = index % ncomb;\r\ngpio_write_reg(crp->reg, crp->reg_width, crp->field_width, pos, value);\r\n}\r\nstatic int check_config_reg(struct pinmux_info *gpioc,\r\nstruct pinmux_cfg_reg *crp,\r\nint index)\r\n{\r\nunsigned long ncomb, pos, value;\r\nncomb = 1 << crp->field_width;\r\npos = index / ncomb;\r\nvalue = index % ncomb;\r\nif (gpio_read_reg(crp->reg, crp->reg_width,\r\ncrp->field_width, pos) == value)\r\nreturn 0;\r\nreturn -1;\r\n}\r\nstatic int pinmux_config_gpio(struct pinmux_info *gpioc, unsigned gpio,\r\nint pinmux_type, int cfg_mode)\r\n{\r\nstruct pinmux_cfg_reg *cr = NULL;\r\npinmux_enum_t enum_id;\r\nstruct pinmux_range *range;\r\nint in_range, pos, index;\r\nunsigned long *cntp;\r\nswitch (pinmux_type) {\r\ncase PINMUX_TYPE_FUNCTION:\r\nrange = NULL;\r\nbreak;\r\ncase PINMUX_TYPE_OUTPUT:\r\nrange = &gpioc->output;\r\nbreak;\r\ncase PINMUX_TYPE_INPUT:\r\nrange = &gpioc->input;\r\nbreak;\r\ncase PINMUX_TYPE_INPUT_PULLUP:\r\nrange = &gpioc->input_pu;\r\nbreak;\r\ncase PINMUX_TYPE_INPUT_PULLDOWN:\r\nrange = &gpioc->input_pd;\r\nbreak;\r\ndefault:\r\ngoto out_err;\r\n}\r\npos = 0;\r\nenum_id = 0;\r\nindex = 0;\r\nwhile (1) {\r\npos = get_gpio_enum_id(gpioc, gpio, pos, &enum_id);\r\nif (pos <= 0)\r\ngoto out_err;\r\nif (!enum_id)\r\nbreak;\r\nin_range = enum_in_range(enum_id, &gpioc->function);\r\nif (!in_range) {\r\nif (range) {\r\nin_range = enum_in_range(enum_id, range);\r\nif (in_range && enum_id == range->force)\r\ncontinue;\r\n} else {\r\nin_range = 1;\r\n}\r\n}\r\nif (!in_range)\r\ncontinue;\r\nif (get_config_reg(gpioc, enum_id, &cr, &index, &cntp) != 0)\r\ngoto out_err;\r\nswitch (cfg_mode) {\r\ncase GPIO_CFG_DRYRUN:\r\nif (!*cntp || !check_config_reg(gpioc, cr, index))\r\ncontinue;\r\nbreak;\r\ncase GPIO_CFG_REQ:\r\nwrite_config_reg(gpioc, cr, index);\r\n*cntp = *cntp + 1;\r\nbreak;\r\ncase GPIO_CFG_FREE:\r\n*cntp = *cntp - 1;\r\nbreak;\r\n}\r\n}\r\nreturn 0;\r\nout_err:\r\nreturn -1;\r\n}\r\nstatic struct pinmux_info *chip_to_pinmux(struct gpio_chip *chip)\r\n{\r\nreturn container_of(chip, struct pinmux_info, chip);\r\n}\r\nstatic int sh_gpio_request(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct pinmux_info *gpioc = chip_to_pinmux(chip);\r\nstruct pinmux_data_reg *dummy;\r\nunsigned long flags;\r\nint i, ret, pinmux_type;\r\nret = -EINVAL;\r\nif (!gpioc)\r\ngoto err_out;\r\nspin_lock_irqsave(&gpio_lock, flags);\r\nif ((gpioc->gpios[offset].flags & PINMUX_FLAG_TYPE) != PINMUX_TYPE_NONE)\r\ngoto err_unlock;\r\nif (get_data_reg(gpioc, offset, &dummy, &i) != 0)\r\npinmux_type = PINMUX_TYPE_FUNCTION;\r\nelse\r\npinmux_type = PINMUX_TYPE_GPIO;\r\nif (pinmux_type == PINMUX_TYPE_FUNCTION) {\r\nif (pinmux_config_gpio(gpioc, offset,\r\npinmux_type,\r\nGPIO_CFG_DRYRUN) != 0)\r\ngoto err_unlock;\r\nif (pinmux_config_gpio(gpioc, offset,\r\npinmux_type,\r\nGPIO_CFG_REQ) != 0)\r\nBUG();\r\n}\r\ngpioc->gpios[offset].flags &= ~PINMUX_FLAG_TYPE;\r\ngpioc->gpios[offset].flags |= pinmux_type;\r\nret = 0;\r\nerr_unlock:\r\nspin_unlock_irqrestore(&gpio_lock, flags);\r\nerr_out:\r\nreturn ret;\r\n}\r\nstatic void sh_gpio_free(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct pinmux_info *gpioc = chip_to_pinmux(chip);\r\nunsigned long flags;\r\nint pinmux_type;\r\nif (!gpioc)\r\nreturn;\r\nspin_lock_irqsave(&gpio_lock, flags);\r\npinmux_type = gpioc->gpios[offset].flags & PINMUX_FLAG_TYPE;\r\npinmux_config_gpio(gpioc, offset, pinmux_type, GPIO_CFG_FREE);\r\ngpioc->gpios[offset].flags &= ~PINMUX_FLAG_TYPE;\r\ngpioc->gpios[offset].flags |= PINMUX_TYPE_NONE;\r\nspin_unlock_irqrestore(&gpio_lock, flags);\r\n}\r\nstatic int pinmux_direction(struct pinmux_info *gpioc,\r\nunsigned gpio, int new_pinmux_type)\r\n{\r\nint pinmux_type;\r\nint ret = -EINVAL;\r\nif (!gpioc)\r\ngoto err_out;\r\npinmux_type = gpioc->gpios[gpio].flags & PINMUX_FLAG_TYPE;\r\nswitch (pinmux_type) {\r\ncase PINMUX_TYPE_GPIO:\r\nbreak;\r\ncase PINMUX_TYPE_OUTPUT:\r\ncase PINMUX_TYPE_INPUT:\r\ncase PINMUX_TYPE_INPUT_PULLUP:\r\ncase PINMUX_TYPE_INPUT_PULLDOWN:\r\npinmux_config_gpio(gpioc, gpio, pinmux_type, GPIO_CFG_FREE);\r\nbreak;\r\ndefault:\r\ngoto err_out;\r\n}\r\nif (pinmux_config_gpio(gpioc, gpio,\r\nnew_pinmux_type,\r\nGPIO_CFG_DRYRUN) != 0)\r\ngoto err_out;\r\nif (pinmux_config_gpio(gpioc, gpio,\r\nnew_pinmux_type,\r\nGPIO_CFG_REQ) != 0)\r\nBUG();\r\ngpioc->gpios[gpio].flags &= ~PINMUX_FLAG_TYPE;\r\ngpioc->gpios[gpio].flags |= new_pinmux_type;\r\nret = 0;\r\nerr_out:\r\nreturn ret;\r\n}\r\nstatic int sh_gpio_direction_input(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct pinmux_info *gpioc = chip_to_pinmux(chip);\r\nunsigned long flags;\r\nint ret;\r\nspin_lock_irqsave(&gpio_lock, flags);\r\nret = pinmux_direction(gpioc, offset, PINMUX_TYPE_INPUT);\r\nspin_unlock_irqrestore(&gpio_lock, flags);\r\nreturn ret;\r\n}\r\nstatic void sh_gpio_set_value(struct pinmux_info *gpioc,\r\nunsigned gpio, int value)\r\n{\r\nstruct pinmux_data_reg *dr = NULL;\r\nint bit = 0;\r\nif (!gpioc || get_data_reg(gpioc, gpio, &dr, &bit) != 0)\r\nBUG();\r\nelse\r\ngpio_write_bit(dr, bit, value);\r\n}\r\nstatic int sh_gpio_direction_output(struct gpio_chip *chip, unsigned offset,\r\nint value)\r\n{\r\nstruct pinmux_info *gpioc = chip_to_pinmux(chip);\r\nunsigned long flags;\r\nint ret;\r\nsh_gpio_set_value(gpioc, offset, value);\r\nspin_lock_irqsave(&gpio_lock, flags);\r\nret = pinmux_direction(gpioc, offset, PINMUX_TYPE_OUTPUT);\r\nspin_unlock_irqrestore(&gpio_lock, flags);\r\nreturn ret;\r\n}\r\nstatic int sh_gpio_get_value(struct pinmux_info *gpioc, unsigned gpio)\r\n{\r\nstruct pinmux_data_reg *dr = NULL;\r\nint bit = 0;\r\nif (!gpioc || get_data_reg(gpioc, gpio, &dr, &bit) != 0)\r\nreturn -EINVAL;\r\nreturn gpio_read_reg(dr->reg, dr->reg_width, 1, bit);\r\n}\r\nstatic int sh_gpio_get(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn sh_gpio_get_value(chip_to_pinmux(chip), offset);\r\n}\r\nstatic void sh_gpio_set(struct gpio_chip *chip, unsigned offset, int value)\r\n{\r\nsh_gpio_set_value(chip_to_pinmux(chip), offset, value);\r\n}\r\nint register_pinmux(struct pinmux_info *pip)\r\n{\r\nstruct gpio_chip *chip = &pip->chip;\r\npr_info("%s handling gpio %d -> %d\n",\r\npip->name, pip->first_gpio, pip->last_gpio);\r\nsetup_data_regs(pip);\r\nchip->request = sh_gpio_request;\r\nchip->free = sh_gpio_free;\r\nchip->direction_input = sh_gpio_direction_input;\r\nchip->get = sh_gpio_get;\r\nchip->direction_output = sh_gpio_direction_output;\r\nchip->set = sh_gpio_set;\r\nWARN_ON(pip->first_gpio != 0);\r\nchip->label = pip->name;\r\nchip->owner = THIS_MODULE;\r\nchip->base = pip->first_gpio;\r\nchip->ngpio = (pip->last_gpio - pip->first_gpio) + 1;\r\nreturn gpiochip_add(chip);\r\n}\r\nint unregister_pinmux(struct pinmux_info *pip)\r\n{\r\npr_info("%s deregistering\n", pip->name);\r\nreturn gpiochip_remove(&pip->chip);\r\n}
