INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nitish Adari/Systolic_Array_Multiplication/Systolic_Array_Multiplication.srcs/sources_1/new/root_systolic_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module root_systolic_multi
WARNING: [VRFC 10-1315] redeclaration of ansi port inp_down0 is not allowed [C:/Users/Nitish Adari/Systolic_Array_Multiplication/Systolic_Array_Multiplication.srcs/sources_1/new/root_systolic_multi.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port inp_right0 is not allowed [C:/Users/Nitish Adari/Systolic_Array_Multiplication/Systolic_Array_Multiplication.srcs/sources_1/new/root_systolic_multi.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nitish Adari/Systolic_Array_Multiplication/Systolic_Array_Multiplication.srcs/sim_1/new/root_systolic_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_systolic_array_tb
INFO: [VRFC 10-2458] undeclared symbol inp_down4, assumed default net type wire [C:/Users/Nitish Adari/Systolic_Array_Multiplication/Systolic_Array_Multiplication.srcs/sim_1/new/root_systolic_array_tb.v:10]
