Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'pcpi_wr' is not connected on this instance [/home/illubaby/RISC-V/picorv32/testbench.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi4_memory
Compiling module xil_defaultlib.picorv32_axi_adapter
Compiling module xil_defaultlib.picorv32_pcpi_mul
Compiling module xil_defaultlib.picorv32_pcpi_div
Compiling module xil_defaultlib.picorv32(ENABLE_COUNTERS=1'b1,EN...
Compiling module xil_defaultlib.picorv32_axi(ENABLE_MUL=1'b1,ENA...
Compiling module xil_defaultlib.picorv32_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
