Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 17 17:38:31 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : Stimulator
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.737        0.000                      0                  710        0.136        0.000                      0                  710        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.737        0.000                      0                  710        0.136        0.000                      0                  710        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.578ns (53.414%)  route 2.248ns (46.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.594     5.146    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[4]
                         net (fo=1, routed)           1.259     8.859    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[4]
    SLICE_X58Y88         LUT3 (Prop_lut3_I1_O)        0.124     8.983 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_9/O
                         net (fo=1, routed)           0.989     9.972    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_18
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.527    14.898    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 2.578ns (53.733%)  route 2.220ns (46.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.594     5.146    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[5]
                         net (fo=1, routed)           1.258     8.858    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[5]
    SLICE_X58Y88         LUT3 (Prop_lut3_I1_O)        0.124     8.982 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_8/O
                         net (fo=1, routed)           0.962     9.944    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_17
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.527    14.898    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.578ns (54.115%)  route 2.186ns (45.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.594     5.146    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, routed)           1.261     8.861    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[3]
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124     8.985 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_10/O
                         net (fo=1, routed)           0.924     9.910    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_19
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.527    14.898    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 ChanAddressReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.277ns (25.608%)  route 3.710ns (74.392%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.550     5.101    CLK_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  ChanAddressReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ChanAddressReg_reg[0]/Q
                         net (fo=22, routed)          2.229     7.848    ChannelArray[1].ChannelX/ChanAddressReg
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.972 r  ChannelArray[1].ChannelX/State[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.972    ChannelArray[1].ChannelX/Interface/State[0]_i_4__0_0
    SLICE_X51Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     8.184 r  ChannelArray[1].ChannelX/Interface/State_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.314     8.498    ChannelArray[1].ChannelX/Interface/State_reg[0]_i_5__0_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.299     8.797 r  ChannelArray[1].ChannelX/Interface/State[0]_i_4__0/O
                         net (fo=1, routed)           0.648     9.445    ChannelArray[1].ChannelX/MemArray[1].MemoryX/State_reg[0]_1
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124     9.569 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/State[0]_i_1__0/O
                         net (fo=1, routed)           0.519    10.088    ChannelArray[1].ChannelX/FolState[0]
    SLICE_X53Y87         FDRE                                         r  ChannelArray[1].ChannelX/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.435    14.806    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  ChannelArray[1].ChannelX/State_reg[0]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)       -0.067    14.963    ChannelArray[1].ChannelX/State_reg[0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 2.578ns (55.060%)  route 2.104ns (44.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[7]
                         net (fo=1, routed)           1.126     8.726    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_24
    SLICE_X58Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.850 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_6/O
                         net (fo=1, routed)           0.978     9.828    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_15
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.527    14.898    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.818ns (40.113%)  route 2.714ns (59.887%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.555     5.106    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[0]/Q
                         net (fo=11, routed)          1.377     7.001    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[0]
    SLICE_X58Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.125 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.125    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_8__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.657    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.928 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry__0/CO[0]
                         net (fo=1, routed)           0.681     8.609    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt00_in
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.373     8.982 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1/O
                         net (fo=10, routed)          0.656     9.639    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1_n_0
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.438    14.809    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.524    14.522    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.818ns (40.113%)  route 2.714ns (59.887%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.555     5.106    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[0]/Q
                         net (fo=11, routed)          1.377     7.001    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[0]
    SLICE_X58Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.125 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.125    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_8__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.657    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.928 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry__0/CO[0]
                         net (fo=1, routed)           0.681     8.609    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt00_in
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.373     8.982 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1/O
                         net (fo=10, routed)          0.656     9.639    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1_n_0
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.438    14.809    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.524    14.522    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 2.578ns (55.681%)  route 2.052ns (44.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[2]
                         net (fo=1, routed)           0.938     8.538    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_29
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.662 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_11/O
                         net (fo=1, routed)           1.114     9.776    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_20
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.527    14.898    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 2.578ns (55.717%)  route 2.049ns (44.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.594     5.146    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[6]
                         net (fo=1, routed)           1.081     8.681    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[6]
    SLICE_X58Y88         LUT3 (Prop_lut3_I1_O)        0.124     8.805 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_7/O
                         net (fo=1, routed)           0.968     9.773    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_16
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.527    14.898    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 2.578ns (56.258%)  route 2.004ns (43.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.150    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y37         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.604 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, routed)           1.095     8.699    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg_n_28
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.124     8.823 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/C_reg_i_10__0/O
                         net (fo=1, routed)           0.910     9.732    ChannelArray[1].ChannelX/MemArray[1].MemoryX_n_18
    DSP48_X1Y37          DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.528    14.899    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.711    ChannelArray[1].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.488%)  route 0.256ns (64.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.471    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/Q
                         net (fo=6, routed)           0.256     1.869    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[8]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.870     2.028    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.550    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.733    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.307%)  route 0.258ns (64.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.471    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/Q
                         net (fo=6, routed)           0.258     1.871    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[5]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.870     2.028    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.550    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.733    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Interface/tx_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/tx_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.563     1.476    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[11]/Q
                         net (fo=1, routed)           0.087     1.705    ChannelArray[0].ChannelX/Interface/tx_reg[11]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  ChannelArray[0].ChannelX/Interface/tx_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.750    ChannelArray[0].ChannelX/Interface/p_1_in[12]
    SLICE_X56Y92         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.990    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[12]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.120     1.609    ChannelArray[0].ChannelX/Interface/tx_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Interface/tx_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/tx_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.562     1.475    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[14]/Q
                         net (fo=1, routed)           0.113     1.730    ChannelArray[1].ChannelX/Interface/tx_reg__0[14]
    SLICE_X56Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.775 r  ChannelArray[1].ChannelX/Interface/tx_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.000     1.775    ChannelArray[1].ChannelX/Interface/tx_reg[15]_i_2__0_n_0
    SLICE_X56Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.832     1.991    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[15]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.120     1.632    ChannelArray[1].ChannelX/Interface/tx_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/tx_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.562     1.475    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  ChannelArray[1].ChannelX/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  ChannelArray[1].ChannelX/Dout_reg[12]/Q
                         net (fo=1, routed)           0.050     1.690    ChannelArray[1].ChannelX/Interface/Q[12]
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.045     1.735 r  ChannelArray[1].ChannelX/Interface/tx_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    ChannelArray[1].ChannelX/Interface/tx_reg[12]_i_1__0_n_0
    SLICE_X55Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.832     1.991    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[12]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.092     1.580    ChannelArray[1].ChannelX/Interface/tx_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.561     1.474    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]/Q
                         net (fo=1, routed)           0.051     1.690    ChannelArray[1].ChannelX/Interface/tx_reg__0[3]
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.735 r  ChannelArray[1].ChannelX/Interface/tx_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    ChannelArray[1].ChannelX/Interface/tx_reg[4]_i_1__0_n_0
    SLICE_X53Y91         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.990    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.091     1.578    ChannelArray[1].ChannelX/Interface/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.563     1.476    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, routed)          0.263     1.881    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.875     2.033    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.497     1.536    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.719    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Interface/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/spiclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.562     1.475    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ChannelArray[1].ChannelX/Interface/delay_reg[0]/Q
                         net (fo=5, routed)           0.121     1.738    ChannelArray[1].ChannelX/Interface/delay_reg_n_0_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  ChannelArray[1].ChannelX/Interface/spiclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    ChannelArray[1].ChannelX/Interface/spiclk_i_1__0_n_0
    SLICE_X50Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/spiclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.832     1.991    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  ChannelArray[1].ChannelX/Interface/spiclk_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.120     1.608    ChannelArray[1].ChannelX/Interface/spiclk_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.776%)  route 0.282ns (63.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.471    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[0]/Q
                         net (fo=14, routed)          0.282     1.917    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[0]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.873     2.031    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.478     1.553    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.736    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.647%)  route 0.305ns (68.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.473    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[8]/Q
                         net (fo=6, routed)           0.305     1.919    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[8]
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.874     2.032    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.554    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.737    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y37    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y37    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y61    ChanAddressReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y61    ChanAddressReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y86    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y86    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y86    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y86    ChannelArray[0].ChannelREG/OUT_WaveAddr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y84    ChannelArray[0].ChannelREG/WriteConfZ1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y86    ChannelArray[0].ChannelX/Addr0_reg/C



