`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 28.08.2023 18:32:43
// Design Name: 
// Module Name: alu_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module alu_tb;

    //inputs
    reg [5:0] fn_sel;
	reg [127:0] A;
	reg [127:0] B;
	reg clk;
	reg rst;
	//outputs
	wire Zero_flag;
	wire Carry_flag;
	wire [127:0] d_out;
	 
	// Instantiate the Unit Under Test (UUT)
	Alu uut (
		.fn_sel(fn_sel), 
		.A(A), 
		.B(B),
		.clk(clk),
		.rst(rst),  
		.Zero_flag(Zero_flag), 
		.Carry_flag(Carry_flag), 
		.d_out(d_out)
	);
	initial begin
		// Initialize Inputs
		fn_sel = 0;
		A = 0;
		B = 0;
		clk = 0;
		rst = 0;
  
    forever begin
    #10 clk = ~clk;
 end end
     
     initial begin
		// Add stimulus here
      #100; A = 128'b0010000000000001; B = 128'b0000000000000001; fn_sel = 6'b000000;
      #100; A = 128'b0010000000000001; B = 128'b0000000111000001; fn_sel = 6'b000000;
      #100; A = 128'b1111111111000001; B = 128'b0000000000000001; fn_sel = 6'b000000;
      #100; A = 128'b1111111111111111; B = 128'b1111111111111111; fn_sel = 6'b000000;
      
	  #100; A = 128'b0000000010000001; B = 128'b0000000000000001; fn_sel = 6'b000001;
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000001; fn_sel = 6'b000001;
	  #100; A = 128'b0000000011111111; B = 128'b0000100000000001; fn_sel = 6'b000001;
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000001; fn_sel = 6'b000001;
	  
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000011; fn_sel = 6'b000010;
	  #100; A = 128'b0000000000000011; B = 128'b0000000000000011; fn_sel = 6'b000010;
	  #100; A = 128'b1000000000000001; B = 128'b0000000000000011; fn_sel = 6'b000010;
	  #100; A = 128'b1111111111000001; B = 128'b0000000000000011; fn_sel = 6'b000010;
	  
	  #100; rst = 1'b1;
	  #100; rst = 1'b0;
	  
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000001; fn_sel = 6'b000011;
	  #100; A = 128'b0000000000000011; B = 128'b0000000000000001; fn_sel = 6'b000011;
	  #100; A = 128'b0000000000000011; B = 128'b0000000000000011; fn_sel = 6'b000011;
	  #100; A = 128'b0000000000000011; B = 128'b0000000000000010; fn_sel = 6'b000011;
	  
	  #100; A = 128'b0000000000000001; B = 128'b0000000100000000; fn_sel = 6'b000100;
	  #100; A = 128'b1000000000000001; B = 128'b1000000000000001; fn_sel = 6'b000100;
	  
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000001; fn_sel = 6'b000101;
	  #100; A = 128'b0000101000000001; B = 128'b0000000000000001; fn_sel = 6'b000101;
	 
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000001; fn_sel = 6'b000110;
	  #100; A = 128'b0000000000000001; B = 128'b0000000000000010; fn_sel = 6'b000110;
	  #100; A = 128'b0001111000000001; B = 128'b0000000000000010; fn_sel = 6'b000110;
	  #100; A = 128'b1111111111111111; B = 128'b1111111111111111; fn_sel = 6'b000110;
	  
	  #100; A = 128'b1110000000000001;  fn_sel = 6'b000111;
	  
	  #100; B = 128'b1110000000000001;  fn_sel = 6'b001000;
	  
	  #100; A = 128'b0000000010000001;  B = 128'b0001; fn_sel = 6'b001001;
	  #100; A = 128'b0000000010000001;  B = 128'b0001; fn_sel = 6'b001010;
	end
    
endmodule
