Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 26 00:54:09 2025
| Host         : LAPTOP-6M06RABV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task_water_control_sets_placed.rpt
| Design       : task_water
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           17 |
| No           | No                    | Yes                    |             104 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             160 |           40 |
| Yes          | No                    | Yes                    |              75 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------+------------------------------+------------------+----------------+
|         Clock Signal        |                 Enable Signal                 |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/week[2]_i_1_n_0           | pb_reset/db_inst/reset_pulse |                1 |              3 |
|  clkdiv_inst/clk_1s         |                                               | pb_reset/db_inst/reset_pulse |                2 |              3 |
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/h0[3]_i_1_n_0             | pb_reset/db_inst/reset_pulse |                1 |              4 |
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/h1[3]_i_1_n_0             | pb_reset/db_inst/reset_pulse |                2 |              4 |
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/s0[3]_i_1_n_0             | pb_reset/db_inst/reset_pulse |                1 |              4 |
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/m1[3]_i_1_n_0             | pb_reset/db_inst/reset_pulse |                2 |              4 |
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/m0[3]_i_1_n_0             | pb_reset/db_inst/reset_pulse |                1 |              4 |
|  clk_IBUF_BUFG              | timer_inst/dp1/set1/s1[3]_i_1_n_0             | pb_reset/db_inst/reset_pulse |                1 |              4 |
|  timer_inst/clkdiv_inst/CLK |                                               | pb_reset/db_inst/reset_pulse |                2 |              4 |
|  timer_inst/clkdiv_inst/CLK | timer_inst/dp1/tim/timer_hour_tens[3]_i_1_n_0 | pb_reset/db_inst/reset_pulse |                2 |              4 |
|  timer_inst/clkdiv_inst/CLK | timer_inst/dp1/tim/timer_min_ones[3]_i_1_n_0  | pb_reset/db_inst/reset_pulse |                1 |              4 |
|  timer_inst/clkdiv_inst/CLK | timer_inst/dp1/tim/timer_hour_ones[3]_i_1_n_0 | pb_reset/db_inst/reset_pulse |                2 |              4 |
|  timer_inst/clkdiv_inst/CLK | timer_inst/dp1/tim/timer_min_tens[3]_i_1_n_0  | pb_reset/db_inst/reset_pulse |                3 |              4 |
|  timer_inst/clkdiv_inst/CLK | timer_inst/dp1/tim/timer_sec_tens[3]_i_1_n_0  | pb_reset/db_inst/reset_pulse |                1 |              4 |
|  timer_inst/clkdiv_inst/CLK | timer_inst/dp1/tim/timer_week[3]_i_1_n_0      | pb_reset/db_inst/reset_pulse |                3 |              4 |
|  clk_IBUF_BUFG              | pb_right/db_inst/count[0]_i_1__8_n_0          |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_silent/db_inst/count[0]_i_1__10_n_0        |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_up/db_inst/count[0]_i_1__5_n_0             |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_left/db_inst/count[0]_i_1__7_n_0           |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_ok/db_inst/count[0]_i_1__3_n_0             |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_oklong/db_inst/count[0]_i_1__4_n_0         |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_reset/db_inst/count[0]_i_1__9_n_0          |                              |                5 |             20 |
|  clk_IBUF_BUFG              | pb_down/db_inst/count[0]_i_1__6_n_0           |                              |                5 |             20 |
|  clkdiv_inst/clk_1s         | pb_silent/db_inst/E[0]                        | pb_reset/db_inst/reset_pulse |                5 |             24 |
|  clk_IBUF_BUFG              |                                               |                              |               17 |             25 |
|  clk_IBUF_BUFG              |                                               | pb_reset/db_inst/reset_pulse |               27 |             97 |
+-----------------------------+-----------------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 4      |                    13 |
| 16+    |                    11 |
+--------+-----------------------+


