

================================================================
== Vitis HLS Report for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'
================================================================
* Date:           Thu Dec 29 12:40:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.920 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_376_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      163|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      132|      295|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_187_p2    |         +|   0|  0|  16|           9|           9|
    |i_14_fu_164_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln376_fu_158_p2  |      icmp|   0|  0|   8|           3|           3|
    |or_ln13_1_fu_222_p2   |        or|   0|  0|   9|           2|           9|
    |or_ln13_2_fu_236_p2   |        or|   0|  0|   9|           2|           9|
    |or_ln13_3_fu_250_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_4_fu_264_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_5_fu_278_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_6_fu_292_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_fu_202_p2     |        or|   0|  0|   9|           1|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |this_s_d0             |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 163|          97|         142|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    3|          6|
    |i_3_fu_56                    |   9|          2|    3|          6|
    |pk_address0                  |  26|          5|   11|         55|
    |pk_address1                  |  26|          5|   11|         55|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   33|        135|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_337             |   6|   0|    9|          3|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_3_fu_56                    |   3|   0|    3|          0|
    |icmp_ln376_reg_333           |   1|   0|    1|          0|
    |pk_load_1_reg_368            |   8|   0|    8|          0|
    |pk_load_2_reg_388            |   8|   0|    8|          0|
    |pk_load_3_reg_393            |   8|   0|    8|          0|
    |pk_load_4_reg_408            |   8|   0|    8|          0|
    |pk_load_5_reg_413            |   8|   0|    8|          0|
    |pk_load_reg_363              |   8|   0|    8|          0|
    |this_s_addr_reg_357          |   3|   0|    5|          2|
    |this_s_load_reg_383          |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 132|   0|  137|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|pk_address0      |  out|   11|   ap_memory|                                        pk|         array|
|pk_ce0           |  out|    1|   ap_memory|                                        pk|         array|
|pk_q0            |   in|    8|   ap_memory|                                        pk|         array|
|pk_address1      |  out|   11|   ap_memory|                                        pk|         array|
|pk_ce1           |  out|    1|   ap_memory|                                        pk|         array|
|pk_q1            |   in|    8|   ap_memory|                                        pk|         array|
|this_s_address0  |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|                                    this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|                                    this_s|         array|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

