// Seed: 3305440574
module module_0 (
    input logic id_0,
    input reg id_1
    , id_3,
    output id_2
);
  always @(id_0) begin
    id_2 = id_1;
    id_2 = id_3;
    if (id_1)
      if (id_0) id_2 <= id_1;
      else if (1'd0) id_2 <= id_1;
  end
endmodule
