#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 22:18:57 2025
# Process ID: 3791924
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3791998
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.328 ; gain = 239.832 ; free physical = 126383 ; free virtual = 229599
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.383; parent = 3040.301; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.266 ; gain = 330.770 ; free physical = 126447 ; free virtual = 229664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.352; parent = 3128.270; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.078 ; gain = 348.582 ; free physical = 126447 ; free virtual = 229665
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.164; parent = 3146.082; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.078 ; gain = 348.582 ; free physical = 126447 ; free virtual = 229665
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.164; parent = 3146.082; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3146.078 ; gain = 0.000 ; free physical = 126447 ; free virtual = 229665
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3310.797 ; gain = 0.000 ; free physical = 126344 ; free virtual = 229561
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3310.797 ; gain = 0.000 ; free physical = 126350 ; free virtual = 229567
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.797 ; gain = 513.301 ; free physical = 126474 ; free virtual = 229692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.867; parent = 3278.785; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.797 ; gain = 513.301 ; free physical = 126474 ; free virtual = 229692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.867; parent = 3278.785; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.797 ; gain = 513.301 ; free physical = 126474 ; free virtual = 229692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.549; parent = 2372.390; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.867; parent = 3278.785; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3310.797 ; gain = 513.301 ; free physical = 126506 ; free virtual = 229725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.670; parent = 2386.542; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.867; parent = 3278.785; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 224   
+---Registers : 
	               21 Bit    Registers := 224   
	               13 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 3860.492 ; gain = 1062.996 ; free physical = 126633 ; free virtual = 229870
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4833.578; parent = 3860.496; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:19 . Memory (MB): peak = 4012.062 ; gain = 1214.566 ; free physical = 126117 ; free virtual = 229353
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4985.148; parent = 4012.066; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:21 . Memory (MB): peak = 4012.062 ; gain = 1214.566 ; free physical = 126076 ; free virtual = 229313
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4985.148; parent = 4012.066; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:32 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125723 ; free virtual = 228960
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:36 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125771 ; free virtual = 229008
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:36 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125771 ; free virtual = 229008
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125780 ; free virtual = 229017
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125793 ; free virtual = 229030
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125798 ; free virtual = 229035
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125806 ; free virtual = 229043
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][12] | 6      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1826|
|3     |LUT1   |   900|
|4     |LUT2   |  8767|
|5     |LUT3   |  1350|
|6     |LUT4   |  4050|
|7     |LUT5   |  5625|
|8     |LUT6   |  9450|
|9     |SRL16E |    14|
|10    |FDRE   |  6305|
|11    |IBUF   |  5403|
|12    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 4868.156 ; gain = 2070.660 ; free physical = 125806 ; free virtual = 229043
Synthesis current peak Physical Memory [PSS] (MB): peak = 3442.162; parent = 3188.034; children = 254.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5841.242; parent = 4868.160; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:33 . Memory (MB): peak = 4868.156 ; gain = 1905.941 ; free physical = 125847 ; free virtual = 229084
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 4868.164 ; gain = 2070.660 ; free physical = 125847 ; free virtual = 229084
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4868.164 ; gain = 0.000 ; free physical = 125962 ; free virtual = 229198
INFO: [Netlist 29-17] Analyzing 7230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4892.168 ; gain = 0.000 ; free physical = 126020 ; free virtual = 229256
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5403 instances

Synth Design complete, checksum: 7250aa75
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 4892.168 ; gain = 3187.492 ; free physical = 126259 ; free virtual = 229496
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4963.227 ; gain = 71.059 ; free physical = 125649 ; free virtual = 228886
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:22:13 2025...
