/**
* \file bz_reg_dig.h
* \brief Contains B20 Digital Related Registers
* \version: Ver 1.0
* \author :
* \date   : 2021/11/15 18:17
*
* Copyright 2021- Zealync Inc.
*/
#ifndef __BZ_REG_DIG_H__
#define __BZ_REG_DIG_H__


#define REG_GP_INTERRUPT_MASK				0XXXXX
#define REG_GP_INTERRUP_ENABLE				0XXXXX
#define REG_GP_INTERRUP_STATUS				0XXXXX

#define SRAM_ITCM_ADDR 				0x1000
#define SRAM_DTCM_ADDR 				0x1001

#define SRAM_DTCM_1_ADDR 			0x1002
#define SRAM_DTCM_2_ADDR 			0x1003
#define SRAM_DTCM_3_ADDR 			0x1004

#define	BAIZE_ADDR_ARM_COMMAND			0xxxx
#define BAIZE_ADDR_ARM_EXT_CMD_BYTE_1   0xxxx
#define BAIZE_ADDR_ARM_CMD_STATUS		0xxxx


#define REG_IP_SRAM_CTRL 		(0x97) 
#define REG_IP_CHKSUM			(0x98)
#define REG_IP_SRAM_ACC_ADDR	(0x99)
#define REG_IP_SRAM_ACC_WDATA	(0x9A)
#define REG_PC_BASE_ADDR		(0x9B)
#define REG_PC_COUNT			(0x9C)
#define REG_EXT_INTR_CLR		(0x9D)
#define REG_EXT_INTR_ENA		(0x9E)
#define REG_CALI_FFT_0			(0xA0)
#define REG_CALI_FFT_1			(0xA1)
#define REG_CALI_DG_0			(0xA2)
#define REG_CALI_DG_1			(0xA3)
#define REG_CALI_DG_2			(0xA4)
#define REG_CALI_DG_3			(0xA5)
#define REG_CALI_DM_0			(0xA6)	
#define REG_CALI_DM_1			(0xA7)
#define REG_CALI_CORR_0			(0xA8)
#define REG_CALI_RXIQ0_CTRL_0   (0xA9)
#define REG_CALI_RXIQ1_CTRL_0   (0xAA)
#define REG_CALI_ORXIQ0_CTRL_0  (0xAB)
#define REG_CALI_TXIQ0_CTRL_0   (0xAC)
#define REG_CALI_TXIQ1_CTRL_0   (0xAD)
#define REG_CALI_RXFLT_CTRL_0   (0xAE)
#define REG_CALI_TXFLT_CTRL_0   (0xAF)
#define REG_CALI_ORXFLT_CTRL_0  (0xB0)
#define REG_CALI_DDC_0			(0xB1)
#define REG_CALI_DDC_1			(0xB2)
#define REG_CALI_DDC_2			(0xB3)
#define REG_CALI_DDC_3			(0xB4)
#define REG_CALI_DDC_4			(0xB5)
#define REG_CALI_DDC_5			(0xB6)
#define REG_CALI_DDC_6			(0xB7)
#define REG_CALI_DDC_7			(0xB8)
#define REG_CALI_CTRL_0			(0xB9)
#define REG_GPIO_CTRL_0			(0xBA)
#define REG_GPIO_CTRL_1			(0xBB)
#define REG_CALI_OP_0			(0xBC)
#define REG_CLK_SWAP_0			(0xBD)
#define REG_ENA_EXT_0       	(0xBE)
#define REG_LINK_DELAY_0    	(0xBF)
#define REG_LINK_DELAY_1	  	(0xC0)
#define REG_PEAKDET_0       	(0xC1)
#define REG_AUXADC_0        	(0xC2)
#define REG_AUXADC_1        	(0xC3)
#define REG_AUXADC_2	      	(0xC4)
#define REG_AUXDA_0         	(0xC5)
#define REG_AUXDA_1         	(0xC6)
#define REG_AUXDA_2        	 	(0xC7)
#define REG_AUXDA_3         	(0xC8)
#define REG_GC_00           	(0xC9)
#define REG_GC_01          	 	(0xCA)
#define REG_GC_02	          	(0xCB)
#define REG_GC_03          		(0xCC)
#define REG_GC_04              	(0xCD)
#define REG_GC_05           	(0xCE)
#define REG_GC_06           	(0xCF)
#define REG_GC_07           	(0xD0)
#define REG_GC_08           	(0xD1)
#define REG_GC_09           	(0xD2)
#define REG_GC_10           	(0xD3)
#define REG_GC_11           	(0xD4)
#define REG_GC_12	          	(0xD5)
#define REG_GC_13	          	(0xD6)
#define REG_GC_14	          	(0xD7)
#define REG_GC_15           	(0xD8)
#define REG_GC_16	          	(0xD9)
#define REG_GC_17	          	(0xDA)
#define REG_GC_18           	(0xDB)
#define REG_GC_19          		(0xDC)
#define REG_GC_20           	(0xDD)
#define REG_GC_21           	(0xDE)
#define REG_GC_22          	 	(0xDF)
#define REG_GC_23           	(0xE0)
#define REG_GC_24           	(0xE1)
#define REG_GC_25           	(0xE2)
#define REG_GC_26           	(0xE3)
#define REG_GC_27           	(0xE4)
#define REG_GC_28           	(0xE5)
#define REG_GC_29           	(0xE6)
#define REG_GC_30           	(0xE7)
#define REG_GC_31           	(0xE8)
#define REG_GC_32           	(0xE9)
#define REG_GC_33           	(0xEA)
#define REG_GC_34           	(0xEB)
#define REG_GC_35           	(0xEC)
#define REG_GC_36           	(0xED)
#define REG_GC_37           	(0xEE)
#define REG_GC_38           	(0xEF)
#define REG_GC_39           	(0xF0)
#define REG_GC_40	          	(0xF1)
#define REG_GC_41	          	(0xF2)
#define REG_GC_42           	(0xF3)
#define REG_GC_43           	(0xF4)
#define REG_GC_44           	(0xF5)
#define REG_GC_45           	(0xF6)
#define REG_GC_46	          	(0xF7)
#define REG_GC_47           	(0xF8)
#define REG_GC_48           	(0xF9)
#define REG_GC_49           	(0xFA)
#define REG_GC_50           	(0xFB)
#define REG_RSV          		(0xFC)
#define REG_RSV_1         		(0xFD)
#define REG_RSV_2        		(0xFE)
#define REG_RSV_3         		(0xFF)
#define REG_CALI_RXIQ0_00		(0x100)
#define REG_CALI_RXIQ0_01		(0x101)
#define REG_CALI_RXIQ0_02		(0x102)
#define REG_CALI_RXIQ0_03		(0x103)
#define REG_CALI_RXIQ0_04		(0x104)
#define REG_CALI_RXIQ0_05		(0x105)
#define REG_CALI_RXIQ0_06		(0x106)
#define REG_CALI_RXIQ0_07		(0x107)
#define REG_CALI_RXIQ0_08		(0x108)
#define REG_CALI_RXIQ0_09		(0x109)
#define REG_CALI_RXIQ0_10		(0x10A)
#define REG_CALI_RXIQ0_11 		(0x10B)
#define REG_CALI_RXIQ0_12		(0x10C)
#define REG_CALI_RXIQ0_13		(0x10D)
#define REG_CALI_RXIQ0_14		(0x10E)
#define REG_CALI_RXIQ0_15		(0x10F)
#define REG_CALI_RXIQ0_16		(0x110)
#define REG_CALI_RXIQ0_17		(0x111)
#define REG_CALI_RXIQ0_18		(0x112)
#define REG_CALI_RXIQ0_19		(0x113)
#define REG_CALI_RXIQ0_20		(0x114)
#define REG_CALI_RXIQ0_21		(0x115)
#define REG_CALI_RXIQ0_22		(0x116)
#define REG_CALI_RXIQ0_23		(0x117)
#define REG_CALI_RXIQ0_24		(0x118)
#define REG_CALI_RXIQ0_25		(0x119)
#define REG_CALI_RXIQ0_26		(0x11A)
#define REG_CALI_RXIQ0_27		(0x11B)
#define REG_CALI_RXIQ0_28		(0x11C)
#define REG_CALI_RXIQ0_29		(0x11D)
#define REG_CALI_RXIQ0_30		(0x11E)
#define REG_CALI_RXIQ0_31		(0x11F)
#define REG_CALI_RXIQ0_32		(0x120)
#define REG_CALI_RXIQ0_33		(0x121)
#define REG_CALI_RXIQ1_00		(0x122)
#define REG_CALI_RXIQ1_01       (0x123)
#define REG_CALI_RXIQ1_02       (0x124)
#define REG_CALI_RXIQ1_03       (0x125)
#define REG_CALI_RXIQ1_04       (0x126)
#define REG_CALI_RXIQ1_05       (0x127)
#define REG_CALI_RXIQ1_06       (0x128)
#define REG_CALI_RXIQ1_07       (0x129)
#define REG_CALI_RXIQ1_08		(0x12A)
#define REG_CALI_RXIQ1_09       (0x12B)
#define REG_CALI_RXIQ1_10       (0x12C)
#define REG_CALI_RXIQ1_11       (0x12D)
#define REG_CALI_RXIQ1_12		(0x12E)
#define REG_CALI_RXIQ1_13       (0x12F)
#define REG_CALI_RXIQ1_14       (0x130)
#define REG_CALI_RXIQ1_15       (0x131)
#define REG_CALI_RXIQ1_16		(0x132)
#define REG_CALI_RXIQ1_17       (0x133)
#define REG_CALI_RXIQ1_18       (0x134)
#define REG_CALI_RXIQ1_19       (0x135)
#define REG_CALI_RXIQ1_20		(0x136)
#define REG_CALI_RXIQ1_21       (0x137)
#define REG_CALI_RXIQ1_22       (0x138)
#define REG_CALI_RXIQ1_23       (0x139)
#define REG_CALI_RXIQ1_24		(0x13A)
#define REG_CALI_RXIQ1_25       (0x13B)
#define REG_CALI_RXIQ1_26       (0x13C)
#define REG_CALI_RXIQ1_27       (0x13D)
#define REG_CALI_RXIQ1_28		(0x13E)
#define REG_CALI_RXIQ1_29       (0x13F)
#define REG_CALI_RXIQ1_30       (0x140)
#define REG_CALI_RXIQ1_31       (0x141)
#define REG_CALI_RXIQ1_32       (0x142)
#define REG_CALI_RXIQ1_33       (0x143)
#define REG_CALI_ORXIQ_00		(0x144)
#define REG_CALI_ORXIQ_01       (0x145)
#define REG_CALI_ORXIQ_02       (0x146)
#define REG_CALI_ORXIQ_03       (0x147)
#define REG_CALI_ORXIQ_04       (0x148)
#define REG_CALI_ORXIQ_05       (0x149)
#define REG_CALI_ORXIQ_06       (0x14A)
#define REG_CALI_ORXIQ_07       (0x14B)
#define REG_CALI_ORXIQ_08		(0x14C)
#define REG_CALI_ORXIQ_09       (0x14D)
#define REG_CALI_ORXIQ_10       (0x14E)
#define REG_CALI_ORXIQ_11       (0x14F)
#define REG_CALI_ORXIQ_12		(0x150)
#define REG_CALI_ORXIQ_13       (0x151)
#define REG_CALI_ORXIQ_14       (0x152)
#define REG_CALI_ORXIQ_15       (0x153)
#define REG_CALI_ORXIQ_16		(0x154)
#define REG_CALI_ORXIQ_17       (0x155)
#define REG_CALI_ORXIQ_18       (0x156)
#define REG_CALI_ORXIQ_19       (0x157)
#define REG_CALI_ORXIQ_20		(0x158)
#define REG_CALI_ORXIQ_21       (0x159)
#define REG_CALI_ORXIQ_22       (0x15A)
#define REG_CALI_ORXIQ_23       (0x15B)
#define REG_CALI_ORXIQ_24		(0x15C)
#define REG_CALI_ORXIQ_25       (0x15D)
#define REG_CALI_ORXIQ_26       (0x15E)
#define REG_CALI_ORXIQ_27       (0x15F)
#define REG_CALI_ORXIQ_28		(0x160)
#define REG_CALI_ORXIQ_29       (0x161)
#define REG_CALI_ORXIQ_30       (0x162)
#define REG_CALI_ORXIQ_31       (0x163)
#define REG_CALI_ORXIQ_32       (0x164)
#define REG_CALI_ORXIQ_33       (0x165)
#define REG_CALI_TXIQ0_0		(0x166)
#define REG_CALI_TXIQ0_1        (0x167)
#define REG_CALI_TXIQ0_2        (0x168)
#define REG_CALI_TXIQ0_3        (0x169)
#define REG_CALI_TXIQ0_4        (0x16A)
#define REG_CALI_TXIQ0_5        (0x16B)
#define REG_CALI_TXIQ0_6        (0x16C)
#define REG_CALI_TXIQ0_7        (0x16D)
#define REG_CALI_TXIQ0_8		(0x16E)
#define REG_CALI_TXIQ0_9        (0x16F)
#define REG_CALI_TXIQ0_10       (0x170)
#define REG_CALI_TXIQ0_11       (0x171)
#define REG_CALI_TXIQ0_12		(0x172)
#define REG_CALI_TXIQ0_13       (0x173)
#define REG_CALI_TXIQ0_14       (0x174)
#define REG_CALI_TXIQ0_15       (0x175)
#define REG_CALI_TXIQ0_16		(0x176)
#define REG_CALI_TXIQ0_17       (0x177)
#define REG_CALI_TXIQ0_18       (0x178)
#define REG_CALI_TXIQ0_19       (0x179)
#define REG_CALI_TXIQ0_20		(0x17A)
#define REG_CALI_TXIQ0_21       (0x17B)
#define REG_CALI_TXIQ0_22       (0x17C)
#define REG_CALI_TXIQ0_23       (0x17D)
#define REG_CALI_TXIQ0_24		(0x17E)
#define REG_CALI_TXIQ0_25       (0x17F)
#define REG_CALI_TXIQ0_26       (0x180)
#define REG_CALI_TXIQ0_27       (0x181)
#define REG_CALI_TXIQ0_28		(0x182)
#define REG_CALI_TXIQ0_29       (0x183)
#define REG_CALI_TXIQ0_30       (0x184)
#define REG_CALI_TXIQ0_31       (0x185)
#define REG_CALI_TXIQ0_32       (0x186)
#define REG_CALI_TXIQ0_33       (0x187)
#define REG_CALI_TXIQ1_0		(0x188)
#define REG_CALI_TXIQ1_1        (0x189)
#define REG_CALI_TXIQ1_2        (0x18A)
#define REG_CALI_TXIQ1_3        (0x18B)
#define REG_CALI_TXIQ1_4        (0x18C)
#define REG_CALI_TXIQ1_5        (0x18D)
#define REG_CALI_TXIQ1_6        (0x18E)
#define REG_CALI_TXIQ1_7        (0x18F)
#define REG_CALI_TXIQ1_8		(0x190)
#define REG_CALI_TXIQ1_9        (0x191)
#define REG_CALI_TXIQ1_10       (0x192)
#define REG_CALI_TXIQ1_11       (0x193)
#define REG_CALI_TXIQ1_12		(0x194)
#define REG_CALI_TXIQ1_13       (0x195)
#define REG_CALI_TXIQ1_14       (0x196)
#define REG_CALI_TXIQ1_15       (0x197)
#define REG_CALI_TXIQ1_16		(0x198)
#define REG_CALI_TXIQ1_17       (0x199)
#define REG_CALI_TXIQ1_18       (0x19A)
#define REG_CALI_TXIQ1_19       (0x19B)
#define REG_CALI_TXIQ1_20		(0x19C)
#define REG_CALI_TXIQ1_21       (0x19D)
#define REG_CALI_TXIQ1_22       (0x19E)
#define REG_CALI_TXIQ1_23       (0x19F)
#define REG_CALI_TXIQ1_24		(0x1A0)
#define REG_CALI_TXIQ1_25       (0x1A1)
#define REG_CALI_TXIQ1_26       (0x1A2)
#define REG_CALI_TXIQ1_27       (0x1A3)
#define REG_CALI_TXIQ1_28		(0x1A4)
#define REG_CALI_TXIQ1_29       (0x1A5)
#define REG_CALI_TXIQ1_30       (0x1A6)
#define REG_CALI_TXIQ1_31       (0x1A7)
#define REG_CALI_TXIQ1_32       (0x1A8)
#define REG_CALI_TXIQ1_33       (0x1A9)
#define REG_CALI_RXFLT_0		(0x1AA)
#define REG_CALI_RXFLT_1        (0x1AB)
#define REG_CALI_RXFLT_2        (0x1AC)
#define REG_CALI_RXFLT_3        (0x1AD)
#define REG_CALI_RXFLT_4        (0x1AE)
#define REG_CALI_RXFLT_5        (0x1AF)
#define REG_CALI_RXFLT_6        (0x1B0)
#define REG_CALI_RXFLT_7        (0x1B1)
#define REG_CALI_RXFLT_8        (0x1B2)
#define REG_CALI_RXFLT_9        (0x1B3)
#define REG_CALI_RXFLT_10       (0x1B4)
#define REG_CALI_RXFLT_11       (0x1B5)
#define REG_CALI_RXFLT_12       (0x1B6)
#define REG_CALI_RXFLT_13       (0x1B7)
#define REG_CALI_RXFLT_14       (0x1B8)
#define REG_CALI_RXFLT_15       (0x1B9)
#define REG_CALI_RXFLT_16       (0x1BA)
#define REG_CALI_RXFLT_17       (0x1BB)
#define REG_DATA_ADJ_0 		    (0x1BC)
#define REG_DATA_ADJ_1          (0x1BD)
#define REG_DATA_ADJ_2          (0x1BE)
#define REG_DATA_ADJ_3          (0x1BF)
#define REG_DATA_ADJ_4          (0x1C0)
#define REG_DATA_ADJ_5          (0x1C1)
#define REG_DATA_ADJ_6          (0x1C2)
#define REG_DATA_ADJ_7          (0x1C3)
#define REG_DATA_ADJ_8  	    (0x1C4)
#define REG_DATA_ADJ_9	        (0x1C5)
#define REG_CLK_SWAP_1          (0x1C6)
#define REG_CH_ENA              (0x1C7)
#define REG_CALI_OP_1           (0x1C8)
#define REG_CALI_OP_2           (0x1C9)

/**These regs don`t exist in V12**/
#define REG_CALI_RXFLT_18       (0x1EE)
#define REG_CALI_RXFLT_19       (0x1EE)
#define REG_CALI_RXFLT_20       (0x1EE)
#define REG_CALI_RXFLT_21       (0x1EE)
#define REG_CALI_RXFLT_22       (0x1EE)
#define REG_CALI_RXFLT_23       (0x1EE)
#define REG_CALI_RXFLT_24       (0x1EE)
#define REG_CALI_RXFLT_25       (0x1EE)
#define REG_CALI_RXFLT_26       (0x1EE)
#define REG_CALI_RXFLT_27       (0x1EE)
#define REG_CALI_RXFLT_28       (0x1EE)
#define REG_CALI_RXFLT_29       (0x1EE)
#define REG_CALI_RXFLT_30       (0x1EE)
#define REG_CALI_RXFLT_31       (0x1EE)
#define REG_CALI_RXFLT_32       (0x1CA)
#define REG_CALI_RXFLT_33       (0x1CB)
#define REG_CALI_RXFLT_34       (0x1CC)
#define REG_CALI_RXFLT_35       (0x1CD)
#define REG_LVDS_CTRL_0		    (0x1EE) 
/********************************/

#define REG_CALI_TXFLT_0        (0x1CE)
#define REG_CALI_TXFLT_1        (0x1CF)
#define REG_CALI_TXFLT_2        (0x1D0)
#define REG_CALI_TXFLT_3        (0x1D1)
#define REG_CALI_TXFLT_4        (0x1D2)
#define REG_CALI_TXFLT_5        (0x1D3)
#define REG_CALI_TXFLT_6        (0x1D4)
#define REG_CALI_TXFLT_7        (0x1D5)
#define REG_CALI_TXFLT_8        (0x1D6)
#define REG_CALI_TXFLT_9        (0x1D7)
#define REG_CALI_TXFLT_10       (0x1D8)
#define REG_CALI_TXFLT_11       (0x1D9)
#define REG_CALI_TXFLT_12       (0x1DA)
#define REG_CALI_TXFLT_13       (0x1DB)
#define REG_CALI_TXFLT_14       (0x1DC)
#define REG_CALI_TXFLT_15       (0x1DD)
#define REG_CALI_TXFLT_16       (0x1DE)
#define REG_CALI_TXFLT_17       (0x1DF)
#define REG_CALI_TXFLT_18       (0x1E0)
#define REG_CALI_TXFLT_19       (0x1E1)
#define REG_BIT_DELAY_0      	(0x1E2)
#define REG_BIT_DELAY_1         (0x1E3)
#define REG_BIT_DELAY_2         (0x1E4)
#define REG_BIT_DELAY_3         (0x1E5)
#define REG_BIT_DELAY_4         (0x1E6)
#define REG_BIT_DELAY_5         (0x1E7)
#define REG_BIT_DELAY_6         (0x1E8)
#define REG_BIT_DELAY_7         (0x1E9)
#define REG_BIT_DELAY_8         (0x1EA)
#define REG_BIT_DELAY_9         (0x1EB)
#define REG_BIT_DELAY_10        (0x1EC)
#define REG_BIT_DELAY_11        (0x1ED)
#define REG_CALI_ORXFLT_0       (0x1F6)
#define REG_CALI_ORXFLT_1       (0x1F7)
#define REG_CALI_ORXFLT_2       (0x1F8)
#define REG_CALI_ORXFLT_3       (0x1F9)
#define REG_CALI_ORXFLT_4       (0x1FA)
#define REG_CALI_ORXFLT_5       (0x1FB)
#define REG_CALI_ORXFLT_6       (0x1FC)
#define REG_CALI_ORXFLT_7       (0x1FD)
#define REG_CALI_ORXFLT_8       (0x1FE)
#define REG_CALI_ORXFLT_9       (0x1FF)
#define REG_CALI_ORXFLT_10      (0x200)
#define REG_CALI_ORXFLT_11      (0x201)
#define REG_CALI_ORXFLT_12      (0x202)
#define REG_CALI_ORXFLT_13      (0x203)
#define REG_CALI_ORXFLT_14      (0x204)
#define REG_CALI_ORXFLT_15      (0x205)
#define REG_CALI_ORXFLT_16      (0x206)
#define REG_CALI_ORXFLT_17      (0x207)
#define REG_OTPIN_CMD_ADDR      (0x208)
#define REG_OTPIN_DATA_ADDR     (0x209)
#define REG_J_RSTB_0            (0x20A)
#define REG_J_SEL_4             (0x20B)
#define REG_J_SEL_0             (0x230)
#define REG_J_SEL_1             (0x231)
#define REG_J_SEL_2             (0x232)
#define REG_J_SEL_3             (0x233)
#define REG_GPIO_MODE_0         (0x234)
#define REG_GPIO_MODE_1         (0x235)
#define REG_GPIO_MODE_2         (0x236)
#define REG_GAIN_ADJ_0          (0x237)
#define REG_GPIO_CTRL_2         (0x238)
#define REG_GPIO_CTRL_3         (0x239)
#define REG_GPIO_CTRL_4         (0x23A)

#define REGOUT_OFFSET   (0x400)
#define REGOUT_IP_STATUS        (REGOUT_OFFSET + 0x00) 
#define REGOUT_SRAM_PTR         (REGOUT_OFFSET + 0x01) 
#define SRAM_WR_CHECKSUM        (REGOUT_OFFSET + 0x02) 
#define SRAM_READ_DATA          (REGOUT_OFFSET + 0x03) 
#define REGOUT_CALI_FFT_0       (REGOUT_OFFSET + 0x04) 
#define REGOUT_CALI_FFT_1       (REGOUT_OFFSET + 0x05) 
#define REGOUT_CALI_FFT_2       (REGOUT_OFFSET + 0x06) 
#define REGOUT_CALI_FFT_3       (REGOUT_OFFSET + 0x07) 
#define REGOUT_CALI_FFT_4       (REGOUT_OFFSET + 0x08) 
#define REGOUT_CALI_FFT_5       (REGOUT_OFFSET + 0x09) 
#define REGOUT_CALI_CORR_0      (REGOUT_OFFSET + 0x0A) 
#define REGOUT_CALI_DDC_0       (REGOUT_OFFSET + 0x0B) 
#define REGOUT_CALI_DDC_1       (REGOUT_OFFSET + 0x0C) 
#define REGOUT_CALI_DDC_2       (REGOUT_OFFSET + 0x0D) 
#define REGOUT_CALI_DDC_3       (REGOUT_OFFSET + 0x0E) 
#define REGOUT_CALI_DDC_4       (REGOUT_OFFSET + 0x0F) 
#define REGOUT_CALI_DDC_5       (REGOUT_OFFSET + 0x10) 
#define REGOUT_CALI_DONE_0      (REGOUT_OFFSET + 0x11) 
#define REGOUT_PEAKDET_0        (REGOUT_OFFSET + 0x12) 
#define REGOUT_AUXADC_0         (REGOUT_OFFSET + 0x13) 
#define REGOUT_GC_0             (REGOUT_OFFSET + 0x14) 
#define REGOUT_GC_1             (REGOUT_OFFSET + 0x15) 
#define REGOUT_GC_2             (REGOUT_OFFSET + 0x16) 
#define REGOUT_GC_3             (REGOUT_OFFSET + 0x17) 
#define REGOUT_GC_4             (REGOUT_OFFSET + 0x18) 
#define REGOUT_GC_5             (REGOUT_OFFSET + 0x19) 
#define REGOUT_GC_6             (REGOUT_OFFSET + 0x1A) 
#define REGOUT_GC_7             (REGOUT_OFFSET + 0x1B) 
#define REGOUT_GC_8             (REGOUT_OFFSET + 0x1C) 
#define REGOUT_GC_9             (REGOUT_OFFSET + 0x1D) 
#define REGOUT_GC_10            (REGOUT_OFFSET + 0x1E) 
#define REGOUT_GC_11            (REGOUT_OFFSET + 0x1F) 
#define REGOUT_GC_12            (REGOUT_OFFSET + 0x20) 
#define REGOUT_GC_13            (REGOUT_OFFSET + 0x21) 
#define REGOUT_GC_14            (REGOUT_OFFSET + 0x22) 
#define REGOUT_GC_15            (REGOUT_OFFSET + 0x23) 
#define REGOUT_GC_16            (REGOUT_OFFSET + 0x24) 
#define REGOUT_GC_17            (REGOUT_OFFSET + 0x25) 
#define REGOUT_GC_18            (REGOUT_OFFSET + 0x26) 
#define REGOUT_GC_19            (REGOUT_OFFSET + 0x27) 
#define REGOUT_GC_20            (REGOUT_OFFSET + 0x28) 
#define REGOUT_GC_21            (REGOUT_OFFSET + 0x29) 
#define REGOUT_GC_22            (REGOUT_OFFSET + 0x2A) 
#define REG_OTPOUT_DATA_ADDR    (REGOUT_OFFSET + 0x4C) 
#define REG_OTPOUT_STA_ADDR     (REGOUT_OFFSET + 0x4D) 
#define REGOUT_CALI_DDCA_0      (REGOUT_OFFSET + 0x4E) 
#define REGOUT_CALI_DDCA_1      (REGOUT_OFFSET + 0x4F) 
#define REGOUT_CALI_DDCA_2      (REGOUT_OFFSET + 0x50) 
#define REGOUT_CALI_DDCA_3      (REGOUT_OFFSET + 0x51) 
#define REGOUT_CALI_DDCA_4      (REGOUT_OFFSET + 0x52) 
#define REGOUT_CALI_DDCA_5      (REGOUT_OFFSET + 0x53) 
#define REGOUT_PRBS_ERR_0       (REGOUT_OFFSET + 0x54) 
#define REGOUT_DAC2             (REGOUT_OFFSET + 0x55) 
#define REGOUT_DAC3             (REGOUT_OFFSET + 0x56) 
#define REGOUT_DAC4             (REGOUT_OFFSET + 0x57) 
#define REGOUT_EXT_INTR_STATUS  (REGOUT_OFFSET + 0x58)              
#define REGOUT_J204BRX11        (REGOUT_OFFSET + 0x59) 
#define REGOUT_J204BRX12        (REGOUT_OFFSET + 0x5A) 
#define REGOUT_J204BRX13        (REGOUT_OFFSET + 0x5B) 
#define REGOUT_J204BRX14        (REGOUT_OFFSET + 0x5C) 
#define REGOUT_J204BRX15        (REGOUT_OFFSET + 0x5D) 
#define REGOUT_J204BRX16        (REGOUT_OFFSET + 0x5E)  
#define REGOUT_J204BRX17        (REGOUT_OFFSET + 0x5F) 
#define REGOUT_J204BRX18        (REGOUT_OFFSET + 0x60) 

#define REG_RX0_GAIN_SRAM(num)       (0x800 + num)
#define REG_RX1_GAIN_SRAM(num)       (0x880 + num)
#define REG_ORX0_GAIN_SRAM(num)      (0x900 + num)
#define REG_ORX1_GAIN_SRAM(num)      (0x980 + num)
#define REG_TX0_ANA_GAIN_SRAM(num)   (0xA00 + num)
#define REG_TX1_ANA_GAIN_SRAM(num)   (0xA80 + num)
#define REG_TX0_DIG_GAIN_SRAM(num)   (0xB00 + num)
#define REG_TX1_DIG_GAIN_SRAM(num)   (0xB80 + num)
#define REG_RX0_DC_SRAM(num)         (0xC00 + num)
#define REG_RX1_DC_SRAM(num)         (0xC80 + num)
#define REG_ORX0_DC_SRAM(num)        (0xD00 + num)
#define REG_ORX1_DC_SRAM(num)        (0xD80 + num)

#define REG_TX_GAINTB_0         REG_TX0_ANA_GAIN_SRAM(0)
#define REG_TX_GAINTB_1         REG_TX0_ANA_GAIN_SRAM(1)
#define REG_TX_GAINTB_2         REG_TX0_ANA_GAIN_SRAM(2)
#define REG_TX_GAINTB_3         REG_TX0_ANA_GAIN_SRAM(3)
#define REG_TX_GAINTB_4         REG_TX0_ANA_GAIN_SRAM(4)
#define REG_TX_GAINTB_5         REG_TX0_ANA_GAIN_SRAM(5)
#define REG_TX_GAINTB_6         REG_TX0_ANA_GAIN_SRAM(6)
#define REG_TX_GAINTB_7         REG_TX0_ANA_GAIN_SRAM(7)
#define REG_TX_GAINTB_8         REG_TX0_ANA_GAIN_SRAM(8)
#define REG_TX_GAINTB_9         REG_TX0_ANA_GAIN_SRAM(9)
#define REG_TX_GAINTB_10        REG_TX0_ANA_GAIN_SRAM(10)
#define REG_TX_GAINTB_11        REG_TX0_ANA_GAIN_SRAM(11)
#define REG_TX_GAINTB_12        REG_TX0_ANA_GAIN_SRAM(12)
#define REG_TX_GAINTB_13        REG_TX0_ANA_GAIN_SRAM(13)
#define REG_TX_GAINTB_14        REG_TX0_ANA_GAIN_SRAM(14)
#define REG_TX_GAINTB_15        REG_TX0_ANA_GAIN_SRAM(15)
#define REG_TX_GAINTB_16        REG_TX0_ANA_GAIN_SRAM(16)
#define REG_TX_GAINTB_17        REG_TX0_ANA_GAIN_SRAM(17)
#define REG_TX_GAINTB_18        REG_TX0_ANA_GAIN_SRAM(18)
#define REG_TX_GAINTB_19        REG_TX0_ANA_GAIN_SRAM(19)
#define REG_TX_GAINTB_20        REG_TX0_ANA_GAIN_SRAM(20)
#define REG_TX_GAINTB_21        REG_TX0_ANA_GAIN_SRAM(21)
#define REG_TX_GAINTB_22        REG_TX0_ANA_GAIN_SRAM(22)
#define REG_TX_GAINTB_23        REG_TX0_ANA_GAIN_SRAM(23)
#define REG_TX_GAINTB_24        REG_TX0_ANA_GAIN_SRAM(24)
#define REG_TX_GAINTB_25        REG_TX0_ANA_GAIN_SRAM(25)
#define REG_TX_GAINTB_26        REG_TX0_ANA_GAIN_SRAM(26)
#define REG_TX_GAINTB_27        REG_TX0_ANA_GAIN_SRAM(27)
#define REG_TX_GAINTB_28        REG_TX0_ANA_GAIN_SRAM(28)
#define REG_TX_GAINTB_29        REG_TX0_ANA_GAIN_SRAM(29)
#define REG_TX_GAINTB_30        REG_TX0_ANA_GAIN_SRAM(30)
#define REG_TX_GAINTB_31        REG_TX0_ANA_GAIN_SRAM(31)

#define TX_DGAINTB_0            REG_TX0_DIG_GAIN_SRAM(0)
#define TX_DGAINTB_1            REG_TX0_DIG_GAIN_SRAM(1)
#define TX_DGAINTB_2            REG_TX0_DIG_GAIN_SRAM(2)
#define TX_DGAINTB_3            REG_TX0_DIG_GAIN_SRAM(3)
#define TX_DGAINTB_4            REG_TX0_DIG_GAIN_SRAM(4)
#define TX_DGAINTB_5            REG_TX0_DIG_GAIN_SRAM(5)
#define TX_DGAINTB_6            REG_TX0_DIG_GAIN_SRAM(6)
#define TX_DGAINTB_7            REG_TX0_DIG_GAIN_SRAM(7)
#define TX_DGAINTB_8            REG_TX0_DIG_GAIN_SRAM(8)
#define TX_DGAINTB_9            REG_TX0_DIG_GAIN_SRAM(9)
#define TX_DGAINTB_10           REG_TX0_DIG_GAIN_SRAM(10)
#define TX_DGAINTB_11           REG_TX0_DIG_GAIN_SRAM(11)
#define TX_DGAINTB_12           REG_TX0_DIG_GAIN_SRAM(12)
#define TX_DGAINTB_13           REG_TX0_DIG_GAIN_SRAM(13)
#define TX_DGAINTB_14           REG_TX0_DIG_GAIN_SRAM(14)
#define TX_DGAINTB_15           REG_TX0_DIG_GAIN_SRAM(15)
#define TX_DGAINTB_16           REG_TX0_DIG_GAIN_SRAM(16)
#define TX_DGAINTB_17           REG_TX0_DIG_GAIN_SRAM(17)
#define TX_DGAINTB_18           REG_TX0_DIG_GAIN_SRAM(18)
#define TX_DGAINTB_19           REG_TX0_DIG_GAIN_SRAM(19)
#define TX_DGAINTB_20           REG_TX0_DIG_GAIN_SRAM(20)
#define TX_DGAINTB_21           REG_TX0_DIG_GAIN_SRAM(21)
#define TX_DGAINTB_22           REG_TX0_DIG_GAIN_SRAM(22)
#define TX_DGAINTB_23           REG_TX0_DIG_GAIN_SRAM(23)
#define TX_DGAINTB_24           REG_TX0_DIG_GAIN_SRAM(24)
#define TX_DGAINTB_25           REG_TX0_DIG_GAIN_SRAM(25)
#define TX_DGAINTB_26           REG_TX0_DIG_GAIN_SRAM(26)
#define TX_DGAINTB_27           REG_TX0_DIG_GAIN_SRAM(27)
#define TX_DGAINTB_28           REG_TX0_DIG_GAIN_SRAM(28)
#define TX_DGAINTB_29           REG_TX0_DIG_GAIN_SRAM(29)
#define TX_DGAINTB_30           REG_TX0_DIG_GAIN_SRAM(30)
#define TX_DGAINTB_31           REG_TX0_DIG_GAIN_SRAM(31)

#define REG_RX_GAINTB_0         REG_RX0_GAIN_SRAM(0)
#define REG_RX_GAINTB_1         REG_RX0_GAIN_SRAM(1)
#define REG_RX_GAINTB_2         REG_RX0_GAIN_SRAM(2)
#define REG_RX_GAINTB_3         REG_RX0_GAIN_SRAM(3)
#define REG_RX_GAINTB_4         REG_RX0_GAIN_SRAM(4)
#define REG_RX_GAINTB_5         REG_RX0_GAIN_SRAM(5)
#define REG_RX_GAINTB_6         REG_RX0_GAIN_SRAM(6)
#define REG_RX_GAINTB_7         REG_RX0_GAIN_SRAM(7)
#define REG_RX_GAINTB_8         REG_RX0_GAIN_SRAM(8)
#define REG_RX_GAINTB_9         REG_RX0_GAIN_SRAM(9)
#define REG_RX_GAINTB_10        REG_RX0_GAIN_SRAM(10)
#define REG_RX_GAINTB_11        REG_RX0_GAIN_SRAM(11)
#define REG_RX_GAINTB_12        REG_RX0_GAIN_SRAM(12)
#define REG_RX_GAINTB_13        REG_RX0_GAIN_SRAM(13)
#define REG_RX_GAINTB_14        REG_RX0_GAIN_SRAM(14)
#define REG_RX_GAINTB_15        REG_RX0_GAIN_SRAM(15)
#define REG_RX_GAINTB_16        REG_RX0_GAIN_SRAM(16)
#define REG_RX_GAINTB_17        REG_RX0_GAIN_SRAM(17)
#define REG_RX_GAINTB_18        REG_RX0_GAIN_SRAM(18)
#define REG_RX_GAINTB_19        REG_RX0_GAIN_SRAM(19)
#define REG_RX_GAINTB_20        REG_RX0_GAIN_SRAM(20)
#define REG_RX_GAINTB_21        REG_RX0_GAIN_SRAM(21)
#define REG_RX_GAINTB_22        REG_RX0_GAIN_SRAM(22)
#define REG_RX_GAINTB_23        REG_RX0_GAIN_SRAM(23)
#define REG_RX_GAINTB_24        REG_RX0_GAIN_SRAM(24)
#define REG_RX_GAINTB_25        REG_RX0_GAIN_SRAM(25)
#define REG_RX_GAINTB_26        REG_RX0_GAIN_SRAM(26)
#define REG_RX_GAINTB_27        REG_RX0_GAIN_SRAM(27)
#define REG_RX_GAINTB_28        REG_RX0_GAIN_SRAM(28)
#define REG_RX_GAINTB_29        REG_RX0_GAIN_SRAM(29)
#define REG_RX_GAINTB_30        REG_RX0_GAIN_SRAM(30)
#define REG_RX_GAINTB_31        REG_RX0_GAIN_SRAM(31)
#define REG_RX_GAINTB_32        REG_RX0_GAIN_SRAM(32)
#define REG_RX_GAINTB_33        REG_RX0_GAIN_SRAM(33)
#define REG_RX_GAINTB_34        REG_RX0_GAIN_SRAM(34)
#define REG_RX_GAINTB_35        REG_RX0_GAIN_SRAM(35)
#define REG_RX_GAINTB_36        REG_RX0_GAIN_SRAM(36)
#define REG_RX_GAINTB_37        REG_RX0_GAIN_SRAM(37)
#define REG_RX_GAINTB_38        REG_RX0_GAIN_SRAM(38)
#define REG_RX_GAINTB_39        REG_RX0_GAIN_SRAM(39)
#define REG_RX_GAINTB_40        REG_RX0_GAIN_SRAM(40)
#define REG_RX_GAINTB_41        REG_RX0_GAIN_SRAM(41)
#define REG_RX_GAINTB_42        REG_RX0_GAIN_SRAM(42)
#define REG_RX_GAINTB_43        REG_RX0_GAIN_SRAM(43)
#define REG_RX_GAINTB_44        REG_RX0_GAIN_SRAM(44)
#define REG_RX_GAINTB_45        REG_RX0_GAIN_SRAM(45)
#define REG_RX_GAINTB_46        REG_RX0_GAIN_SRAM(46)
#define REG_RX_GAINTB_47        REG_RX0_GAIN_SRAM(47)
#define REG_RX_GAINTB_48        REG_RX0_GAIN_SRAM(48)
#define REG_RX_GAINTB_49        REG_RX0_GAIN_SRAM(49)
#define REG_RX_GAINTB_50        REG_RX0_GAIN_SRAM(50)
#define REG_RX_GAINTB_51        REG_RX0_GAIN_SRAM(51)
#define REG_RX_GAINTB_52        REG_RX0_GAIN_SRAM(52)
#define REG_RX_GAINTB_53        REG_RX0_GAIN_SRAM(53)
#define REG_RX_GAINTB_54        REG_RX0_GAIN_SRAM(54)
#define REG_RX_GAINTB_55        REG_RX0_GAIN_SRAM(55)
#define REG_RX_GAINTB_56        REG_RX0_GAIN_SRAM(56)
#define REG_RX_GAINTB_57        REG_RX0_GAIN_SRAM(57)
#define REG_RX_GAINTB_58        REG_RX0_GAIN_SRAM(58)
#define REG_RX_GAINTB_59        REG_RX0_GAIN_SRAM(59)
#define REG_RX_GAINTB_60        REG_RX0_GAIN_SRAM(60)
#define REG_RX_GAINTB_61        REG_RX0_GAIN_SRAM(61)
#define REG_RX_GAINTB_62        REG_RX0_GAIN_SRAM(62)
#define REG_RX_GAINTB_63        REG_RX0_GAIN_SRAM(63)
#define REG_RX_GAINTB_64        REG_RX0_GAIN_SRAM(64)
#define REG_RX_GAINTB_65        REG_RX0_GAIN_SRAM(65)
#define REG_RX_GAINTB_66        REG_RX0_GAIN_SRAM(66)
#define REG_RX_GAINTB_67        REG_RX0_GAIN_SRAM(67)
#define REG_RX_GAINTB_68        REG_RX0_GAIN_SRAM(68)
#define REG_RX_GAINTB_69        REG_RX0_GAIN_SRAM(69)
#define REG_RX_GAINTB_70        REG_RX0_GAIN_SRAM(70)
#define REG_RX_GAINTB_71        REG_RX0_GAIN_SRAM(71)
#define REG_RX_GAINTB_72        REG_RX0_GAIN_SRAM(72)
#define REG_RX_GAINTB_73        REG_RX0_GAIN_SRAM(73)
#define REG_RX_GAINTB_74        REG_RX0_GAIN_SRAM(74)
#define REG_RX_GAINTB_75        REG_RX0_GAIN_SRAM(75)
#define REG_RX_GAINTB_76        REG_RX0_GAIN_SRAM(76)
#define REG_RX_GAINTB_77        REG_RX0_GAIN_SRAM(77)
#define REG_RX_GAINTB_78        REG_RX0_GAIN_SRAM(78)
#define REG_RX_GAINTB_79        REG_RX0_GAIN_SRAM(79)
#define REG_RX_GAINTB_80        REG_RX0_GAIN_SRAM(80)
#define REG_RX_GAINTB_81        REG_RX0_GAIN_SRAM(81)
#define REG_RX_GAINTB_82        REG_RX0_GAIN_SRAM(82)
#define REG_RX_GAINTB_83        REG_RX0_GAIN_SRAM(83)
#define REG_RX_GAINTB_84        REG_RX0_GAIN_SRAM(84)
#define REG_RX_GAINTB_85        REG_RX0_GAIN_SRAM(85)
#define REG_RX_GAINTB_86        REG_RX0_GAIN_SRAM(86)
#define REG_RX_GAINTB_87        REG_RX0_GAIN_SRAM(87)
#define REG_RX_GAINTB_88        REG_RX0_GAIN_SRAM(88)
#define REG_RX_GAINTB_89        REG_RX0_GAIN_SRAM(89)
#define REG_RX_GAINTB_90        REG_RX0_GAIN_SRAM(90)
#define REG_RX_GAINTB_91        REG_RX0_GAIN_SRAM(91)
#define REG_RX_GAINTB_92        REG_RX0_GAIN_SRAM(92)
#define REG_RX_GAINTB_93        REG_RX0_GAIN_SRAM(93)
#define REG_RX_GAINTB_94        REG_RX0_GAIN_SRAM(94)
#define REG_RX_GAINTB_95        REG_RX0_GAIN_SRAM(95)
#define REG_RX_GAINTB_96        REG_RX0_GAIN_SRAM(96)
#define REG_RX_GAINTB_97        REG_RX0_GAIN_SRAM(97)
#define REG_RX_GAINTB_98        REG_RX0_GAIN_SRAM(98)
#define REG_RX_GAINTB_99        REG_RX0_GAIN_SRAM(99)
#define REG_RX_GAINTB_100       REG_RX0_GAIN_SRAM(100)
#define REG_RX_GAINTB_101       REG_RX0_GAIN_SRAM(101)
#define REG_RX_GAINTB_102       REG_RX0_GAIN_SRAM(102)
#define REG_RX_GAINTB_103       REG_RX0_GAIN_SRAM(103)
#define REG_RX_GAINTB_104       REG_RX0_GAIN_SRAM(104)
#define REG_RX_GAINTB_105       REG_RX0_GAIN_SRAM(105)
#define REG_RX_GAINTB_106       REG_RX0_GAIN_SRAM(106)
#define REG_RX_GAINTB_107       REG_RX0_GAIN_SRAM(107)
#define REG_RX_GAINTB_108       REG_RX0_GAIN_SRAM(108)
#define REG_RX_GAINTB_109       REG_RX0_GAIN_SRAM(109)
#define REG_RX_GAINTB_110       REG_RX0_GAIN_SRAM(110)
#define REG_RX_GAINTB_111       REG_RX0_GAIN_SRAM(111)
#define REG_RX_GAINTB_112       REG_RX0_GAIN_SRAM(112)
#define REG_RX_GAINTB_113       REG_RX0_GAIN_SRAM(113)
#define REG_RX_GAINTB_114       REG_RX0_GAIN_SRAM(114)
#define REG_RX_GAINTB_115       REG_RX0_GAIN_SRAM(115)
#define REG_RX_GAINTB_116       REG_RX0_GAIN_SRAM(116)
#define REG_RX_GAINTB_117       REG_RX0_GAIN_SRAM(117)
#define REG_RX_GAINTB_118       REG_RX0_GAIN_SRAM(118)
#define REG_RX_GAINTB_119       REG_RX0_GAIN_SRAM(119)
#define REG_RX_GAINTB_120       REG_RX0_GAIN_SRAM(120)
#define REG_RX_GAINTB_121       REG_RX0_GAIN_SRAM(121)
#define REG_RX_GAINTB_122       REG_RX0_GAIN_SRAM(122)
#define REG_RX_GAINTB_123       REG_RX0_GAIN_SRAM(123)
#define REG_RX_GAINTB_124       REG_RX0_GAIN_SRAM(124)
#define REG_RX_GAINTB_125       REG_RX0_GAIN_SRAM(125)
#define REG_RX_GAINTB_126       REG_RX0_GAIN_SRAM(126)
#define REG_RX_GAINTB_127       REG_RX0_GAIN_SRAM(127)

#define REG_RX0_DC_0            REG_RX0_DC_SRAM(0)
#define REG_RX0_DC_1            REG_RX0_DC_SRAM(1)
#define REG_RX0_DC_2            REG_RX0_DC_SRAM(2)
#define REG_RX0_DC_3            REG_RX0_DC_SRAM(3)
#define REG_RX0_DC_4            REG_RX0_DC_SRAM(4)
#define REG_RX0_DC_5            REG_RX0_DC_SRAM(5)
#define REG_RX0_DC_6            REG_RX0_DC_SRAM(6)
#define REG_RX0_DC_7            REG_RX0_DC_SRAM(7)
#define REG_RX0_DC_8            REG_RX0_DC_SRAM(8)
#define REG_RX0_DC_9            REG_RX0_DC_SRAM(9)
#define REG_RX0_DC_10           REG_RX0_DC_SRAM(10)
#define REG_RX0_DC_11           REG_RX0_DC_SRAM(11)
#define REG_RX0_DC_12           REG_RX0_DC_SRAM(12)
#define REG_RX0_DC_13           REG_RX0_DC_SRAM(13)
#define REG_RX0_DC_14           REG_RX0_DC_SRAM(14)
#define REG_RX0_DC_15           REG_RX0_DC_SRAM(15)
#define REG_RX0_DC_16           REG_RX0_DC_SRAM(16)
#define REG_RX0_DC_17           REG_RX0_DC_SRAM(17)
#define REG_RX0_DC_18           REG_RX0_DC_SRAM(18)
#define REG_RX0_DC_19           REG_RX0_DC_SRAM(19)
#define REG_RX0_DC_20           REG_RX0_DC_SRAM(20)
#define REG_RX0_DC_21           REG_RX0_DC_SRAM(21)
#define REG_RX0_DC_22           REG_RX0_DC_SRAM(22)
#define REG_RX0_DC_23           REG_RX0_DC_SRAM(23)
#define REG_RX0_DC_24           REG_RX0_DC_SRAM(24)
#define REG_RX0_DC_25           REG_RX0_DC_SRAM(25)
#define REG_RX0_DC_26           REG_RX0_DC_SRAM(26)
#define REG_RX0_DC_27           REG_RX0_DC_SRAM(27)
#define REG_RX0_DC_28           REG_RX0_DC_SRAM(28)
#define REG_RX0_DC_29           REG_RX0_DC_SRAM(29)
#define REG_RX0_DC_30           REG_RX0_DC_SRAM(30)
#define REG_RX0_DC_31           REG_RX0_DC_SRAM(31)
#define REG_RX0_DC_32           REG_RX0_DC_SRAM(32)
#define REG_RX0_DC_33           REG_RX0_DC_SRAM(33)
#define REG_RX0_DC_34           REG_RX0_DC_SRAM(34)
#define REG_RX0_DC_35           REG_RX0_DC_SRAM(35)
#define REG_RX0_DC_36           REG_RX0_DC_SRAM(36)
#define REG_RX0_DC_37           REG_RX0_DC_SRAM(37)
#define REG_RX0_DC_38           REG_RX0_DC_SRAM(38)
#define REG_RX0_DC_39           REG_RX0_DC_SRAM(39)
#define REG_RX0_DC_40           REG_RX0_DC_SRAM(40)
#define REG_RX0_DC_41           REG_RX0_DC_SRAM(41)
#define REG_RX0_DC_42           REG_RX0_DC_SRAM(42)
#define REG_RX0_DC_43           REG_RX0_DC_SRAM(43)
#define REG_RX0_DC_44           REG_RX0_DC_SRAM(44)
#define REG_RX0_DC_45           REG_RX0_DC_SRAM(45)
#define REG_RX0_DC_46           REG_RX0_DC_SRAM(46)
#define REG_RX0_DC_47           REG_RX0_DC_SRAM(47)
#define REG_RX0_DC_48           REG_RX0_DC_SRAM(48)
#define REG_RX0_DC_49           REG_RX0_DC_SRAM(49)
#define REG_RX0_DC_50           REG_RX0_DC_SRAM(50)
#define REG_RX0_DC_51           REG_RX0_DC_SRAM(51)
#define REG_RX0_DC_52           REG_RX0_DC_SRAM(52)
#define REG_RX0_DC_53           REG_RX0_DC_SRAM(53)
#define REG_RX0_DC_54           REG_RX0_DC_SRAM(54)
#define REG_RX0_DC_55           REG_RX0_DC_SRAM(55)
#define REG_RX0_DC_56           REG_RX0_DC_SRAM(56)
#define REG_RX0_DC_57           REG_RX0_DC_SRAM(57)
#define REG_RX0_DC_58           REG_RX0_DC_SRAM(58)
#define REG_RX0_DC_59           REG_RX0_DC_SRAM(59)
#define REG_RX0_DC_60           REG_RX0_DC_SRAM(60)
#define REG_RX0_DC_61           REG_RX0_DC_SRAM(61)
#define REG_RX0_DC_62           REG_RX0_DC_SRAM(62)
#define REG_RX0_DC_63           REG_RX0_DC_SRAM(63)
#define REG_RX0_DC_64           REG_RX0_DC_SRAM(64)
#define REG_RX0_DC_65           REG_RX0_DC_SRAM(65)
#define REG_RX0_DC_66           REG_RX0_DC_SRAM(66)
#define REG_RX0_DC_67           REG_RX0_DC_SRAM(67)
#define REG_RX0_DC_68           REG_RX0_DC_SRAM(68)
#define REG_RX0_DC_69           REG_RX0_DC_SRAM(69)
#define REG_RX0_DC_70           REG_RX0_DC_SRAM(70)
#define REG_RX0_DC_71           REG_RX0_DC_SRAM(71)
#define REG_RX0_DC_72           REG_RX0_DC_SRAM(72)
#define REG_RX0_DC_73           REG_RX0_DC_SRAM(73)
#define REG_RX0_DC_74           REG_RX0_DC_SRAM(74)
#define REG_RX0_DC_75           REG_RX0_DC_SRAM(75)
#define REG_RX0_DC_76           REG_RX0_DC_SRAM(76)
#define REG_RX0_DC_77           REG_RX0_DC_SRAM(77)
#define REG_RX0_DC_78           REG_RX0_DC_SRAM(78)
#define REG_RX0_DC_79           REG_RX0_DC_SRAM(79)
#define REG_RX0_DC_80           REG_RX0_DC_SRAM(80)
#define REG_RX0_DC_81           REG_RX0_DC_SRAM(81)
#define REG_RX0_DC_82           REG_RX0_DC_SRAM(82)
#define REG_RX0_DC_83           REG_RX0_DC_SRAM(83)
#define REG_RX0_DC_84           REG_RX0_DC_SRAM(84)
#define REG_RX0_DC_85           REG_RX0_DC_SRAM(85)
#define REG_RX1_DC_0            REG_RX1_DC_SRAM(0)
#define REG_RX1_DC_1            REG_RX1_DC_SRAM(1)
#define REG_RX1_DC_2            REG_RX1_DC_SRAM(2)
#define REG_RX1_DC_3            REG_RX1_DC_SRAM(3)
#define REG_RX1_DC_4            REG_RX1_DC_SRAM(4)
#define REG_RX1_DC_5            REG_RX1_DC_SRAM(5)
#define REG_RX1_DC_6            REG_RX1_DC_SRAM(6)
#define REG_RX1_DC_7            REG_RX1_DC_SRAM(7)
#define REG_RX1_DC_8            REG_RX1_DC_SRAM(8)
#define REG_RX1_DC_9            REG_RX1_DC_SRAM(9)
#define REG_RX1_DC_10           REG_RX1_DC_SRAM(10)
#define REG_RX1_DC_11           REG_RX1_DC_SRAM(11)
#define REG_RX1_DC_12           REG_RX1_DC_SRAM(12)
#define REG_RX1_DC_13           REG_RX1_DC_SRAM(13)
#define REG_RX1_DC_14           REG_RX1_DC_SRAM(14)
#define REG_RX1_DC_15           REG_RX1_DC_SRAM(15)
#define REG_RX1_DC_16           REG_RX1_DC_SRAM(16)
#define REG_RX1_DC_17           REG_RX1_DC_SRAM(17)
#define REG_RX1_DC_18           REG_RX1_DC_SRAM(18)
#define REG_RX1_DC_19           REG_RX1_DC_SRAM(19)
#define REG_RX1_DC_20           REG_RX1_DC_SRAM(20)
#define REG_RX1_DC_21           REG_RX1_DC_SRAM(21)
#define REG_RX1_DC_22           REG_RX1_DC_SRAM(22)
#define REG_RX1_DC_23           REG_RX1_DC_SRAM(23)
#define REG_RX1_DC_24           REG_RX1_DC_SRAM(24)
#define REG_RX1_DC_25           REG_RX1_DC_SRAM(25)
#define REG_RX1_DC_26           REG_RX1_DC_SRAM(26)
#define REG_RX1_DC_27           REG_RX1_DC_SRAM(27)
#define REG_RX1_DC_28           REG_RX1_DC_SRAM(28)
#define REG_RX1_DC_29           REG_RX1_DC_SRAM(29)
#define REG_RX1_DC_30           REG_RX1_DC_SRAM(30)
#define REG_RX1_DC_31           REG_RX1_DC_SRAM(31)
#define REG_RX1_DC_32           REG_RX1_DC_SRAM(32)
#define REG_RX1_DC_33           REG_RX1_DC_SRAM(33)
#define REG_RX1_DC_34           REG_RX1_DC_SRAM(34)
#define REG_RX1_DC_35           REG_RX1_DC_SRAM(35)
#define REG_RX1_DC_36           REG_RX1_DC_SRAM(36)
#define REG_RX1_DC_37           REG_RX1_DC_SRAM(37)
#define REG_RX1_DC_38           REG_RX1_DC_SRAM(38)
#define REG_RX1_DC_39           REG_RX1_DC_SRAM(39)
#define REG_RX1_DC_40           REG_RX1_DC_SRAM(40)
#define REG_RX1_DC_41           REG_RX1_DC_SRAM(41)
#define REG_RX1_DC_42           REG_RX1_DC_SRAM(42)
#define REG_RX1_DC_43           REG_RX1_DC_SRAM(43)
#define REG_RX1_DC_44           REG_RX1_DC_SRAM(44)
#define REG_RX1_DC_45           REG_RX1_DC_SRAM(45)
#define REG_RX1_DC_46           REG_RX1_DC_SRAM(46)
#define REG_RX1_DC_47           REG_RX1_DC_SRAM(47)
#define REG_RX1_DC_48           REG_RX1_DC_SRAM(48)
#define REG_RX1_DC_49           REG_RX1_DC_SRAM(49)
#define REG_RX1_DC_50           REG_RX1_DC_SRAM(50)
#define REG_RX1_DC_51           REG_RX1_DC_SRAM(51)
#define REG_RX1_DC_52           REG_RX1_DC_SRAM(52)
#define REG_RX1_DC_53           REG_RX1_DC_SRAM(53)
#define REG_RX1_DC_54           REG_RX1_DC_SRAM(54)
#define REG_RX1_DC_55           REG_RX1_DC_SRAM(55)
#define REG_RX1_DC_56           REG_RX1_DC_SRAM(56)
#define REG_RX1_DC_57           REG_RX1_DC_SRAM(57)
#define REG_RX1_DC_58           REG_RX1_DC_SRAM(58)
#define REG_RX1_DC_59           REG_RX1_DC_SRAM(59)
#define REG_RX1_DC_60           REG_RX1_DC_SRAM(60)
#define REG_RX1_DC_61           REG_RX1_DC_SRAM(61)
#define REG_RX1_DC_62           REG_RX1_DC_SRAM(62)
#define REG_RX1_DC_63           REG_RX1_DC_SRAM(63)
#define REG_RX1_DC_64           REG_RX1_DC_SRAM(64)
#define REG_RX1_DC_65           REG_RX1_DC_SRAM(65)
#define REG_RX1_DC_66           REG_RX1_DC_SRAM(66)
#define REG_RX1_DC_67           REG_RX1_DC_SRAM(67)
#define REG_RX1_DC_68           REG_RX1_DC_SRAM(68)
#define REG_RX1_DC_69           REG_RX1_DC_SRAM(69)
#define REG_RX1_DC_70           REG_RX1_DC_SRAM(70)
#define REG_RX1_DC_71           REG_RX1_DC_SRAM(71)
#define REG_RX1_DC_72           REG_RX1_DC_SRAM(72)
#define REG_RX1_DC_73           REG_RX1_DC_SRAM(73)
#define REG_RX1_DC_74           REG_RX1_DC_SRAM(74)
#define REG_RX1_DC_75           REG_RX1_DC_SRAM(75)
#define REG_RX1_DC_76           REG_RX1_DC_SRAM(76)
#define REG_RX1_DC_77           REG_RX1_DC_SRAM(77)
#define REG_RX1_DC_78           REG_RX1_DC_SRAM(78)
#define REG_RX1_DC_79           REG_RX1_DC_SRAM(79)
#define REG_RX1_DC_80           REG_RX1_DC_SRAM(80)
#define REG_RX1_DC_81           REG_RX1_DC_SRAM(81)
#define REG_RX1_DC_82           REG_RX1_DC_SRAM(82)
#define REG_RX1_DC_83           REG_RX1_DC_SRAM(83)
#define REG_RX1_DC_84           REG_RX1_DC_SRAM(84)
#define REG_RX1_DC_85           REG_RX1_DC_SRAM(85)
#define REG_ORX0_DC_0           REG_ORX0_DC_SRAM(0)
#define REG_ORX0_DC_1           REG_ORX0_DC_SRAM(1)
#define REG_ORX0_DC_2           REG_ORX0_DC_SRAM(2)
#define REG_ORX0_DC_3           REG_ORX0_DC_SRAM(3)
#define REG_ORX0_DC_4           REG_ORX0_DC_SRAM(4)
#define REG_ORX0_DC_5           REG_ORX0_DC_SRAM(5)
#define REG_ORX0_DC_6           REG_ORX0_DC_SRAM(6)
#define REG_ORX0_DC_7           REG_ORX0_DC_SRAM(7)
#define REG_ORX0_DC_8           REG_ORX0_DC_SRAM(8)
#define REG_ORX0_DC_9           REG_ORX0_DC_SRAM(9)
#define REG_ORX0_DC_10          REG_ORX0_DC_SRAM(10)
#define REG_ORX0_DC_11          REG_ORX0_DC_SRAM(11)
#define REG_ORX0_DC_12          REG_ORX0_DC_SRAM(12)
#define REG_ORX0_DC_13          REG_ORX0_DC_SRAM(13)
#define REG_ORX0_DC_14          REG_ORX0_DC_SRAM(14)
#define REG_ORX0_DC_15          REG_ORX0_DC_SRAM(15)
#define REG_ORX0_DC_16          REG_ORX0_DC_SRAM(16)
#define REG_ORX0_DC_17          REG_ORX0_DC_SRAM(17)
#define REG_ORX0_DC_18          REG_ORX0_DC_SRAM(18)
#define REG_ORX0_DC_19          REG_ORX0_DC_SRAM(19)
#define REG_ORX0_DC_20          REG_ORX0_DC_SRAM(20)
#define REG_ORX0_DC_21          REG_ORX0_DC_SRAM(21)
#define REG_ORX0_DC_22          REG_ORX0_DC_SRAM(22)
#define REG_ORX0_DC_23          REG_ORX0_DC_SRAM(23)
#define REG_ORX0_DC_24          REG_ORX0_DC_SRAM(24)
#define REG_ORX0_DC_25          REG_ORX0_DC_SRAM(25)
#define REG_ORX0_DC_26          REG_ORX0_DC_SRAM(26)
#define REG_ORX0_DC_27          REG_ORX0_DC_SRAM(27)
#define REG_ORX0_DC_28          REG_ORX0_DC_SRAM(28)
#define REG_ORX0_DC_29          REG_ORX0_DC_SRAM(29)
#define REG_ORX0_DC_30          REG_ORX0_DC_SRAM(30)
#define REG_ORX0_DC_31          REG_ORX0_DC_SRAM(31)
#define REG_ORX0_DC_32          REG_ORX0_DC_SRAM(32)
#define REG_ORX0_DC_33          REG_ORX0_DC_SRAM(33)
#define REG_ORX0_DC_34          REG_ORX0_DC_SRAM(34)
#define REG_ORX0_DC_35          REG_ORX0_DC_SRAM(35)
#define REG_ORX0_DC_36          REG_ORX0_DC_SRAM(36)
#define REG_ORX0_DC_37          REG_ORX0_DC_SRAM(37)
#define REG_ORX0_DC_38          REG_ORX0_DC_SRAM(38)
#define REG_ORX0_DC_39          REG_ORX0_DC_SRAM(39)
#define REG_ORX0_DC_40          REG_ORX0_DC_SRAM(40)
#define REG_ORX0_DC_41          REG_ORX0_DC_SRAM(41)
#define REG_ORX0_DC_42          REG_ORX0_DC_SRAM(42)
#define REG_ORX0_DC_43          REG_ORX0_DC_SRAM(43)
#define REG_ORX0_DC_44          REG_ORX0_DC_SRAM(44)
#define REG_ORX0_DC_45          REG_ORX0_DC_SRAM(45)
#define REG_ORX0_DC_46          REG_ORX0_DC_SRAM(46)
#define REG_ORX0_DC_47          REG_ORX0_DC_SRAM(47)
#define REG_ORX0_DC_48          REG_ORX0_DC_SRAM(48)
#define REG_ORX0_DC_49          REG_ORX0_DC_SRAM(49)
#define REG_ORX0_DC_50          REG_ORX0_DC_SRAM(50)
#define REG_ORX0_DC_51          REG_ORX0_DC_SRAM(51)
#define REG_ORX0_DC_52          REG_ORX0_DC_SRAM(52)
#define REG_ORX0_DC_53          REG_ORX0_DC_SRAM(53)
#define REG_ORX0_DC_54          REG_ORX0_DC_SRAM(54)
#define REG_ORX0_DC_55          REG_ORX0_DC_SRAM(55)
#define REG_ORX0_DC_56          REG_ORX0_DC_SRAM(56)
#define REG_ORX0_DC_57          REG_ORX0_DC_SRAM(57)
#define REG_ORX0_DC_58          REG_ORX0_DC_SRAM(58)
#define REG_ORX0_DC_59          REG_ORX0_DC_SRAM(59)
#define REG_ORX0_DC_60          REG_ORX0_DC_SRAM(60)
#define REG_ORX0_DC_61          REG_ORX0_DC_SRAM(61)
#define REG_ORX0_DC_62          REG_ORX0_DC_SRAM(62)
#define REG_ORX0_DC_63          REG_ORX0_DC_SRAM(63)
#define REG_ORX0_DC_64          REG_ORX0_DC_SRAM(64)
#define REG_ORX0_DC_65          REG_ORX0_DC_SRAM(65)
#define REG_ORX0_DC_66          REG_ORX0_DC_SRAM(66)
#define REG_ORX0_DC_67          REG_ORX0_DC_SRAM(67)
#define REG_ORX0_DC_68          REG_ORX0_DC_SRAM(68)
#define REG_ORX0_DC_69          REG_ORX0_DC_SRAM(69)
#define REG_ORX0_DC_70          REG_ORX0_DC_SRAM(70)
#define REG_ORX0_DC_71          REG_ORX0_DC_SRAM(71)
#define REG_ORX0_DC_72          REG_ORX0_DC_SRAM(72)
#define REG_ORX0_DC_73          REG_ORX0_DC_SRAM(73)
#define REG_ORX0_DC_74          REG_ORX0_DC_SRAM(74)
#define REG_ORX0_DC_75          REG_ORX0_DC_SRAM(75)
#define REG_ORX0_DC_76          REG_ORX0_DC_SRAM(76)
#define REG_ORX0_DC_77          REG_ORX0_DC_SRAM(77)
#define REG_ORX0_DC_78          REG_ORX0_DC_SRAM(78)
#define REG_ORX0_DC_79          REG_ORX0_DC_SRAM(79)
#define REG_ORX0_DC_80          REG_ORX0_DC_SRAM(80)
#define REG_ORX0_DC_81          REG_ORX0_DC_SRAM(81)
#define REG_ORX0_DC_82          REG_ORX0_DC_SRAM(82)
#define REG_ORX0_DC_83          REG_ORX0_DC_SRAM(83)
#define REG_ORX0_DC_84          REG_ORX0_DC_SRAM(84)
#define REG_ORX0_DC_85          REG_ORX0_DC_SRAM(85)
#define REG_ORX1_DC_0           REG_ORX1_DC_SRAM(0)
#define REG_ORX1_DC_1           REG_ORX1_DC_SRAM(1)
#define REG_ORX1_DC_2           REG_ORX1_DC_SRAM(2)
#define REG_ORX1_DC_3           REG_ORX1_DC_SRAM(3)
#define REG_ORX1_DC_4           REG_ORX1_DC_SRAM(4)
#define REG_ORX1_DC_5           REG_ORX1_DC_SRAM(5)
#define REG_ORX1_DC_6           REG_ORX1_DC_SRAM(6)
#define REG_ORX1_DC_7           REG_ORX1_DC_SRAM(7)
#define REG_ORX1_DC_8           REG_ORX1_DC_SRAM(8)
#define REG_ORX1_DC_9           REG_ORX1_DC_SRAM(9)
#define REG_ORX1_DC_10          REG_ORX1_DC_SRAM(10)
#define REG_ORX1_DC_11          REG_ORX1_DC_SRAM(11)
#define REG_ORX1_DC_12          REG_ORX1_DC_SRAM(12)
#define REG_ORX1_DC_13          REG_ORX1_DC_SRAM(13)
#define REG_ORX1_DC_14          REG_ORX1_DC_SRAM(14)
#define REG_ORX1_DC_15          REG_ORX1_DC_SRAM(15)
#define REG_ORX1_DC_16          REG_ORX1_DC_SRAM(16)
#define REG_ORX1_DC_17          REG_ORX1_DC_SRAM(17)
#define REG_ORX1_DC_18          REG_ORX1_DC_SRAM(18)
#define REG_ORX1_DC_19          REG_ORX1_DC_SRAM(19)
#define REG_ORX1_DC_20          REG_ORX1_DC_SRAM(20)
#define REG_ORX1_DC_21          REG_ORX1_DC_SRAM(21)
#define REG_ORX1_DC_22          REG_ORX1_DC_SRAM(22)
#define REG_ORX1_DC_23          REG_ORX1_DC_SRAM(23)
#define REG_ORX1_DC_24          REG_ORX1_DC_SRAM(24)
#define REG_ORX1_DC_25          REG_ORX1_DC_SRAM(25)
#define REG_ORX1_DC_26          REG_ORX1_DC_SRAM(26)
#define REG_ORX1_DC_27          REG_ORX1_DC_SRAM(27)
#define REG_ORX1_DC_28          REG_ORX1_DC_SRAM(28)
#define REG_ORX1_DC_29          REG_ORX1_DC_SRAM(29)
#define REG_ORX1_DC_30          REG_ORX1_DC_SRAM(30)
#define REG_ORX1_DC_31          REG_ORX1_DC_SRAM(31)
#define REG_ORX1_DC_32          REG_ORX1_DC_SRAM(32)
#define REG_ORX1_DC_33          REG_ORX1_DC_SRAM(33)
#define REG_ORX1_DC_34          REG_ORX1_DC_SRAM(34)
#define REG_ORX1_DC_35          REG_ORX1_DC_SRAM(35)
#define REG_ORX1_DC_36          REG_ORX1_DC_SRAM(36)
#define REG_ORX1_DC_37          REG_ORX1_DC_SRAM(37)
#define REG_ORX1_DC_38          REG_ORX1_DC_SRAM(38)
#define REG_ORX1_DC_39          REG_ORX1_DC_SRAM(39)
#define REG_ORX1_DC_40          REG_ORX1_DC_SRAM(40)
#define REG_ORX1_DC_41          REG_ORX1_DC_SRAM(41)
#define REG_ORX1_DC_42          REG_ORX1_DC_SRAM(42)
#define REG_ORX1_DC_43          REG_ORX1_DC_SRAM(43)
#define REG_ORX1_DC_44          REG_ORX1_DC_SRAM(44)
#define REG_ORX1_DC_45          REG_ORX1_DC_SRAM(45)
#define REG_ORX1_DC_46          REG_ORX1_DC_SRAM(46)
#define REG_ORX1_DC_47          REG_ORX1_DC_SRAM(47)
#define REG_ORX1_DC_48          REG_ORX1_DC_SRAM(48)
#define REG_ORX1_DC_49          REG_ORX1_DC_SRAM(49)
#define REG_ORX1_DC_50          REG_ORX1_DC_SRAM(50)
#define REG_ORX1_DC_51          REG_ORX1_DC_SRAM(51)
#define REG_ORX1_DC_52          REG_ORX1_DC_SRAM(52)
#define REG_ORX1_DC_53          REG_ORX1_DC_SRAM(53)
#define REG_ORX1_DC_54          REG_ORX1_DC_SRAM(54)
#define REG_ORX1_DC_55          REG_ORX1_DC_SRAM(55)
#define REG_ORX1_DC_56          REG_ORX1_DC_SRAM(56)
#define REG_ORX1_DC_57          REG_ORX1_DC_SRAM(57)
#define REG_ORX1_DC_58          REG_ORX1_DC_SRAM(58)
#define REG_ORX1_DC_59          REG_ORX1_DC_SRAM(59)
#define REG_ORX1_DC_60          REG_ORX1_DC_SRAM(60)
#define REG_ORX1_DC_61          REG_ORX1_DC_SRAM(61)
#define REG_ORX1_DC_62          REG_ORX1_DC_SRAM(62)
#define REG_ORX1_DC_63          REG_ORX1_DC_SRAM(63)
#define REG_ORX1_DC_64          REG_ORX1_DC_SRAM(64)
#define REG_ORX1_DC_65          REG_ORX1_DC_SRAM(65)
#define REG_ORX1_DC_66          REG_ORX1_DC_SRAM(66)
#define REG_ORX1_DC_67          REG_ORX1_DC_SRAM(67)
#define REG_ORX1_DC_68          REG_ORX1_DC_SRAM(68)
#define REG_ORX1_DC_69          REG_ORX1_DC_SRAM(69)
#define REG_ORX1_DC_70          REG_ORX1_DC_SRAM(70)
#define REG_ORX1_DC_71          REG_ORX1_DC_SRAM(71)
#define REG_ORX1_DC_72          REG_ORX1_DC_SRAM(72)
#define REG_ORX1_DC_73          REG_ORX1_DC_SRAM(73)
#define REG_ORX1_DC_74          REG_ORX1_DC_SRAM(74)
#define REG_ORX1_DC_75          REG_ORX1_DC_SRAM(75)
#define REG_ORX1_DC_76          REG_ORX1_DC_SRAM(76)
#define REG_ORX1_DC_77          REG_ORX1_DC_SRAM(77)
#define REG_ORX1_DC_78          REG_ORX1_DC_SRAM(78)
#define REG_ORX1_DC_79          REG_ORX1_DC_SRAM(79)
#define REG_ORX1_DC_80          REG_ORX1_DC_SRAM(80)
#define REG_ORX1_DC_81          REG_ORX1_DC_SRAM(81)
#define REG_ORX1_DC_82          REG_ORX1_DC_SRAM(82)
#define REG_ORX1_DC_83          REG_ORX1_DC_SRAM(83)
#define REG_ORX1_DC_84          REG_ORX1_DC_SRAM(84)
#define REG_ORX1_DC_85          REG_ORX1_DC_SRAM(85)

#endif

