IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-11-07 15:39
Instance: blk_mem_gen_0 (F:\Project\WorkSpace\FPGA\Video_pro\Projet\ipcore\blk_mem_gen_0\blk_mem_gen_0.idf)
IP: Distributed Simple Dual Port RAM (1.2)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl\ipm_distributed_sdpram_v1_2_blk_mem_gen_0.v' ...
Copy 'ipm_distributed_sdpram_wrapper_v1_2.v.xml' ...
Copy 'ipm_distributed_sdpram_wrapper_v1_2_tb.v.xml' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Compile file 'ipm_distributed_sdpram_wrapper_v1_2.v.xml' to 'blk_mem_gen_0.v' ...
Found top module 'blk_mem_gen_0' in file 'blk_mem_gen_0.v'.
Compile file 'ipm_distributed_sdpram_wrapper_v1_2_tb.v.xml' to 'blk_mem_gen_0_tb.v' ...
Create template file 'blk_mem_gen_0_tmpl.v' ...
Create template file 'blk_mem_gen_0_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
