Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Nov 15 10:32:13 2018
| Host         : selfcad2.lnf.infn.it running 64-bit Scientific Linux release 7.4 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_4 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_5 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5437 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -84.771     -140.092                     20                11289        0.060        0.000                      0                11289        5.000        0.000                       0                  5935  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_1                                                                                  {0.000 492.000}      984.000         1.016           
clk_in_p                                                                                    {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0                                                                        {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0                                                                        {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pl_clk                                                                                      {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0_1                                                                      {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0_1                                                                      {12.500 25.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                                                                                      933.396        0.000                      0                   36        0.268        0.000                      0                   36      491.500        0.000                       0                    13  
clk_in_p                                                                                                                                                                                                                                      7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -0.522       -2.571                     18                10084        0.060        0.000                      0                10084        5.000        0.000                       0                  5438  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         22.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.702        0.000                      0                  923        0.091        0.000                      0                  923       15.250        0.000                       0                   480  
pl_clk                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -0.514       -2.421                     18                10084        0.060        0.000                      0                10084        5.000        0.000                       0                  5438  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1            clk_out1_clk_wiz_0        -84.771     -137.521                      2                    2        0.315        0.000                      0                    2  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.019        0.000                      0                10084        0.137        0.000                      0                10084  
clk_fpga_1            clk_out1_clk_wiz_0_1      -84.768     -137.515                      2                    2        0.313        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.023        0.000                      0                10084        0.133        0.000                      0                10084  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                5.374        0.000                      0                  144        0.305        0.000                      0                  144  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                5.915        0.000                      0                  144        0.382        0.000                      0                  144  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              5.919        0.000                      0                  144        0.378        0.000                      0                  144  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              5.382        0.000                      0                  144        0.305        0.000                      0                  144  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.343        0.000                      0                  100        0.343        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      933.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      491.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             933.396ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.391ns  (logic 2.090ns (5.905%)  route 33.301ns (94.095%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 986.678 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.801    38.361    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y27         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.486   986.678    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y27         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
                         clock pessimism              0.265   986.943    
                         clock uncertainty          -14.760   972.183    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.426   971.757    user_logic_i/rtrig_downscaler/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        971.757    
                         arrival time                         -38.361    
  -------------------------------------------------------------------
                         slack                                933.396    

Slack (MET) :             933.396ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.486ns  (logic 2.090ns (5.890%)  route 33.396ns (94.110%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 986.682 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.895    38.456    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.490   986.682    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                         clock pessimism              0.265   986.947    
                         clock uncertainty          -14.760   972.187    
    SLICE_X33Y31         FDRE (Setup_fdre_C_R)       -0.335   971.852    user_logic_i/rtrig_downscaler/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        971.852    
                         arrival time                         -38.456    
  -------------------------------------------------------------------
                         slack                                933.396    

Slack (MET) :             933.396ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.486ns  (logic 2.090ns (5.890%)  route 33.396ns (94.110%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 986.682 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.895    38.456    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.490   986.682    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                         clock pessimism              0.265   986.947    
                         clock uncertainty          -14.760   972.187    
    SLICE_X33Y31         FDRE (Setup_fdre_C_R)       -0.335   971.852    user_logic_i/rtrig_downscaler/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        971.852    
                         arrival time                         -38.456    
  -------------------------------------------------------------------
                         slack                                933.396    

Slack (MET) :             933.915ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.899ns  (logic 2.090ns (5.989%)  route 32.809ns (94.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.309    37.869    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                         clock pessimism              0.289   986.970    
                         clock uncertainty          -14.760   972.210    
    SLICE_X32Y30         FDRE (Setup_fdre_C_R)       -0.426   971.784    user_logic_i/rtrig_downscaler/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        971.784    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                933.915    

Slack (MET) :             933.915ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.899ns  (logic 2.090ns (5.989%)  route 32.809ns (94.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.309    37.869    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                         clock pessimism              0.289   986.970    
                         clock uncertainty          -14.760   972.210    
    SLICE_X32Y30         FDRE (Setup_fdre_C_R)       -0.426   971.784    user_logic_i/rtrig_downscaler/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        971.784    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                933.915    

Slack (MET) :             933.984ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.899ns  (logic 2.090ns (5.989%)  route 32.809ns (94.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.309    37.869    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                         clock pessimism              0.267   986.948    
                         clock uncertainty          -14.760   972.188    
    SLICE_X33Y30         FDRE (Setup_fdre_C_R)       -0.335   971.853    user_logic_i/rtrig_downscaler/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        971.853    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                933.984    

Slack (MET) :             933.984ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.899ns  (logic 2.090ns (5.989%)  route 32.809ns (94.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.309    37.869    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                         clock pessimism              0.267   986.948    
                         clock uncertainty          -14.760   972.188    
    SLICE_X33Y30         FDRE (Setup_fdre_C_R)       -0.335   971.853    user_logic_i/rtrig_downscaler/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        971.853    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                933.984    

Slack (MET) :             933.984ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.899ns  (logic 2.090ns (5.989%)  route 32.809ns (94.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.309    37.869    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                         clock pessimism              0.267   986.948    
                         clock uncertainty          -14.760   972.188    
    SLICE_X33Y30         FDRE (Setup_fdre_C_R)       -0.335   971.853    user_logic_i/rtrig_downscaler/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        971.853    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                933.984    

Slack (MET) :             933.984ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.899ns  (logic 2.090ns (5.989%)  route 32.809ns (94.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659    35.864    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295    36.159 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    36.159    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.560 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.309    37.869    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                         clock pessimism              0.267   986.948    
                         clock uncertainty          -14.760   972.188    
    SLICE_X33Y30         FDRE (Setup_fdre_C_R)       -0.335   971.853    user_logic_i/rtrig_downscaler/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        971.853    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                933.984    

Slack (MET) :             933.988ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.026ns  (logic 1.813ns (5.176%)  route 33.213ns (94.824%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662     2.970    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842    34.330    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    34.987 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.206 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           1.398    36.604    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.295    36.899 f  user_logic_i/rtrig_downscaler/count_reg[0]_i_4/O
                         net (fo=1, routed)           0.149    37.048    user_logic_i/rtrig_downscaler/count_reg[0]_i_4_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.124    37.172 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_1/O
                         net (fo=12, routed)          0.824    37.996    user_logic_i/rtrig_downscaler/sel
    SLICE_X33Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                         clock pessimism              0.265   986.949    
                         clock uncertainty          -14.760   972.189    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.205   971.984    user_logic_i/rtrig_downscaler/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        971.984    
                         arrival time                         -37.996    
  -------------------------------------------------------------------
                         slack                                933.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.124     1.160    user_logic_i/rtrig_downscaler/count_reg_reg[3]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.268 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.268    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_4
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.821     1.191    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                         clock pessimism             -0.295     0.896    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.105     1.001    user_logic_i/rtrig_downscaler/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.001%)  route 0.174ns (40.999%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.174     1.213    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.323 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.323    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_6
    SLICE_X33Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.105     1.003    user_logic_i/rtrig_downscaler/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.688%)  route 0.177ns (41.312%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.177     1.214    user_logic_i/rtrig_downscaler/count_reg_reg[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.324 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.324    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_6
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.822     1.192    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.105     1.002    user_logic_i/rtrig_downscaler/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.279ns (45.423%)  route 0.335ns (54.577%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.109     1.168    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.213 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.213    user_logic_i/rtrig_downscaler/count[0]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.283 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.227     1.510    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_7
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.821     1.191    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                         clock pessimism             -0.295     0.896    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.028     0.924    user_logic_i/rtrig_downscaler/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.450%)  route 0.352ns (58.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)           0.127     1.163    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.271 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.225     1.496    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_4
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.821     1.191    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                         clock pessimism             -0.295     0.896    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)        -0.006     0.890    user_logic_i/rtrig_downscaler/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.315ns (47.216%)  route 0.352ns (52.784%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.109     1.168    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.213 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.213    user_logic_i/rtrig_downscaler/count[0]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.319 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.244     1.563    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_6
    SLICE_X32Y29         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.820     1.190    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y29         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.022     0.931    user_logic_i/rtrig_downscaler/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.256ns (37.131%)  route 0.433ns (62.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.156     1.193    user_logic_i/rtrig_downscaler/count_reg_reg[8]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.308 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.278     1.586    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_7
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.822     1.192    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y31         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)        -0.001     0.896    user_logic_i/rtrig_downscaler/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.252ns (35.455%)  route 0.459ns (64.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.146     1.183    user_logic_i/rtrig_downscaler/count_reg_reg[2]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.294 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.313     1.606    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_5
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.821     1.191    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                         clock pessimism             -0.295     0.896    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)        -0.002     0.894    user_logic_i/rtrig_downscaler/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.252ns (34.907%)  route 0.470ns (65.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q
                         net (fo=2, routed)           0.184     1.221    user_logic_i/rtrig_downscaler/count_reg_reg[10]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.332 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.286     1.617    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_5
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.821     1.191    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                         clock pessimism             -0.295     0.896    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)        -0.005     0.891    user_logic_i/rtrig_downscaler/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.366ns (47.377%)  route 0.407ns (52.623%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.124     1.160    user_logic_i/rtrig_downscaler/count_reg_reg[3]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.320 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.320    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.385 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.283     1.668    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_5
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.821     1.191    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.025     0.934    user_logic_i/rtrig_downscaler/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.735    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 492.000 }
Period(ns):         984.000
Sources:            { System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         984.000     981.845    BUFGCTRL_X0Y1  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y30   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y29   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y27   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X33Y31   user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y30   user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y29   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y27   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y29   user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y32   user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y32   user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y30   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y30   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y27   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y30   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y30   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y29   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X33Y30   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           18  Failing Endpoints,  Worst Slack       -0.522ns,  Total Violation       -2.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 5.792ns (45.307%)  route 6.992ns (54.693%))
  Logic Levels:           21  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.734ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.664    -2.734    user_logic_i/trig_downscaler_gen[7].trig_downscaler/clk
    SLICE_X9Y24          FDRE                                         r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    -2.278 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.761    -1.517    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    -1.393 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.393    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.880 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.009    -0.871    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.754 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.754    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.515 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.819     0.304    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count[10]
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.301     0.605 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.605    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.006 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.006    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.163 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.854     2.017    user_logic_i/trig_downscaler_gen[7].trig_downscaler/eqOp
    SLICE_X21Y28         LUT2 (Prop_lut2_I0_O)        0.329     2.346 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.167     2.513    user_logic_i/trigger_masker_i/input[7]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.124     2.637 r  user_logic_i/trigger_masker_i/output[7]_INST_0/O
                         net (fo=7, routed)           0.426     3.063    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/data_in
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.187    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.719 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.719    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.833 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.833    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.947 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.947    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.281 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.530     4.811    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/count0[13]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.303     5.114 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.579     5.693    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.817 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.817    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.274 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.593     6.867    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.355     7.222 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.199     8.421    user_logic_i/nzs_zs_shape/nzs_in[7]
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.326     8.747 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.396     9.142    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.266 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.660     9.926    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X29Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.050 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000    10.050    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism             -0.530     9.609    
                         clock uncertainty           -0.112     9.497    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.031     9.528    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 5.753ns (45.730%)  route 6.827ns (54.270%))
  Logic Levels:           20  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.726ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.672    -2.726    user_logic_i/trigger_shaper_i/clk
    SLICE_X10Y19         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -2.208 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/Q
                         net (fo=3, routed)           0.490    -1.718    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][5]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    -1.594 r  user_logic_i/trigger_shaper_i/output[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.770    -0.823    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_in
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124    -0.699 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.699    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.186 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.186    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.069 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.069    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.048 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.048    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.371 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.976     1.346    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count[13]
    SLICE_X7Y21          LUT6 (Prop_lut6_I3_O)        0.306     1.652 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.652    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.109 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.485     2.594    user_logic_i/trig_downscaler_gen[5].trig_downscaler/eqOp
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.329     2.923 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.309     3.232    user_logic_i/trigger_masker_i/input[5]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124     3.356 r  user_logic_i/trigger_masker_i/output[5]_INST_0/O
                         net (fo=7, routed)           1.048     4.405    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/data_in
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.529 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.529    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.061 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.009     5.070    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.404 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.660     6.064    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/count0[5]
    SLICE_X26Y27         LUT5 (Prop_lut5_I2_O)        0.303     6.367 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.653     7.020    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.144 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.144    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.694 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.694    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.851 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.416     8.267    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/neqOp0_out
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.329     8.596 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.616     9.213    user_logic_i/nzs_zs_shape/zs_in[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.124     9.337 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.394     9.731    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.855 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.855    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism             -0.530     9.609    
                         clock uncertainty           -0.112     9.497    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.029     9.526    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism             -0.530     9.605    
                         clock uncertainty           -0.112     9.493    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.860    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism             -0.530     9.605    
                         clock uncertainty           -0.112     9.493    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.860    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/C
                         clock pessimism             -0.530     9.605    
                         clock uncertainty           -0.112     9.493    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.860    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/C
                         clock pessimism             -0.530     9.605    
                         clock uncertainty           -0.112     9.493    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.860    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism             -0.530     9.604    
                         clock uncertainty           -0.112     9.492    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.859    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism             -0.530     9.604    
                         clock uncertainty           -0.112     9.492    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.859    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism             -0.530     9.604    
                         clock uncertainty           -0.112     9.492    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.859    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism             -0.530     9.604    
                         clock uncertainty           -0.112     9.492    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.859    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 -0.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.683%)  route 0.183ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.557    -0.323    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X20Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.175 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.183     0.008    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.243    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.182    -0.061    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.010    -0.051    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.559    -0.321    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.157 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.109    -0.048    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.867    -0.199    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.067    -0.265    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.110    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.712%)  route 0.183ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.588    -0.292    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.144 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.183     0.039    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.851    -0.215    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism              0.187    -0.028    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.005    -0.023    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.124%)  route 0.180ns (54.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.560    -0.320    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/out
    SLICE_X16Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.172 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.180     0.008    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.243    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.182    -0.061    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.006    -0.055    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.587    -0.293    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y46          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.152 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.096    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.855    -0.211    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.069    -0.280    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.163    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.188%)  route 0.203ns (57.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.569    -0.311    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148    -0.163 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.203     0.040    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.234    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.187    -0.047    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.017    -0.030    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.292%)  route 0.244ns (56.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.561    -0.319    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/Q
                         net (fo=1, routed)           0.244     0.066    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.111 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_1/O
                         net (fo=1, routed)           0.000     0.111    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.825    -0.241    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
                         clock pessimism              0.182    -0.059    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.092     0.033    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.047    -0.278    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.047    -0.278    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.047    -0.278    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_network/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y3     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y3     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_network/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  clk_network/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.145ns (19.583%)  route 4.702ns (80.417%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.145ns (19.583%)  route 4.702ns (80.417%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.145ns (19.583%)  route 4.702ns (80.417%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.145ns (19.583%)  route 4.702ns (80.417%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.145ns (19.583%)  route 4.702ns (80.417%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.145ns (19.583%)  route 4.702ns (80.417%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.667ns (26.439%)  route 4.638ns (73.561%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.155 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.674     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.478     3.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.681     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.295     5.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.977     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.980     9.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.574    36.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.495    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.526    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 26.706    

Slack (MET) :             26.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.667ns (27.171%)  route 4.468ns (72.829%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.155 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.674     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.478     3.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.681     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.295     5.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.977     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.810     9.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.574    36.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.495    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.029    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                 26.874    

Slack (MET) :             26.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.667ns (27.371%)  route 4.423ns (72.629%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.155 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.674     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.478     3.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.681     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.295     5.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.977     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.765     9.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.574    36.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.495    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 26.918    

Slack (MET) :             27.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.049ns (19.997%)  route 4.197ns (80.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.155 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.745     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.991     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     8.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.638     8.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X40Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.574    36.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X40Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.495    
    SLICE_X40Y10         FDRE (Setup_fdre_C_R)       -0.631    35.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         35.864    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                 27.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X28Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.342     1.310    
    SLICE_X28Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.127     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X28Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.342     1.310    
    SLICE_X28Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.377     1.277    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.075     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.592     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.861     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.378     1.305    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.078     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.377     1.277    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.071     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.592     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.058     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.861     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                         clock pessimism             -0.378     1.305    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.071     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.068     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_0[3]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.377     1.273    
    SLICE_X25Y5          FDCE (Hold_fdce_C_D)         0.078     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.592     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.065     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X40Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.861     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.378     1.305    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.075     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.563     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X26Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.065     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X26Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.831     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X26Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.377     1.276    
    SLICE_X26Y5          FDCE (Hold_fdce_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.563     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.065     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X26Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.831     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.377     1.276    
    SLICE_X26Y6          FDPE (Hold_fdpe_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X36Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X37Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X37Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X37Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X37Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X37Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X37Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X36Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X36Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_n }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           18  Failing Endpoints,  Worst Slack       -0.514ns,  Total Violation       -2.421ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 5.792ns (45.307%)  route 6.992ns (54.693%))
  Logic Levels:           21  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.732ns = ( -2.732 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.664    -2.732    user_logic_i/trig_downscaler_gen[7].trig_downscaler/clk
    SLICE_X9Y24          FDRE                                         r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.761    -1.515    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    -1.391 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.391    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.878 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.009    -0.869    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.752 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.752    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.513 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.819     0.306    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count[10]
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.301     0.607 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.607    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.008 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.008    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.165 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.854     2.019    user_logic_i/trig_downscaler_gen[7].trig_downscaler/eqOp
    SLICE_X21Y28         LUT2 (Prop_lut2_I0_O)        0.329     2.348 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.167     2.515    user_logic_i/trigger_masker_i/input[7]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  user_logic_i/trigger_masker_i/output[7]_INST_0/O
                         net (fo=7, routed)           0.426     3.065    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/data_in
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.189 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.189    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.721 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.721    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.835 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.835    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.949 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.949    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.283 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.530     4.813    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/count0[13]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.303     5.116 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.579     5.695    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.819 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.819    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.276 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.593     6.869    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.355     7.224 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.199     8.423    user_logic_i/nzs_zs_shape/nzs_in[7]
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.326     8.749 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.396     9.144    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.268 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.660     9.928    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X29Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.052 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000    10.052    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism             -0.530     9.611    
                         clock uncertainty           -0.103     9.507    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.031     9.538    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 5.753ns (45.730%)  route 6.827ns (54.270%))
  Logic Levels:           20  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.724ns = ( -2.724 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.672    -2.724    user_logic_i/trigger_shaper_i/clk
    SLICE_X10Y19         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -2.206 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/Q
                         net (fo=3, routed)           0.490    -1.716    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][5]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    -1.592 r  user_logic_i/trigger_shaper_i/output[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.770    -0.821    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_in
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124    -0.697 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.697    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.184 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.184    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.067 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.067    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.050 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.050    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.373 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.976     1.348    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count[13]
    SLICE_X7Y21          LUT6 (Prop_lut6_I3_O)        0.306     1.654 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.654    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.111 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.485     2.596    user_logic_i/trig_downscaler_gen[5].trig_downscaler/eqOp
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.329     2.925 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.309     3.234    user_logic_i/trigger_masker_i/input[5]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124     3.358 r  user_logic_i/trigger_masker_i/output[5]_INST_0/O
                         net (fo=7, routed)           1.048     4.407    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/data_in
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.531    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.063 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.009     5.072    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.660     6.066    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/count0[5]
    SLICE_X26Y27         LUT5 (Prop_lut5_I2_O)        0.303     6.369 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.653     7.022    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.146 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.146    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.696 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.696    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.853 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.416     8.269    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/neqOp0_out
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.329     8.598 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.616     9.215    user_logic_i/nzs_zs_shape/zs_in[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.124     9.339 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.394     9.733    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.857 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.857    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism             -0.530     9.611    
                         clock uncertainty           -0.103     9.507    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.029     9.536    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism             -0.530     9.607    
                         clock uncertainty           -0.103     9.503    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.870    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism             -0.530     9.607    
                         clock uncertainty           -0.103     9.503    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.870    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/C
                         clock pessimism             -0.530     9.607    
                         clock uncertainty           -0.103     9.503    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.870    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/C
                         clock pessimism             -0.530     9.607    
                         clock uncertainty           -0.103     9.503    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     8.870    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism             -0.530     9.606    
                         clock uncertainty           -0.103     9.502    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.869    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism             -0.530     9.606    
                         clock uncertainty           -0.103     9.502    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.869    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism             -0.530     9.606    
                         clock uncertainty           -0.103     9.502    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.869    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism             -0.530     9.606    
                         clock uncertainty           -0.103     9.502    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     8.869    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                 -0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.683%)  route 0.183ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns = ( -0.241 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.557    -0.321    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X20Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.173 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.183     0.010    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.241    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.182    -0.059    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.010    -0.049    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( -0.197 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.319ns = ( -0.319 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.559    -0.319    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.155 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.109    -0.046    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.867    -0.197    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.067    -0.263    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.108    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.712%)  route 0.183ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns = ( -0.213 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( -0.290 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.588    -0.290    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.142 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.183     0.041    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.851    -0.213    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism              0.187    -0.026    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.005    -0.021    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.124%)  route 0.180ns (54.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns = ( -0.241 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.318ns = ( -0.318 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.560    -0.318    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/out
    SLICE_X16Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.170 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.180     0.010    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.241    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.182    -0.059    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.006    -0.053    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns = ( -0.209 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.291ns = ( -0.291 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.587    -0.291    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y46          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.094    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.855    -0.209    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.069    -0.278    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.161    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.188%)  route 0.203ns (57.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( -0.309 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.569    -0.309    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148    -0.161 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.203     0.042    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.232    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.187    -0.045    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.017    -0.028    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.292%)  route 0.244ns (56.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns = ( -0.239 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.317ns = ( -0.317 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.561    -0.317    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/Q
                         net (fo=1, routed)           0.244     0.068    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_1/O
                         net (fo=1, routed)           0.000     0.113    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.825    -0.239    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
                         clock pessimism              0.182    -0.057    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.092     0.035    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( -0.229 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.047    -0.276    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( -0.229 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.047    -0.276    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( -0.229 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.047    -0.276    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_network/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { clk_network/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  clk_network/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack      -84.771ns,  Total Violation     -137.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.771ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@10825.000ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        65.421ns  (logic 2.090ns (3.195%)  route 63.331ns (96.805%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10822.639 - 10825.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 10826.969 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662 10826.969    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518 10827.486 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842 10858.328    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657 10858.985 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000 10858.985    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 10859.204 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659 10859.862    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295 10860.157 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000 10860.157    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 10860.559 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         31.831 10892.390    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  10825.000 10825.000 r  
    L16                                               0.000 10825.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000 10825.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917 10825.917 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.098    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.461 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.055    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.146 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492 10822.638    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000 10822.638    
                         clock uncertainty          -14.966 10807.672    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052 10807.620    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                      10807.620    
                         arrival time                       -10892.391    
  -------------------------------------------------------------------
                         slack                                -84.771    

Slack (VIOLATED) :        -52.750ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@10825.000ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        33.590ns  (logic 2.090ns (6.222%)  route 31.500ns (93.778%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10822.639 - 10825.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 10826.969 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662 10826.969    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518 10827.486 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842 10858.328    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657 10858.985 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000 10858.985    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 10859.204 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659 10859.862    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295 10860.157 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000 10860.157    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 10860.559 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000 10860.559    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  10825.000 10825.000 r  
    L16                                               0.000 10825.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000 10825.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917 10825.917 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.098    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.461 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.055    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.146 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492 10822.638    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000 10822.638    
                         clock uncertainty          -14.966 10807.672    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.138 10807.810    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                      10807.810    
                         arrival time                       -10860.560    
  -------------------------------------------------------------------
                         slack                                -52.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.272ns  (logic 0.475ns (3.328%)  route 13.797ns (96.672%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q
                         net (fo=2, routed)          13.647    14.683    user_logic_i/rtrig_downscaler/count_reg_reg[10]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    14.794 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.150    14.944    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.108    15.052 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.052    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    15.167 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000    15.167    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.822    -0.244    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty           14.966    14.722    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.130    14.852    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.852    
                         arrival time                          15.167    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             14.448ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.385ns  (logic 0.475ns (1.673%)  route 27.910ns (98.327%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q
                         net (fo=2, routed)          13.647    14.683    user_logic_i/rtrig_downscaler/count_reg_reg[10]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    14.794 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.150    14.944    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.108    15.052 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.052    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    15.167 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         14.113    29.280    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.243    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000    -0.243    
                         clock uncertainty           14.966    14.723    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    14.832    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                        -14.832    
                         arrival time                          29.280    
  -------------------------------------------------------------------
                         slack                                 14.448    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 5.792ns (45.307%)  route 6.992ns (54.693%))
  Logic Levels:           21  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.732ns = ( -2.732 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.664    -2.732    user_logic_i/trig_downscaler_gen[7].trig_downscaler/clk
    SLICE_X9Y24          FDRE                                         r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.761    -1.515    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    -1.391 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.391    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.878 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.009    -0.869    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.752 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.752    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.513 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.819     0.306    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count[10]
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.301     0.607 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.607    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.008 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.008    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.165 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.854     2.019    user_logic_i/trig_downscaler_gen[7].trig_downscaler/eqOp
    SLICE_X21Y28         LUT2 (Prop_lut2_I0_O)        0.329     2.348 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.167     2.515    user_logic_i/trigger_masker_i/input[7]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  user_logic_i/trigger_masker_i/output[7]_INST_0/O
                         net (fo=7, routed)           0.426     3.065    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/data_in
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.189 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.189    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.721 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.721    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.835 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.835    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.949 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.949    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.283 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.530     4.813    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/count0[13]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.303     5.116 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.579     5.695    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.819 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.819    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.276 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.593     6.869    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.355     7.224 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.199     8.423    user_logic_i/nzs_zs_shape/nzs_in[7]
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.326     8.749 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.396     9.144    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.268 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.660     9.928    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X29Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.052 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000    10.052    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.014    10.152    
                         clock uncertainty           -0.112    10.040    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.031    10.071    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 5.753ns (45.730%)  route 6.827ns (54.270%))
  Logic Levels:           20  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.724ns = ( -2.724 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.672    -2.724    user_logic_i/trigger_shaper_i/clk
    SLICE_X10Y19         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -2.206 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/Q
                         net (fo=3, routed)           0.490    -1.716    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][5]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    -1.592 r  user_logic_i/trigger_shaper_i/output[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.770    -0.821    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_in
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124    -0.697 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.697    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.184 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.184    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.067 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.067    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.050 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.050    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.373 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.976     1.348    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count[13]
    SLICE_X7Y21          LUT6 (Prop_lut6_I3_O)        0.306     1.654 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.654    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.111 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.485     2.596    user_logic_i/trig_downscaler_gen[5].trig_downscaler/eqOp
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.329     2.925 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.309     3.234    user_logic_i/trigger_masker_i/input[5]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124     3.358 r  user_logic_i/trigger_masker_i/output[5]_INST_0/O
                         net (fo=7, routed)           1.048     4.407    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/data_in
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.531    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.063 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.009     5.072    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.660     6.066    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/count0[5]
    SLICE_X26Y27         LUT5 (Prop_lut5_I2_O)        0.303     6.369 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.653     7.022    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.146 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.146    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.696 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.696    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.853 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.416     8.269    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/neqOp0_out
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.329     8.598 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.616     9.215    user_logic_i/nzs_zs_shape/zs_in[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.124     9.339 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.394     9.733    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.857 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.857    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.014    10.152    
                         clock uncertainty           -0.112    10.040    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.029    10.069    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                         10.069    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism              0.014    10.148    
                         clock uncertainty           -0.112    10.036    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.403    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism              0.014    10.148    
                         clock uncertainty           -0.112    10.036    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.403    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/C
                         clock pessimism              0.014    10.148    
                         clock uncertainty           -0.112    10.036    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.403    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.073    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/C
                         clock pessimism              0.014    10.148    
                         clock uncertainty           -0.112    10.036    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.403    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism              0.014    10.147    
                         clock uncertainty           -0.112    10.035    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.402    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism              0.014    10.147    
                         clock uncertainty           -0.112    10.035    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.402    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism              0.014    10.147    
                         clock uncertainty           -0.112    10.035    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.402    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.729ns = ( -2.729 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.729    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.835    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.711 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.002    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.878 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.878    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.346 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.346    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.232 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.232    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.007 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.873    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.175 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.175    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.576 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.733 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.483    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.812 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.986    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.570    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.694    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.226    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.539 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.386    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.341    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.465 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.465    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.845 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.826    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.182 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.971    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.133    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism              0.014    10.147    
                         clock uncertainty           -0.112    10.035    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.402    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.683%)  route 0.183ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.557    -0.321    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X20Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.173 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.183     0.010    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.243    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism             -0.005    -0.248    
                         clock uncertainty            0.112    -0.136    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.010    -0.126    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.319ns = ( -0.319 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.559    -0.319    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.155 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.109    -0.046    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.867    -0.199    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253    -0.452    
                         clock uncertainty            0.112    -0.340    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.185    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.712%)  route 0.183ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.290ns = ( -0.290 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.588    -0.290    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.142 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.183     0.041    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.851    -0.215    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.112    -0.103    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.005    -0.098    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.124%)  route 0.180ns (54.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.318ns = ( -0.318 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.560    -0.318    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/out
    SLICE_X16Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.170 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.180     0.010    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.243    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -0.005    -0.248    
                         clock uncertainty            0.112    -0.136    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.006    -0.130    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.291ns = ( -0.291 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.587    -0.291    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y46          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.094    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.855    -0.211    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.255    -0.466    
                         clock uncertainty            0.112    -0.355    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.238    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.188%)  route 0.203ns (57.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.309ns = ( -0.309 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.569    -0.309    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148    -0.161 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.203     0.042    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.234    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.112    -0.122    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.017    -0.105    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.292%)  route 0.244ns (56.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.317ns = ( -0.317 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.561    -0.317    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/Q
                         net (fo=1, routed)           0.244     0.068    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_1/O
                         net (fo=1, routed)           0.000     0.113    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.825    -0.241    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
                         clock pessimism             -0.005    -0.246    
                         clock uncertainty            0.112    -0.134    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.092    -0.042    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.233    -0.464    
                         clock uncertainty            0.112    -0.353    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.233    -0.464    
                         clock uncertainty            0.112    -0.353    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.233    -0.464    
                         clock uncertainty            0.112    -0.353    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack      -84.768ns,  Total Violation     -137.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.768ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.001ns  (clk_out1_clk_wiz_0_1 rise@10825.001ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        65.421ns  (logic 2.090ns (3.195%)  route 63.331ns (96.805%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10822.642 - 10825.001 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 10826.969 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662 10826.969    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518 10827.486 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842 10858.328    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657 10858.985 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000 10858.985    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 10859.204 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659 10859.862    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295 10860.157 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000 10860.157    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 10860.559 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         31.831 10892.390    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  10825.001 10825.001 f  
    L17                                               0.000 10825.001 f  clk_in_n (IN)
                         net (fo=0)                   0.000 10825.001    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919 10825.920 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.101    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.464 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.058    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.148 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492 10822.641    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000 10822.641    
                         clock uncertainty          -14.966 10807.675    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052 10807.623    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                      10807.623    
                         arrival time                       -10892.391    
  -------------------------------------------------------------------
                         slack                                -84.768    

Slack (VIOLATED) :        -52.747ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.001ns  (clk_out1_clk_wiz_0_1 rise@10825.001ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        33.590ns  (logic 2.090ns (6.222%)  route 31.500ns (93.778%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10822.642 - 10825.001 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 10826.969 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.662 10826.969    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518 10827.486 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)          30.842 10858.328    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657 10858.985 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000 10858.985    user_logic_i/rtrig_downscaler/eqOp_carry_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 10859.204 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[0]
                         net (fo=2, routed)           0.659 10859.862    user_logic_i/rtrig_downscaler/count[9]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.295 10860.157 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000 10860.157    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 10860.559 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000 10860.559    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  10825.001 10825.001 f  
    L17                                               0.000 10825.001 f  clk_in_n (IN)
                         net (fo=0)                   0.000 10825.001    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919 10825.920 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.101    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.464 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.058    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.148 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492 10822.641    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000 10822.641    
                         clock uncertainty          -14.966 10807.675    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.138 10807.812    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                      10807.812    
                         arrival time                       -10860.560    
  -------------------------------------------------------------------
                         slack                                -52.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.272ns  (logic 0.475ns (3.328%)  route 13.797ns (96.672%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns = ( -0.242 - 0.000 ) 
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q
                         net (fo=2, routed)          13.647    14.683    user_logic_i/rtrig_downscaler/count_reg_reg[10]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    14.794 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.150    14.944    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.108    15.052 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.052    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    15.167 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000    15.167    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.822    -0.242    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.242    
                         clock uncertainty           14.966    14.724    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.130    14.854    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.854    
                         arrival time                          15.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             14.446ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.385ns  (logic 0.475ns (1.673%)  route 27.910ns (98.327%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns = ( -0.241 - 0.000 ) 
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.555     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X33Y30         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q
                         net (fo=2, routed)          13.647    14.683    user_logic_i/rtrig_downscaler/count_reg_reg[10]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    14.794 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.150    14.944    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.108    15.052 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.052    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    15.167 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         14.113    29.280    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.241    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000    -0.241    
                         clock uncertainty           14.966    14.725    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    14.834    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                        -14.834    
                         arrival time                          29.280    
  -------------------------------------------------------------------
                         slack                                 14.446    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 5.792ns (45.307%)  route 6.992ns (54.693%))
  Logic Levels:           21  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.734ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.664    -2.734    user_logic_i/trig_downscaler_gen[7].trig_downscaler/clk
    SLICE_X9Y24          FDRE                                         r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    -2.278 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.761    -1.517    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    -1.393 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.393    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.880 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.009    -0.871    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.754 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.754    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.515 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.819     0.304    user_logic_i/trig_downscaler_gen[7].trig_downscaler/count[10]
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.301     0.605 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.605    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.006 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.006    user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.163 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.854     2.017    user_logic_i/trig_downscaler_gen[7].trig_downscaler/eqOp
    SLICE_X21Y28         LUT2 (Prop_lut2_I0_O)        0.329     2.346 r  user_logic_i/trig_downscaler_gen[7].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.167     2.513    user_logic_i/trigger_masker_i/input[7]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.124     2.637 r  user_logic_i/trigger_masker_i/output[7]_INST_0/O
                         net (fo=7, routed)           0.426     3.063    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/data_in
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.187    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.719 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.719    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.833 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.833    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.947 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.947    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.281 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.530     4.811    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/count0[13]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.303     5.114 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.579     5.693    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.817 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.817    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.274 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.593     6.867    user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.355     7.222 r  user_logic_i/trig_zs_nzs_gen[7].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.199     8.421    user_logic_i/nzs_zs_shape/nzs_in[7]
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.326     8.747 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.396     9.142    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.266 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.660     9.926    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X29Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.050 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000    10.050    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.014    10.154    
                         clock uncertainty           -0.112    10.042    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.031    10.073    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 5.753ns (45.730%)  route 6.827ns (54.270%))
  Logic Levels:           20  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.726ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.672    -2.726    user_logic_i/trigger_shaper_i/clk
    SLICE_X10Y19         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -2.208 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][5]/Q
                         net (fo=3, routed)           0.490    -1.718    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][5]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    -1.594 r  user_logic_i/trigger_shaper_i/output[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.770    -0.823    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_in
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124    -0.699 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.699    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.186 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.186    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.069 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.069    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.048 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.048    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.371 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.976     1.346    user_logic_i/trig_downscaler_gen[5].trig_downscaler/count[13]
    SLICE_X7Y21          LUT6 (Prop_lut6_I3_O)        0.306     1.652 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.652    user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.109 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.485     2.594    user_logic_i/trig_downscaler_gen[5].trig_downscaler/eqOp
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.329     2.923 r  user_logic_i/trig_downscaler_gen[5].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.309     3.232    user_logic_i/trigger_masker_i/input[5]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124     3.356 r  user_logic_i/trigger_masker_i/output[5]_INST_0/O
                         net (fo=7, routed)           1.048     4.405    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/data_in
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.529 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.529    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.061 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.009     5.070    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.404 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.660     6.064    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/count0[5]
    SLICE_X26Y27         LUT5 (Prop_lut5_I2_O)        0.303     6.367 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.653     7.020    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.144 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.144    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_7_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.694 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.694    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.851 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.416     8.267    user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/neqOp0_out
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.329     8.596 r  user_logic_i/trig_zs_nzs_gen[5].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.616     9.213    user_logic_i/nzs_zs_shape/zs_in[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.124     9.337 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.394     9.731    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.855 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.855    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X29Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.014    10.154    
                         clock uncertainty           -0.112    10.042    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.029    10.071    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism              0.014    10.150    
                         clock uncertainty           -0.112    10.038    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.405    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism              0.014    10.150    
                         clock uncertainty           -0.112    10.038    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.405    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]/C
                         clock pessimism              0.014    10.150    
                         clock uncertainty           -0.112    10.038    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.405    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 5.194ns (44.012%)  route 6.607ns (55.988%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.891     9.071    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y31         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]/C
                         clock pessimism              0.014    10.150    
                         clock uncertainty           -0.112    10.038    
    SLICE_X23Y31         FDRE (Setup_fdre_C_R)       -0.633     9.405    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism              0.014    10.149    
                         clock uncertainty           -0.112    10.037    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.404    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism              0.014    10.149    
                         clock uncertainty           -0.112    10.037    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.404    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism              0.014    10.149    
                         clock uncertainty           -0.112    10.037    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.404    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.194ns (44.395%)  route 6.505ns (55.605%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 10.135 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.667    -2.731    user_logic_i/trigger_shaper_i/clk
    SLICE_X11Y27         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.275 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.437    -1.837    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    -1.713 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.710    -1.004    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.124    -0.880 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.880    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.348 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.348    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.234 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.234    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.005 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.866     0.871    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[10]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.302     1.173 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.173    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.574 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.574    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.731 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.750     2.481    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X22Y27         LUT2 (Prop_lut2_I0_O)        0.329     2.810 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.173     2.984    user_logic_i/trigger_masker_i/input[2]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.108 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.461     3.568    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.692    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.224 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.224    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.537 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.847     5.384    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[7]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.306     5.690 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15/O
                         net (fo=2, routed)           0.649     6.339    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_15_n_0
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.463 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.463    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_6_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.843 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.823     7.824    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.356     8.180 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.789     8.969    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.487    10.135    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X23Y30         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism              0.014    10.149    
                         clock uncertainty           -0.112    10.037    
    SLICE_X23Y30         FDRE (Setup_fdre_C_R)       -0.633     9.404    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.683%)  route 0.183ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns = ( -0.241 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.557    -0.323    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X20Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.175 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.183     0.008    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.241    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism             -0.005    -0.246    
                         clock uncertainty            0.112    -0.134    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.010    -0.124    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( -0.197 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.559    -0.321    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.157 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.109    -0.048    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.867    -0.197    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X2Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253    -0.450    
                         clock uncertainty            0.112    -0.338    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.183    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.712%)  route 0.183ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns = ( -0.213 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.588    -0.292    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.144 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.183     0.039    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.851    -0.213    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism              0.000    -0.213    
                         clock uncertainty            0.112    -0.101    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.005    -0.096    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.124%)  route 0.180ns (54.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns = ( -0.241 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.560    -0.320    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/out
    SLICE_X16Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.172 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.180     0.008    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.823    -0.241    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -0.005    -0.246    
                         clock uncertainty            0.112    -0.134    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.006    -0.128    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns = ( -0.209 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.587    -0.293    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y46          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.152 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.096    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.855    -0.209    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.255    -0.464    
                         clock uncertainty            0.112    -0.353    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.236    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.188%)  route 0.203ns (57.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.569    -0.311    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148    -0.163 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.203     0.040    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.232    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.000    -0.232    
                         clock uncertainty            0.112    -0.120    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.017    -0.103    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.292%)  route 0.244ns (56.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns = ( -0.239 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.561    -0.319    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/Q
                         net (fo=1, routed)           0.244     0.066    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.111 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_1/O
                         net (fo=1, routed)           0.000     0.111    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.825    -0.239    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
                         clock pessimism             -0.005    -0.244    
                         clock uncertainty            0.112    -0.132    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.092    -0.040    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( -0.229 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.233    -0.462    
                         clock uncertainty            0.112    -0.351    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( -0.229 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.233    -0.462    
                         clock uncertainty            0.112    -0.351    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( -0.229 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.230     0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.835    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.233    -0.462    
                         clock uncertainty            0.112    -0.351    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/C
                         clock pessimism             -0.530     9.663    
                         clock uncertainty           -0.112     9.551    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.232    user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism             -0.530     9.663    
                         clock uncertainty           -0.112     9.551    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.232    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/C
                         clock pessimism             -0.530     9.663    
                         clock uncertainty           -0.112     9.551    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.232    user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/C
                         clock pessimism             -0.530     9.663    
                         clock uncertainty           -0.112     9.551    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.232    user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.112     9.553    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.234    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.112     9.553    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.234    user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.112     9.553    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.234    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.112     9.553    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.234    user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.307ns = ( 10.193 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.099    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.193    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism             -0.530     9.664    
                         clock uncertainty           -0.112     9.552    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.233    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.307ns = ( 10.193 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.099    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.193    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism             -0.530     9.664    
                         clock uncertainty           -0.112     9.552    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.233    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.864%)  route 0.131ns (48.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131    -0.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.047    -0.252    
    SLICE_X38Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.484%)  route 0.191ns (57.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X39Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X39Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.047    -0.252    
    SLICE_X39Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.316    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.175 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.046    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.234    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/C
                         clock pessimism             -0.047    -0.281    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.348    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.316    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.175 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.046    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.234    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/C
                         clock pessimism             -0.047    -0.281    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.348    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/C
                         clock pessimism              0.014    10.206    
                         clock uncertainty           -0.112    10.094    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.775    user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism              0.014    10.206    
                         clock uncertainty           -0.112    10.094    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.775    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/C
                         clock pessimism              0.014    10.206    
                         clock uncertainty           -0.112    10.094    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.775    user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.192    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/C
                         clock pessimism              0.014    10.206    
                         clock uncertainty           -0.112    10.094    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.775    user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.307ns = ( 10.193 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.101    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.193    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism              0.014    10.207    
                         clock uncertainty           -0.112    10.095    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.776    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.307ns = ( 10.193 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.101    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.193    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism              0.014    10.207    
                         clock uncertainty           -0.112    10.095    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.776    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.864%)  route 0.131ns (48.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.284ns = ( -0.284 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131    -0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.233    -0.438    
                         clock uncertainty            0.112    -0.327    
    SLICE_X38Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.484%)  route 0.191ns (57.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.284ns = ( -0.284 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X39Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X39Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.233    -0.438    
                         clock uncertainty            0.112    -0.327    
    SLICE_X39Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.314    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.173 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.048    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.234    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/C
                         clock pessimism             -0.233    -0.467    
                         clock uncertainty            0.112    -0.356    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.314    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.173 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.048    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.234    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/C
                         clock pessimism             -0.233    -0.467    
                         clock uncertainty            0.112    -0.356    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.471    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.858    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/C
                         clock pessimism              0.014    10.208    
                         clock uncertainty           -0.112    10.096    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.777    user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism              0.014    10.210    
                         clock uncertainty           -0.112    10.098    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.779    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/C
                         clock pessimism              0.014    10.210    
                         clock uncertainty           -0.112    10.098    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.779    user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism              0.014    10.210    
                         clock uncertainty           -0.112    10.098    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.779    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.328    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/C
                         clock pessimism              0.014    10.210    
                         clock uncertainty           -0.112    10.098    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.779    user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 10.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.099    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.195    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism              0.014    10.209    
                         clock uncertainty           -0.112    10.097    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.778    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 10.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.723    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.267 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.099    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.195    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism              0.014    10.209    
                         clock uncertainty           -0.112    10.097    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.778    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  6.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.864%)  route 0.131ns (48.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131    -0.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.233    -0.436    
                         clock uncertainty            0.112    -0.325    
    SLICE_X38Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.484%)  route 0.191ns (57.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X39Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X39Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.233    -0.436    
                         clock uncertainty            0.112    -0.325    
    SLICE_X39Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.316    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.175 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.046    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.232    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/C
                         clock pessimism             -0.233    -0.465    
                         clock uncertainty            0.112    -0.354    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.316    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.175 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.046    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.232    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/C
                         clock pessimism             -0.233    -0.465    
                         clock uncertainty            0.112    -0.354    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.103     9.561    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.242    user_logic_i/timer_i/fsm_cnt/ccntr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.103     9.561    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.242    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.103     9.561    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.242    user_logic_i/timer_i/fsm_cnt/ccntr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 10.194 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         6.125     3.860    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y37          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.546    10.194    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y37          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]/C
                         clock pessimism             -0.530     9.665    
                         clock uncertainty           -0.103     9.561    
    SLICE_X0Y37          FDCE (Recov_fdce_C_CLR)     -0.319     9.242    user_logic_i/timer_i/fsm_cnt/ccntr_reg[24]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism             -0.530     9.667    
                         clock uncertainty           -0.103     9.563    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.244    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]/C
                         clock pessimism             -0.530     9.667    
                         clock uncertainty           -0.103     9.563    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.244    user_logic_i/timer_i/fsm_cnt/ccntr_reg[29]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism             -0.530     9.667    
                         clock uncertainty           -0.103     9.563    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.244    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.456ns (7.536%)  route 5.595ns (92.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 10.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.595     3.330    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y39          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.548    10.196    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y39          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]/C
                         clock pessimism             -0.530     9.667    
                         clock uncertainty           -0.103     9.563    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319     9.244    user_logic_i/timer_i/fsm_cnt/ccntr_reg[31]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 10.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.101    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.195    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism             -0.530     9.666    
                         clock uncertainty           -0.103     9.562    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.243    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.456ns (7.833%)  route 5.366ns (92.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 10.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( -2.721 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.675    -2.721    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.265 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         5.366     3.101    user_logic_i/timer_i/fsm_cnt/rst
    SLICE_X0Y38          FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        1.547    10.195    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X0Y38          FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism             -0.530     9.666    
                         clock uncertainty           -0.103     9.562    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319     9.243    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.864%)  route 0.131ns (48.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.284ns = ( -0.284 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131    -0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.047    -0.250    
    SLICE_X38Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     0.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.484%)  route 0.191ns (57.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.284ns = ( -0.284 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.594    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X39Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.861    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X39Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.047    -0.250    
    SLICE_X39Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.314    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.173 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.048    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.232    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]/C
                         clock pessimism             -0.047    -0.279    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.564    -0.314    user_logic_i/clk
    SLICE_X27Y42         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.173 f  user_logic_i/rst_reg/Q
                         net (fo=524, routed)         0.221     0.048    user_logic_i/nzs_zs_shape/fsm_cnt/rst
    SLICE_X28Y41         FDCE                                         f  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5438, routed)        0.832    -0.232    user_logic_i/nzs_zs_shape/fsm_cnt/clk
    SLICE_X28Y41         FDCE                                         r  user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]/C
                         clock pessimism             -0.047    -0.279    
    SLICE_X28Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    user_logic_i/nzs_zs_shape/fsm_cnt/ccntr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.021ns (19.517%)  route 4.210ns (80.483%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     8.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.494    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 27.343    

Slack (MET) :             27.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.021ns (19.517%)  route 4.210ns (80.483%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     8.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.494    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 27.343    

Slack (MET) :             27.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.021ns (19.517%)  route 4.210ns (80.483%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     8.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.494    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 27.343    

Slack (MET) :             27.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.021ns (19.517%)  route 4.210ns (80.483%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     8.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.494    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 27.343    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.021ns (20.083%)  route 4.063ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.834     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.021ns (20.083%)  route 4.063ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.834     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.021ns (20.083%)  route 4.063ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.834     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.021ns (20.083%)  route 4.063ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.834     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.021ns (20.083%)  route 4.063ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.834     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.021ns (20.083%)  route 4.063ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     3.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.823     4.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.295     5.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.665     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.834     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 27.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.162%)  route 0.144ns (46.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDPE (Prop_fdpe_C_Q)         0.164     1.441 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.144     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X34Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.833     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X34Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.342     1.313    
    SLICE_X34Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.903%)  route 0.210ns (56.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDPE (Prop_fdpe_C_Q)         0.164     1.441 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.342     1.312    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.903%)  route 0.210ns (56.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDPE (Prop_fdpe_C_Q)         0.164     1.441 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.342     1.312    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X25Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X25Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.361     1.289    
    SLICE_X25Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.413    





