package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for ceilGovaluate kernel
var ceilGovaluate_code cu.Function

// Stores the arguments for ceilGovaluate kernel invocation
type ceilGovaluate_args_t struct {
	arg_value unsafe.Pointer
	arg_N     int
	argptr    [2]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for ceilGovaluate kernel invocation
var ceilGovaluate_args ceilGovaluate_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	ceilGovaluate_args.argptr[0] = unsafe.Pointer(&ceilGovaluate_args.arg_value)
	ceilGovaluate_args.argptr[1] = unsafe.Pointer(&ceilGovaluate_args.arg_N)
}

// Wrapper for ceilGovaluate CUDA kernel, asynchronous.
func k_ceilGovaluate_async(value unsafe.Pointer, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("ceilGovaluate")
	}

	ceilGovaluate_args.Lock()
	defer ceilGovaluate_args.Unlock()

	if ceilGovaluate_code == 0 {
		ceilGovaluate_code = fatbinLoad(ceilGovaluate_map, "ceilGovaluate")
	}

	ceilGovaluate_args.arg_value = value
	ceilGovaluate_args.arg_N = N

	args := ceilGovaluate_args.argptr[:]
	cu.LaunchKernel(ceilGovaluate_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("ceilGovaluate")
	}
}

// maps compute capability on PTX code for ceilGovaluate kernel.
var ceilGovaluate_map = map[int]string{0: "",
	50: ceilGovaluate_ptx_50,
	52: ceilGovaluate_ptx_52,
	53: ceilGovaluate_ptx_53,
	60: ceilGovaluate_ptx_60,
	61: ceilGovaluate_ptx_61,
	62: ceilGovaluate_ptx_62,
	70: ceilGovaluate_ptx_70,
	72: ceilGovaluate_ptx_72,
	75: ceilGovaluate_ptx_75,
	80: ceilGovaluate_ptx_80}

// ceilGovaluate PTX code for various compute capabilities.
const (
	ceilGovaluate_ptx_50 = `
.version 8.5
.target sm_50
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_52 = `
.version 8.5
.target sm_52
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_53 = `
.version 8.5
.target sm_53
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_60 = `
.version 8.5
.target sm_60
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_61 = `
.version 8.5
.target sm_61
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_62 = `
.version 8.5
.target sm_62
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_70 = `
.version 8.5
.target sm_70
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_72 = `
.version 8.5
.target sm_72
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_75 = `
.version 8.5
.target sm_75
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
	ceilGovaluate_ptx_80 = `
.version 8.5
.target sm_80
.address_size 64

	// .globl	ceilGovaluate

.visible .entry ceilGovaluate(
	.param .u64 ceilGovaluate_param_0,
	.param .u32 ceilGovaluate_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [ceilGovaluate_param_0];
	ld.param.u32 	%r2, [ceilGovaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	cvt.rpi.f32.f32 	%f2, %f1;
	st.global.f32 	[%rd4], %f2;

$L__BB0_2:
	ret;

}

`
)
