<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='171' type='bool'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='169'>/// There is a regmask operand indicating Reg is clobbered.
    /// \see MachineOperand::CreateRegMask().</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1399' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1450' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='325' u='w' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='357' u='r' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='366' u='r' c='_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE'/>
