// Seed: 4077418393
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  assign module_1.id_6 = 0;
endmodule : SymbolIdentifier
module module_1;
  assign id_1 = id_1 == 1;
  assign id_1 = 1;
  assign id_1 = 1'b0 == 1 & id_1;
  reg  id_2;
  wire id_3;
  reg id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  if (1) begin : LABEL_0
    always id_5 <= id_6;
  end
  always id_2 = id_9;
  wire id_11;
  id_12(
      !id_1
  );
  final id_9 <= id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_3,
      id_1,
      id_1,
      id_11
  );
endmodule
