//
//  SerialPeripheralInterface.swift
//  SwiftForArduino
//
//  Created by xander rasschaert & Paul Shelley on 25/04/2023.
//

/// SPIğŸ¤ğŸ¼â€“ Serial Peripheral Interface
///
/// 19.1 Features
/// â€¢ Full-duplex, Three-wire Synchronous Data Transfer â€¢ Master or Slave Operation
/// â€¢ LSB First or MSB First Data Transfer
/// â€¢ Seven Programmable Bit Rates
/// â€¢ End of Transmission Interrupt Flag
/// â€¢ Write Collision Flag Protection
/// â€¢ Wake-up from Idle Mode
/// â€¢ Double Speed (CK/2) Master SPI Mode
///
/// 19.2 Overview
/// The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega48A/PA/88A/PA/168A/PA/328/P and peripheral devices or between several AVR devices.
/// The USART can also be used in Master SPI mode, see â€œUSART in SPI Modeâ€ on page 205. The PRSPI bit in â€Minimizing Power Consumptionâ€ on page 51 must be written to zero to enable SPI module.
///
/// ```
///                                       SPI Block Diagram
///
///                                                                                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”
///                                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â–¶â”‚S      â”‚     â”Œâ”€â”€â”€â”€â”
///                                 â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”Œâ”€â”€â”‚M      â”œâ”€â”€â”€â”€â”€â”¤MISOâ”‚
///               XTAL              â”‚   â”‚     MSB                    LSB     â”‚ â””â”€â”¼â”€â–¶â”‚M      â”‚     â””â”€â”€â”€â”€â”˜
///                 â”‚               â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚  â”‚       â”‚     â”Œâ”€â”€â”€â”€â”
///                 â”‚               â””â”€â”€â”€â”¤    â”‚   8 BIT SHIFT REGISTER   â”‚â—€ â”€ â”¼ â”€ â—â”€â”€â”¤S      â”œâ”€â”€â”€â”€â”€â”¤MOSIâ”‚
///                 â–¼                   â”‚    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚      â”‚       â”‚     â””â”€â”€â”€â”€â”˜
///     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚    â”‚     READ DATA BUFFER     â”‚    â”‚      â”‚       â”‚
///     â”‚       DIVIDER        â”‚        â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚      â”‚  PIN  â”‚
///     â”‚ /2/4/8/16/32/64/128  â”‚        â”‚                                    â”‚      â”‚CONTROLâ”‚
///     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚ LOGIC â”‚
///           â”‚   â”‚  â”‚   â”‚                       â–²                  â–²               â”‚       â”‚
///           â–¼   â–¼  â–¼   â–¼                       â–¼                  â”‚ CLOCK         â”‚       â”‚
///        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” SPI CLOCK (MASTER) â”‚            â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”         â”‚       â”‚
///        â”‚                â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚           â”‚         â”‚       â”‚     â”Œâ”€â”€â”€â”€â”
///        â”‚     SELECT     â”‚                    â”‚            â”‚   CLOCK   â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”¤S      â”œâ”€â”€â”€â”€â”€â”¤SCK â”‚
///        â”‚                â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   LOGIC   â”‚         â”‚       â”‚     â””â”€â”€â”€â”€â”˜
///        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚M      â”‚     â”Œâ”€â”€â”€â”€â”
///          Sâ–²  Sâ–²  S â–²         â”‚  â”‚            â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚       â”œâ”€â”€â”€â”€â”€â”¤ SS â”‚
///          Pâ”‚  Pâ”‚  P â”‚         â”‚  â”‚            â”‚              â–²  â–²  â–²             â”‚       â”‚     â””â”€â”€â”€â”€â”˜
///          Iâ”‚  Râ”‚  R â”‚         â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
///          2â”‚  1â”‚  2 â”‚         â”‚  â”‚  â”‚         â”‚              â”‚  â”‚  â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”˜
///          Xâ”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”       Mâ–² Sâ–² Dâ–²
///     â”Œâ”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”  â”‚       Sâ”‚ Pâ”‚ Oâ”‚
///     â”‚                        â”‚  â”‚  â”‚         â”‚              â”‚  â”‚  â”‚  â”‚  â”‚       Tâ”‚ Eâ”‚ Râ”‚
///     â”‚                        â–¼  â”‚  â–¼  MSTR   â”‚              â”‚  â”‚  â”‚  â”‚  â”‚       Râ”‚  â”‚ Dâ”‚
///     â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”â—€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
///     â”‚  â”‚                            â”‚ SPE    â”‚              â”‚  â”‚  â”‚  â”‚  â”‚           â”‚  â”‚
///     â”‚  â”‚        SPI CONTROL         â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
///     â”‚  â”‚                            â”‚        â”‚        â”‚     â”‚  â”‚  â”‚  â”‚  â”‚              â”‚
///     â”‚  â””â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”˜â—€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
///     â”‚    â”‚  â”‚                â–²   â”‚           â”‚     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
///     â””â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—   â”‚           â”‚     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
///          â”‚  â”‚               Sâ”‚   â”‚           â”‚     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
///         Sâ”‚ Wâ”‚               Pâ”‚   â”‚           â”‚    Sâ”‚  â”‚ Dâ”‚ Mâ”‚ Câ”‚ Câ”‚ Sâ”‚ Sâ”‚
///         Pâ”‚ Câ”‚               Iâ”‚   â”‚           â”‚    Pâ”‚ Sâ”‚ Oâ”‚ Sâ”‚ Pâ”‚ Pâ”‚ Pâ”‚ Pâ”‚
///         Iâ”‚ Oâ”‚               2â”‚   â”‚          8/    Iâ”‚ Pâ”‚ Râ”‚ Tâ”‚ Oâ”‚ Hâ”‚ Râ”‚ Râ”‚
///         Fâ–¼ Lâ–¼   â”‚  â”‚  â”‚  â”‚  Xâ”‚   â”‚           â”‚    Eâ”‚ Eâ”‚ Dâ”‚ Râ”‚ Lâ”‚ Aâ”‚ 1â”‚ 0â”‚
///        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”€â”´â”€â” â”‚           â”‚   â”Œâ”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”
///        â”‚  SPI STATUS REGISTER  â”‚ â”‚           â”‚   â”‚ SPI CONTROL REGISTER  â”‚
///        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚           â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
///                    â”‚             â”‚     8     â”‚  8            â–²
///                    â””â”€â”€â”€â”€â”€â”€â”€â–¶â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€/â”€â”€â”€â”€â”¼â”€â”€â”€/â”€â”€â”€â”€â—€â”€â–¶â”€â”€â”€â”€â”˜
///                                  â”‚           â”‚
///                                  â”‚           â–²
///                                  â”‚           â”‚
///                                  â–¼           â–¼
///                            SPI INTERRUPT  INTERNAL
///                               REQUEST     DATA BUS
/// ```
public enum SPI {
    public enum ClockPolarity: UInt8 {
        case rising = 0  // Leading rising, trailing falling.
        case falling = 1 // Leading falling, trailing rising.
    }
    
    public enum ClockPhase: UInt8 {
        case sample = 0  // Leading sample, trailing setup.
        case setup = 1   // Leading setup, trailing sample.
    }
    
    public enum ClockRateSelect: UInt8 {
        case f4 = 0
        case f16 = 1
        case f64 = 2
        case f128 = 3
        case f2 = 4
        case f8 = 5
        case f32 = 6
        case f64_2 = 7
    }
}

public protocol SPIPort {
    // this will probably(?) always be UInt8, but is useful for preventing the protocol
    // from ever accidentally being used as an existential type
    associatedtype PortDataType: BinaryInteger
    
    static var controlRegister: UInt8 { get set }
    static var statusRegister: UInt8 { get set }
    static var dataRegister: PortDataType { get set } // TODO: Are there 16 bit SPI ports?
}

public typealias spi0 = SPI0

public struct SPI0: SPIPort {
    /// -------------------------------------
    /// SPI Control Register
    /// -------------------------------------
    
    @inlinable
    @inline(__always)
    public static var controlRegister: UInt8 { //SPCR
        get {
            return 0
//            return _volatileRegisterReadUInt8(0x4C)
        }
        set {
//            _rawPointerWrite(address:0x4C, value: newValue)
        }
    }
    
    /// SPI Interrupt Enable
    /// See ATMega328p Datasheet Section 19.5.1.
    /// SPIE is bit 7 on SPCR.
    ///
    /// This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if
    /// the Global Interrupt Enable bit in SREG is set.
    @inlinable
    @inline(__always)
    public static var interruptEnable: Bool { //SPIE
        get {
            return !((controlRegister & 0b10000000) == 0)
        }
        set {
            controlRegister = (controlRegister & ~0b10000000) | (((newValue == true) ? 1 : 0) << 7 & 0b10000000)
        }
    }
    
    /// SPI  Enable
    /// See ATMega328p Datasheet Section 19.5.1.
    /// SPE is bit 6 on SPCR.
    ///
    /// When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.
    @inlinable
    @inline(__always)
    public static var enable: Bool { //SPE
        get {
            return !((controlRegister & 0b01000000) == 0)
        }
        set {
            controlRegister = (controlRegister & ~0b01000000) | (((newValue == true) ? 1 : 0) << 6 & 0b01000000)
        }
    }
    
    /// SPI  DataOrder
    /// See ATMega328p Datasheet Section 19.5.1.
    /// DORD is bit 5 on SPCR.
    ///
    /// When the DORD bit is written to one, the LSB of the data word is transmitted first.
    /// When the DORD bit is written to zero, the MSB of the data word is transmitted first.
    @inlinable
    @inline(__always)
    public static var dataOrder: Bool { // DORD
        get {
            return !((controlRegister & 0b00100000) == 0)
        }
        set {
            controlRegister = (controlRegister & ~0b00100000) | (((newValue == true) ? 1 : 0) << 5 & 0b00100000)
        }
    }
    
    /// SPI  DataOrder
    /// See ATMega328p Datasheet Section 19.5.1.
    /// MSTR is bit 4 on SPCR.
    ///
    /// This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero.
    /// If SS is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR
    /// will become set. The user will then have to set MSTR to re-enable SPI Master mode.
    @inlinable
    @inline(__always)
    public static var masterSlaveSelect: Bool { // MSTR
        get {
            return !((controlRegister & 0b00010000) == 0)
        }
        set {
            controlRegister = (controlRegister & ~0b00010000) | (((newValue == true) ? 1 : 0) << 4 & 0b00010000)
        }
    }
    
    /// Clock Polarity
    /// See ATMega328p Datasheet Section 19.5.1.
    /// CPOL is bit 3 on SPCR
    ///
    /// When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low when idle.
    /// Refer to Figure 19-3 and Figure 19-4 for an example. The CPOL functionality is summarized below:
    ///
    /// ```
    ///| CPOL  | Leading Edge | Trailing Edge |
    ///|-------|--------------|---------------|
    ///| 0     | Rising       | Falling       |
    ///| 1     | Falling      | Rising        |
    /// ```
    @inlinable
    @inline(__always)
    public static var clockPolarity: SPI.ClockPolarity { // CPOL
        get {
            let mode = (controlRegister & 0b00001000) >> 3
            return SPI.ClockPolarity.init(rawValue: mode) ?? .rising
        }
        set {
            controlRegister = (controlRegister & ~0b00001000) | ((newValue.rawValue << 3) & 0b00001000)
        }
    }

    /// Clock Phase
    /// See ATMega328p Datasheet Section 19.5.1.
    /// CPHA is bit 2 on SPCR
    ///
    /// The settings of the Clock Phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last)
    /// edge of SCK. Refer to Figure 19-3 and Figure 19-4 for an example. The CPOL functionality is summarized below:
    ///
    /// ```
    ///| CPHA  | Leading Edge | Trailing Edge |
    ///|-------|--------------|---------------|
    ///| 0     | Sample       | Setup         |
    ///| 1     | Setup        | Sample        |
    /// ```
    @inlinable
    @inline(__always)
    public static var clockPhase: SPI.ClockPhase { // CPHA
        get {
            let mode = (controlRegister & 0b00000100) >> 2
            return SPI.ClockPhase.init(rawValue: mode) ?? .sample
        }
        set {
            controlRegister = (controlRegister & ~0b00000100) | ((newValue.rawValue << 2) & 0b00000100)
        }
    }
    
    /// SPI Clock Rate Select 1 and 0
    /// See ATMega328p Datasheet Section 24.9.2.
    /// SPR1, SPR0 are bits 1 and 0 on SPCR and SPI2X is bit 0 on SPSR
    ///
    /// These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship between
    /// SCK and the Oscillator Clock frequency f_osc is shown in the following table:
    ///
    /// ```
    ///| SPI2X | SPR1  | SPR0  | SCK Frequency       |
    ///|-------|-------|-------|---------------------|
    ///| 0     | 0     | 0     | f_osc/4             |
    ///| 0     | 0     | 1     | f_osc/16            |
    ///| 0     | 1     | 0     | f_osc/64            |
    ///| 0     | 1     | 1     | f_osc/128           |
    ///| 1     | 0     | 0     | f_osc/2             |
    ///| 1     | 0     | 1     | f_osc/8             |
    ///| 1     | 1     | 0     | f_osc/32            |
    ///| 1     | 1     | 1     | f_osc/64            |
    /// ```
    @inlinable
    @inline(__always)
    public static var clockRateSelect: SPI.ClockRateSelect { // SPI2X, SPR[1:0]
        get {
            let mode = (controlRegister & 0b00000011) | ((statusRegister & 0b00000001) << 2)
            
            return SPI.ClockRateSelect.init(rawValue: mode) ?? .f4
        }
        set {
            controlRegister = (controlRegister & ~0b00000011) | ((newValue.rawValue) & 0b00000011)
            statusRegister = (statusRegister & ~0b00000001) | ((newValue.rawValue & 0b00000100) >> 2)
        }
    }
    
    /// -------------------------------------
    /// SPI Status Register
    /// -------------------------------------
    
    
    @inlinable
    @inline(__always)
    public static var statusRegister: UInt8 { //SPSR
        get {
            return 0
//            return _volatileRegisterReadUInt8(0x4D)
        }
        set {
//            _rawPointerWrite(address:0x4D, value: newValue)
        }
    }
    
    
    
    /// Interrupt Flag
    /// See ATMega328p Datasheet Section 19.5.2.
    /// SPIF is bit 7 on SPSR.
    ///
    /// When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if SPIE in SPCR is set and global interrupts are enabled.
    /// If SS is an input and is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by hardware when executing
    /// the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set,
    /// then accessing the SPI Data Register (SPDR).
    @inlinable
    @inline(__always)
    public static var interruptFlag: Bool { // SPIF
        get {
            return !((statusRegister & 0b10000000) == 0)
        }
        set {
            statusRegister = (statusRegister & ~0b10000000) | (((newValue == true) ? 1 : 0) << 7 & 0b10000000)
        }
    }
    
    
    /// Write COLlision Flag
    /// See ATMega328p Datasheet Section 19.5.2.
    /// WCOL is bit 6 on SPSR.
    ///
    /// The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared
    /// by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.
    @inlinable
    @inline(__always)
    public static var writeCollisionFlag: Bool { // WCOL
        get {
            return !((statusRegister & 0b01000000) == 0)
        }
        set {
            statusRegister = (statusRegister & ~0b01000000) | (((newValue == true) ? 1 : 0) << 6 & 0b01000000)
        }
    }
    
    
    /// Double SPI Speed Bit
    /// See ATMega328p Datasheet Section 19.5.2.
    /// SPI2X is bit 0 on SPSR.
    ///
    /// When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 19-5).
    /// This means that the minimum SCK period will be two CPU clock periods. When the SPI is configured as Slave,
    /// the SPI is only ensured to work at fosc/4 or lower.
    /// The SPI interface on the ATmega48A/PA/88A/PA/168A/PA/328/P is also used for program memory and EEPROM downloading or uploading.
    /// See page 303 for serial programming and verification.
    
    @inlinable
    @inline(__always)
    public static var doubleSPISpeedBit: Bool { //SPI2X
        get {
            return !((statusRegister & 0b00000001) == 0)
        }
        set {
            statusRegister = (statusRegister & ~0b00000001) | (((newValue == true) ? 1 : 0) & 0b00000001)
        }
    }
    
    /// -------------------------------------
    /// SPI Data Register
    /// -------------------------------------
    
    
    @inlinable
    @inline(__always)
    public static var dataRegister: UInt8 { //SPDR
        get {
            return 0
//            return _volatileRegisterReadUInt8(0x4E)
        }
        set {
//            _rawPointerWrite(address:0x4E, value: newValue)
        }
    }
    
    @inlinable
    @inline(__always)
    /// The lowest level of writing out data to hardware SPI.
    /// - Parameter byte: A single bite of data to be sent.
    public static func write(_ byte: PortDataType) { // -> PortDataType {
        // Save data to SPDR
        dataRegister = byte
        noOpperation() // Not needed but as per notes in the Arduino Library is added. // This is also not inlining as I would expect in the asm.
        while !interruptFlag { } // Needed even with out using interrupts to send more than one byte.
    //    return dataRegister // How do we get data from the slave? This is not needed but might be useful.
    }
    
//    @inlinable
//    @inline(__always)
//    public static func write(_ data: StaticString) { // TODO: Figure out why this is not working in the `extension SPIPort where PortDataType == UInt8` // Not sure we can actually write char, only UInt
//        for character in data {
//            write(character)
//        }
//    }
//    
//    @inlinable
//    @inline(__always)
//    public static func write(_ data: Data) { // TODO: Figure out why this is not working in the `extension SPIPort where PortDataType == UInt8` // Not sure we can actually write char, only UInt
//        for byte in data {
//            write(byte)
//        }
//    }
    
    @inlinable
    @inline(__always)
    public static func setup() { // TODO: Make a way to create an object that represents a SPI Slave, then the send commands will be preformed on this object. This is important as diffreent SPI devices on the same bus might need different setting as well as they will always have different Slave Select pins.
        // Set ss to Output // TODO: What is a good way to have the SS pin passed in? 
        GPIO.pb2.setDataDirection(.output)
        // Save SREG state // AVR Status Register // Is this really needed?
        let savedStatus = cpuCore.statusRegister
        // Turn off interrupts // Is this really needed for my example as I am not using interrupts
        cpuCore.globalInterruptEnable = false
        // Set SS to High
        GPIO.pb2.setValue(.high)
        // Set SS to Output // Redundent if the first is in place.
        //GPIO.pb2.setDataDirection(.output) // This is not required.

        // Set MSTR on SPCR // Master/Slave Select on the SPI Control Register
        masterSlaveSelect = true // TODO: Change API Style for better clarity?
        // Set SPE on SPCR
        enable = true

        // Set as master and enable at the same time.
        //SPI0.controlRegister = 80 // 0b01010000 // Note: These CAN be set individually.

            // Set direction register for SCK and MOSI pin.
            // MISO pin automatically overrides to INPUT.
            // By doing this AFTER enabling SPI, we avoid accidentally
            // clocking in a single bit since the lines go directly
            // from "input" to SPI control.
            // http://code.google.com/p/arduino/issues/detail?id=888
        // Set SCK to Output
        GPIO.pb5.setDataDirection(.output) // SCK
        // Set MOSI to Output
        GPIO.pb3.setDataDirection(.output) // MOSI

        // Set SCK and MOSI to Output at the same time. // Note: These CAN be set individually.
        //GPIO.PORTB.dataDirection = 44 // 0b00101100


        // Restore state of SREG // Going to try skipping for now, see above.
        cpuCore.statusRegister = savedStatus
        // Finished the "Begin" Function
    }
}

// TODO: The start of an idea to have a Slave object that contains all of the information needed to setup SPI for that particular device.
// These objects will be saved and managed by the end application but will wrap up all the basic functions needed in a simple object with default settings.
// Any setting should be able to be over written.
// There should be a way to include custom encoding and decoding of data to and from the slave device.
// Should this SPI Slave be egnostic to weather it's a slave or master? Could you have a situation where you are both the slave to one master but then have slaves of your own on the same bus? Or maybe a device can run simultaniously in both modes so that it can push and pull and not only send data when asked? 
//public protocol SPISlave {
//    var port: SPIPort { get set }
//    func send() { }
//}



extension SPIPort where PortDataType == UInt8 {

    
//    void SPI_MasterInit(void) { // Master Receive?
//    }
//    /* Set MOSI and SCK output, all others input */
//    DDR_SPI = (1<<DD_MOSI)|(1<<DD_SCK);
//    /* Enable SPI, Master, set clock rate fck/16 */
//    SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
//

    

//    @inlinable
//    @inline(__always)
//    public static func write(_ int: Int) {
//        var i = int
//        if i < 0 {
//            write("-")
//            i.negate()
//        }
//
//        let next = i / 10
//
//        if next > 0 {
//            write(next)
//        } else {
//            write(UInt8(i % 10) + 48)
//        }
//    }
}
