# Day-19-Register-Based-LOAD-STORE-RISC-CPU

Fully functional register-based RISC core

Realistic memory interaction model

Strong foundation for pipelined RISC processor
