#
# This file is part of LitePCIe.
#
# Copyright (c) 2020 Florent Kermarrec <florent@enjoy-digital.fr>
# Copyright (c) 2020 Antmicro <www.antmicro.com>
# SPDX-License-Identifier: BSD-2-Clause

{
    # PHY ----------------------------------------------------------------------
    "phy":                 "USP19PPCIEPHY", # Type of PCIe PHY
    "phy_device":          "xcvu",          # Type of Device
    "phy_speed":           "gen3",          # PCIe speed
    "phy_lanes":           8,               # Number of lanes
    "phy_pcie_data_width": 256,             # PCIe data_width
    "phy_data_width":      256,             # Bus data_width
    "phy_bar0_size":       0x40000,         # BAR0 size

    # Clocking -----------------------------------------------------------------
    "clk_freq":     150e6,                  # User Clk Freq (AXI MMAP/DMA)
    "clk_external": True,                   # Use external User provided Clk

    # MMAP Master --------------------------------------------------------------
    "mmap":      True,
    "mmap_base": 0x00020000,
    "mmap_size": 0x00020000,

    # MMAP Slave ---------------------------------------------------------------
    "mmap_slave": True,

    # DMA channels -------------------------------------------------------------
    "dma_channels":     2,                  # Number of DMA channels
    "dma_buffering":    1024,               # Buffering for each channel (in bytes)
    "dma_loopback":     True,               # Enable DMA loopback capability
    "dma_synchronizer": False,              # Enable DMA synchronizer capability
    "dma_monitor":      False,              # Enable DMA monitoring capability

    # MSI IRQs -----------------------------------------------------------------
    "msi_irqs": 16,                         # Number or MSI IRQs
}
