{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@433:443@HdlStmAssign", "  end\n\n  // If there is enough data and the AXI interface is ready, we can start to read\n  // out data from the memory\n\n  assign axi_mem_eot_s = axi_last_transaction_d & ~axi_last_transaction;\n  assign axi_mem_rvalid_s =  axi_mem_read_en & axi_wready_s;\n  assign axi_mem_last_s = (axi_wvalid_counter == axi_awlen) ? axi_mem_rvalid_s : 1'b0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@434:444", "\n  // If there is enough data and the AXI interface is ready, we can start to read\n  // out data from the memory\n\n  assign axi_mem_eot_s = axi_last_transaction_d & ~axi_last_transaction;\n  assign axi_mem_rvalid_s =  axi_mem_read_en & axi_wready_s;\n  assign axi_mem_last_s = (axi_wvalid_counter == axi_awlen) ? axi_mem_rvalid_s : 1'b0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_mem_rvalid <= 1'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@435:445", "  // If there is enough data and the AXI interface is ready, we can start to read\n  // out data from the memory\n\n  assign axi_mem_eot_s = axi_last_transaction_d & ~axi_last_transaction;\n  assign axi_mem_rvalid_s =  axi_mem_read_en & axi_wready_s;\n  assign axi_mem_last_s = (axi_wvalid_counter == axi_awlen) ? axi_mem_rvalid_s : 1'b0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_mem_rvalid <= 1'b0;\n      axi_mem_rvalid_d <= 1'b0;\n"]], "Diff Content": {"Delete": [[438, "  assign axi_mem_eot_s = axi_last_transaction_d & ~axi_last_transaction;\n"]], "Add": []}}