Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 22:39:41 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 55) to (Rev. 57)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 22:37:51 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 55)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 22:22:14 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 55)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 21:29:25 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 54) to (Rev. 55)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 21:08:55 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 54)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 20:30:41 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_VGA_Slave_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_VGA_Slave_0_0 (xilinx.com:user:AXI_VGA_Slave:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 19:57:35 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_VGA_Slave_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_VGA_Slave_0_0 (xilinx.com:user:AXI_VGA_Slave:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 19:45:12 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 53) to (Rev. 54)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 19:45:12 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_VGA_Slave_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_VGA_Slave_0_0 (xilinx.com:user:AXI_VGA_Slave:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 06:01:59 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 53)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 05:29:34 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 52) to (Rev. 53)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 05:21:41 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 52)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 04:46:48 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 50) to (Rev. 52)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 04:37:37 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 50)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 04:27:14 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 49) to (Rev. 50)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 04:14:05 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 49)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 03:42:14 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 48) to (Rev. 49)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 03:13:21 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 48)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 02:54:48 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 43) to (Rev. 48)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 02:44:43 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 43)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 02:20:22 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 43)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 01:41:41 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 43)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 01:22:16 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 43)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 01:11:05 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 43)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 00:59:58 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 38) to (Rev. 43)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 00:52:34 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 38)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 00:27:03 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 38)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 11 23:51:15 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 38)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 11 23:05:26 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 38)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 11 20:43:46 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 38)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 11 16:46:40 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 36) to (Rev. 38)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 00:21:26 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 23:36:16 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 23:03:29 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 22:31:01 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 22:07:19 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 21:47:56 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 20:58:09 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 20:43:25 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 28) to (Rev. 29)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 20:34:43 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 27) to (Rev. 28)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 20:18:50 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 19:36:05 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 24) to (Rev. 26)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 03:42:18 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 03:31:17 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 03:14:52 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 02:51:16 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 02:01:07 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 01:37:49 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 01:13:18 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 00:54:54 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 00:45:05 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 00:18:52 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 11) to (Rev. 15)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 22:58:12 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 22:20:44 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 22:17:58 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 21:03:57 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 5) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  3 14:43:47 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_text_display_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_text_display_master_0_0 (xilinx.com:user:text_display_master:1.0) from (Rev. 1) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_text_display_master_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axi_error'

-Upgrade has removed port 'm00_axi_init_axi_txn'

-Upgrade has removed port 'm00_axi_txn_done'

-Upgrade has added port 'IRQ_I'


3. Customization warnings
-------------------------

Parameter 'C_M00_AXI_START_DATA_VALUE' is no longer present on the upgraded IP 'design_1_text_display_master_0_0', and cannot be set to '0xAA000000'

Parameter 'C_M00_AXI_TARGET_SLAVE_BASE_ADDR' is no longer present on the upgraded IP 'design_1_text_display_master_0_0', and cannot be set to '0x40000000'

Parameter 'C_M00_AXI_TRANSACTIONS_NUM' is no longer present on the upgraded IP 'design_1_text_display_master_0_0', and cannot be set to '4'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:text_display_master:1.0 -user_name design_1_text_display_master_0_0
set_property -dict "\
  CONFIG.C_M00_AXI_ADDR_WIDTH {32} \
  CONFIG.C_M00_AXI_DATA_WIDTH {32} \
  CONFIG.Component_Name {design_1_text_display_master_0_0} \
  CONFIG.M00_AXI.ADDR_WIDTH {32} \
  CONFIG.M00_AXI.ARUSER_WIDTH {0} \
  CONFIG.M00_AXI.AWUSER_WIDTH {0} \
  CONFIG.M00_AXI.BUSER_WIDTH {0} \
  CONFIG.M00_AXI.CLK_DOMAIN {} \
  CONFIG.M00_AXI.DATA_WIDTH {32} \
  CONFIG.M00_AXI.FREQ_HZ {100000000} \
  CONFIG.M00_AXI.HAS_BRESP {1} \
  CONFIG.M00_AXI.HAS_BURST {0} \
  CONFIG.M00_AXI.HAS_CACHE {0} \
  CONFIG.M00_AXI.HAS_LOCK {0} \
  CONFIG.M00_AXI.HAS_PROT {1} \
  CONFIG.M00_AXI.HAS_QOS {0} \
  CONFIG.M00_AXI.HAS_REGION {0} \
  CONFIG.M00_AXI.HAS_RRESP {1} \
  CONFIG.M00_AXI.HAS_WSTRB {1} \
  CONFIG.M00_AXI.ID_WIDTH {0} \
  CONFIG.M00_AXI.INSERT_VIP {0} \
  CONFIG.M00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.M00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.M00_AXI.NUM_READ_THREADS {1} \
  CONFIG.M00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M00_AXI.PHASE {0.000} \
  CONFIG.M00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.M00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M00_AXI.RUSER_WIDTH {0} \
  CONFIG.M00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M00_AXI.WUSER_WIDTH {0} \
  CONFIG.M00_AXI_CLK.ASSOCIATED_BUSIF {M00_AXI} \
  CONFIG.M00_AXI_CLK.ASSOCIATED_RESET {m00_axi_aresetn} \
  CONFIG.M00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXI_CLK.PHASE {0.000} \
  CONFIG.M00_AXI_RST.INSERT_VIP {0} \
  CONFIG.M00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_text_display_master_0_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  3 14:43:47 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_VGA_Slave_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_VGA_Slave_0_0 (xilinx.com:user:AXI_VGA_Slave:1.0) from (Rev. 3) to (Rev. 4)

