git clone --depth 1 --no-tags https://github.com/nikhilbalwani/MIPS-Processor-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/169998579
git clone --depth 1 --no-tags https://github.com/TwTravel/Altera-DE2-DigitalPiano.git f:/verilog_sva_gh_scraper/data/full_repos/168758571
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-S01-front-end.git f:/verilog_sva_gh_scraper/data/full_repos/167555831
git clone --depth 1 --no-tags https://github.com/developfpga/teng_phy_xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/167188543
git clone --depth 1 --no-tags https://github.com/scarv/xdivinsa.git f:/verilog_sva_gh_scraper/data/full_repos/172054326
git clone --depth 1 --no-tags https://github.com/PhillipIwanow/4Bit-verilog-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/167458554
git clone --depth 1 --no-tags https://github.com/RogerQi/FPGA_Pong.git f:/verilog_sva_gh_scraper/data/full_repos/168456532
git clone --depth 1 --no-tags https://github.com/mertKelkit/Digital-Logic-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/171271756
git clone --depth 1 --no-tags https://github.com/AkshaY2039/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/169680585
git clone --depth 1 --no-tags https://github.com/EterniaLogic/EterniaVerilogLib.git f:/verilog_sva_gh_scraper/data/full_repos/170402453
git clone --depth 1 --no-tags https://github.com/alihmedatDV/AXIAMBA.git f:/verilog_sva_gh_scraper/data/full_repos/167138499
git clone --depth 1 --no-tags https://github.com/zzemu-cn/LASER310_FPGA_BASE.git f:/verilog_sva_gh_scraper/data/full_repos/168453867
git clone --depth 1 --no-tags https://github.com/davidhalladay/IC-design.git f:/verilog_sva_gh_scraper/data/full_repos/169839280
git clone --depth 1 --no-tags https://github.com/ththanhbui/P4-NetFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/171543003
git clone --depth 1 --no-tags https://github.com/cornell-brg/bsg_manycore.git f:/verilog_sva_gh_scraper/data/full_repos/171400664
git clone --depth 1 --no-tags https://github.com/aabuyazid/Fitbit-EE460M-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/172577168
git clone --depth 1 --no-tags https://github.com/dhruvpatelgeek/RISC-Procressor.git f:/verilog_sva_gh_scraper/data/full_repos/168569848
git clone --depth 1 --no-tags https://github.com/secworks/robber_language.git f:/verilog_sva_gh_scraper/data/full_repos/168835668
git clone --depth 1 --no-tags https://github.com/YUHANMA2019/Design-of-a-Multiprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/169495889
git clone --depth 1 --no-tags https://github.com/sfox14/template_sv.git f:/verilog_sva_gh_scraper/data/full_repos/169381061
git clone --depth 1 --no-tags https://github.com/bernardgonzales/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/167111778
git clone --depth 1 --no-tags https://github.com/umich-cadre/sv2v.git f:/verilog_sva_gh_scraper/data/full_repos/171379792
git clone --depth 1 --no-tags https://github.com/mysoreanoop/chisel_axi.git f:/verilog_sva_gh_scraper/data/full_repos/168655477
git clone --depth 1 --no-tags https://github.com/Nurymka/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/167290699
git clone --depth 1 --no-tags https://github.com/diwu1990/approximate_computing.git f:/verilog_sva_gh_scraper/data/full_repos/172475599
git clone --depth 1 --no-tags https://github.com/dancek/fpga-learning.git f:/verilog_sva_gh_scraper/data/full_repos/167576678
git clone --depth 1 --no-tags https://github.com/RajParikh16/-FIFO-Memory-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/167660041
git clone --depth 1 --no-tags https://github.com/redfast00/RCPU_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/168043721
git clone --depth 1 --no-tags https://github.com/Anirudh-Iruvanti/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/169784652
git clone --depth 1 --no-tags https://github.com/igrpgroup92019/FPGA-Servo-Control.git f:/verilog_sva_gh_scraper/data/full_repos/168024898
git clone --depth 1 --no-tags https://github.com/hoseok-lee/verilog-battleship.git f:/verilog_sva_gh_scraper/data/full_repos/170044063
git clone --depth 1 --no-tags https://github.com/bou4/fpga-dsp.git f:/verilog_sva_gh_scraper/data/full_repos/168189509
git clone --depth 1 --no-tags https://github.com/SokolovRV/fpga_serial.git f:/verilog_sva_gh_scraper/data/full_repos/170086548
git clone --depth 1 --no-tags https://github.com/momohtj/nvdla-hw.git f:/verilog_sva_gh_scraper/data/full_repos/172409710
git clone --depth 1 --no-tags https://github.com/roo16kie/CIC2017_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/167313086
git clone --depth 1 --no-tags https://github.com/mjafri118/cs141.git f:/verilog_sva_gh_scraper/data/full_repos/169095273
git clone --depth 1 --no-tags https://github.com/alarrazolo/Seven_Segment_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/169170291
git clone --depth 1 --no-tags https://github.com/clbx/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/169930446
git clone --depth 1 --no-tags https://github.com/roachadam/Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/169903930
git clone --depth 1 --no-tags https://github.com/HectorMontillo/Procesador-ARMv8-Segmentado.git f:/verilog_sva_gh_scraper/data/full_repos/168787290
git clone --depth 1 --no-tags https://github.com/Verdvana/Sort_Paralell.git f:/verilog_sva_gh_scraper/data/full_repos/168841465
git clone --depth 1 --no-tags https://github.com/gtu-homeworks-and-projects/CSE-331-Computer-Organizations-2018-Fall.git f:/verilog_sva_gh_scraper/data/full_repos/169273023
git clone --depth 1 --no-tags https://github.com/remusbompa/Multi-Port-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/170761578
git clone --depth 1 --no-tags https://github.com/deepak1824/FPGA_Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/171164594
git clone --depth 1 --no-tags https://github.com/khobatha/miaes.git f:/verilog_sva_gh_scraper/data/full_repos/167232876
git clone --depth 1 --no-tags https://github.com/rishikrish02/8-Bit-microcontroller-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/169487115
git clone --depth 1 --no-tags https://github.com/akshayd2998/DINO-GAME.git f:/verilog_sva_gh_scraper/data/full_repos/172729227
git clone --depth 1 --no-tags https://github.com/bendl/vmicro16.git f:/verilog_sva_gh_scraper/data/full_repos/170731945
git clone --depth 1 --no-tags https://github.com/JakeMullett/turbo_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/171507262
git clone --depth 1 --no-tags https://github.com/smdsbz/yarimasune-mipscpu.git f:/verilog_sva_gh_scraper/data/full_repos/171237832
git clone --depth 1 --no-tags https://github.com/yasirfaizahmed/Verilog-repository.git f:/verilog_sva_gh_scraper/data/full_repos/169973225
git clone --depth 1 --no-tags https://github.com/karginbilgehan/MIPS32_Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/170996347
git clone --depth 1 --no-tags https://github.com/hjain28/Cache_System.git f:/verilog_sva_gh_scraper/data/full_repos/168052989
git clone --depth 1 --no-tags https://github.com/trash4299/Carry-Look-ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/169103494
git clone --depth 1 --no-tags https://github.com/scvott/FPGA_elevator.git f:/verilog_sva_gh_scraper/data/full_repos/168355971
git clone --depth 1 --no-tags https://github.com/ilbersh/bilinear.git f:/verilog_sva_gh_scraper/data/full_repos/169097801
git clone --depth 1 --no-tags https://github.com/prajnag/Verilog-Prefix-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/170359985
git clone --depth 1 --no-tags https://github.com/zxgao2/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/168305905
git clone --depth 1 --no-tags https://github.com/Atlas213/Component-Code.git f:/verilog_sva_gh_scraper/data/full_repos/169651259
git clone --depth 1 --no-tags https://github.com/Cyllow/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/171994514
git clone --depth 1 --no-tags https://github.com/marcellodash/NeoGeoFPGA-Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/169738435
git clone --depth 1 --no-tags https://github.com/RajParikh16/FSM-based-Traffic-Light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/167661644
git clone --depth 1 --no-tags https://github.com/anujsaxena28/32bit-Pipelined-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/168449831
git clone --depth 1 --no-tags https://github.com/trash4299/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/169106585
git clone --depth 1 --no-tags https://github.com/vkolhekar/optical-communication-framework.git f:/verilog_sva_gh_scraper/data/full_repos/169062364
git clone --depth 1 --no-tags https://github.com/vsilchuk/Binary_angle_modulation.git f:/verilog_sva_gh_scraper/data/full_repos/168981958
git clone --depth 1 --no-tags https://github.com/anthonyneedles/FPGA-Sprite-Graphics-VGA-Video-Game.git f:/verilog_sva_gh_scraper/data/full_repos/167409654
git clone --depth 1 --no-tags https://github.com/Bhanditz/Spread-Spectrum-Correlator.git f:/verilog_sva_gh_scraper/data/full_repos/168069956
git clone --depth 1 --no-tags https://github.com/vachanukb04/16-Bit_CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/169801665
git clone --depth 1 --no-tags https://github.com/RajParikh16/-Design-of-Vending-Machine-using-Verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/167771318
git clone --depth 1 --no-tags https://github.com/nikhilbalwani/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/169993165
git clone --depth 1 --no-tags https://github.com/lowkin18/spectrum_oscilloscope_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/170248153
git clone --depth 1 --no-tags https://github.com/asheagren/Comp-Arch-Org-Project.git f:/verilog_sva_gh_scraper/data/full_repos/171396413
git clone --depth 1 --no-tags https://github.com/elf2flash/space_wire.git f:/verilog_sva_gh_scraper/data/full_repos/167529298
git clone --depth 1 --no-tags https://github.com/RajParikh16/Uart-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/167663462
git clone --depth 1 --no-tags https://github.com/adityasangawar2007/256-Point-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/167775715
git clone --depth 1 --no-tags https://github.com/trash4299/Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/169101512
git clone --depth 1 --no-tags https://github.com/s311354/Verilog_Mode.git f:/verilog_sva_gh_scraper/data/full_repos/172412435
git clone --depth 1 --no-tags https://github.com/Akatsukis/HUST-Computer-Architecture-Design.git f:/verilog_sva_gh_scraper/data/full_repos/172746602
git clone --depth 1 --no-tags https://github.com/caverar/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/170427782
git clone --depth 1 --no-tags https://github.com/vj-sananda/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/167432294
git clone --depth 1 --no-tags https://github.com/mustafapasli/MipsSingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/168978669
git clone --depth 1 --no-tags https://github.com/deepak1824/FPGA_VendingMAchine.git f:/verilog_sva_gh_scraper/data/full_repos/171164338
git clone --depth 1 --no-tags https://github.com/simmubhangu/vlsi_design.git f:/verilog_sva_gh_scraper/data/full_repos/170461080
git clone --depth 1 --no-tags https://github.com/deepak1824/Automated_Parking_Ticket_Generator_IoT.git f:/verilog_sva_gh_scraper/data/full_repos/171164795
git clone --depth 1 --no-tags https://github.com/RodSernaPerez/verilog-utils.git f:/verilog_sva_gh_scraper/data/full_repos/168715858
git clone --depth 1 --no-tags https://github.com/cetola/ECE581-Final.git f:/verilog_sva_gh_scraper/data/full_repos/171569608
git clone --depth 1 --no-tags https://github.com/travisaubrey76/FPGA-VGA-Image-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/170770311
git clone --depth 1 --no-tags https://github.com/omar907/UART-Project.git f:/verilog_sva_gh_scraper/data/full_repos/170122951
git clone --depth 1 --no-tags https://github.com/zzemu-cn/Z80_TB.git f:/verilog_sva_gh_scraper/data/full_repos/169848838
git clone --depth 1 --no-tags https://github.com/kkasra12/mano_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/167892748
git clone --depth 1 --no-tags https://github.com/weikleda/cs456lab2.git f:/verilog_sva_gh_scraper/data/full_repos/170749391
git clone --depth 1 --no-tags https://github.com/saurabhlabde29/Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/168805812
git clone --depth 1 --no-tags https://github.com/trash4299/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/169104596
git clone --depth 1 --no-tags https://github.com/donegaci/Digital_Systems_Design.git f:/verilog_sva_gh_scraper/data/full_repos/170339562
git clone --depth 1 --no-tags https://github.com/daybyter/zpura.git f:/verilog_sva_gh_scraper/data/full_repos/170606366
git clone --depth 1 --no-tags https://github.com/emersonsl/microarchitecture3.git f:/verilog_sva_gh_scraper/data/full_repos/169967783
git clone --depth 1 --no-tags https://github.com/lzambella/Verilog_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/167839182
git clone --depth 1 --no-tags https://github.com/trash4299/Pipelined-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/169107782
git clone --depth 1 --no-tags https://github.com/vijaykumarshankar/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/169362341
