# Generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, g++ 11.5.0 -fPIC -O3)

.model picorv32
.inputs clk resetn mem_ready mem_rdata[0] mem_rdata[1] mem_rdata[2] mem_rdata[3] mem_rdata[4] mem_rdata[5] mem_rdata[6] mem_rdata[7] mem_rdata[8] mem_rdata[9] mem_rdata[10] mem_rdata[11] mem_rdata[12] mem_rdata[13] mem_rdata[14] mem_rdata[15] mem_rdata[16] mem_rdata[17] mem_rdata[18] mem_rdata[19] mem_rdata[20] mem_rdata[21] mem_rdata[22] mem_rdata[23] mem_rdata[24] mem_rdata[25] mem_rdata[26] mem_rdata[27] mem_rdata[28] mem_rdata[29] mem_rdata[30] mem_rdata[31] pcpi_wr pcpi_rd[0] pcpi_rd[1] pcpi_rd[2] pcpi_rd[3] pcpi_rd[4] pcpi_rd[5] pcpi_rd[6] pcpi_rd[7] pcpi_rd[8] pcpi_rd[9] pcpi_rd[10] pcpi_rd[11] pcpi_rd[12] pcpi_rd[13] pcpi_rd[14] pcpi_rd[15] pcpi_rd[16] pcpi_rd[17] pcpi_rd[18] pcpi_rd[19] pcpi_rd[20] pcpi_rd[21] pcpi_rd[22] pcpi_rd[23] pcpi_rd[24] pcpi_rd[25] pcpi_rd[26] pcpi_rd[27] pcpi_rd[28] pcpi_rd[29] pcpi_rd[30] pcpi_rd[31] pcpi_wait pcpi_ready irq[0] irq[1] irq[2] irq[3] irq[4] irq[5] irq[6] irq[7] irq[8] irq[9] irq[10] irq[11] irq[12] irq[13] irq[14] irq[15] irq[16] irq[17] irq[18] irq[19] irq[20] irq[21] irq[22] irq[23] irq[24] irq[25] irq[26] irq[27] irq[28] irq[29] irq[30] irq[31]
.outputs trap mem_valid mem_instr mem_addr[0] mem_addr[1] mem_addr[2] mem_addr[3] mem_addr[4] mem_addr[5] mem_addr[6] mem_addr[7] mem_addr[8] mem_addr[9] mem_addr[10] mem_addr[11] mem_addr[12] mem_addr[13] mem_addr[14] mem_addr[15] mem_addr[16] mem_addr[17] mem_addr[18] mem_addr[19] mem_addr[20] mem_addr[21] mem_addr[22] mem_addr[23] mem_addr[24] mem_addr[25] mem_addr[26] mem_addr[27] mem_addr[28] mem_addr[29] mem_addr[30] mem_addr[31] mem_wdata[0] mem_wdata[1] mem_wdata[2] mem_wdata[3] mem_wdata[4] mem_wdata[5] mem_wdata[6] mem_wdata[7] mem_wdata[8] mem_wdata[9] mem_wdata[10] mem_wdata[11] mem_wdata[12] mem_wdata[13] mem_wdata[14] mem_wdata[15] mem_wdata[16] mem_wdata[17] mem_wdata[18] mem_wdata[19] mem_wdata[20] mem_wdata[21] mem_wdata[22] mem_wdata[23] mem_wdata[24] mem_wdata[25] mem_wdata[26] mem_wdata[27] mem_wdata[28] mem_wdata[29] mem_wdata[30] mem_wdata[31] mem_wstrb[0] mem_wstrb[1] mem_wstrb[2] mem_wstrb[3] mem_la_read mem_la_write mem_la_addr[0] mem_la_addr[1] mem_la_addr[2] mem_la_addr[3] mem_la_addr[4] mem_la_addr[5] mem_la_addr[6] mem_la_addr[7] mem_la_addr[8] mem_la_addr[9] mem_la_addr[10] mem_la_addr[11] mem_la_addr[12] mem_la_addr[13] mem_la_addr[14] mem_la_addr[15] mem_la_addr[16] mem_la_addr[17] mem_la_addr[18] mem_la_addr[19] mem_la_addr[20] mem_la_addr[21] mem_la_addr[22] mem_la_addr[23] mem_la_addr[24] mem_la_addr[25] mem_la_addr[26] mem_la_addr[27] mem_la_addr[28] mem_la_addr[29] mem_la_addr[30] mem_la_addr[31] mem_la_wdata[0] mem_la_wdata[1] mem_la_wdata[2] mem_la_wdata[3] mem_la_wdata[4] mem_la_wdata[5] mem_la_wdata[6] mem_la_wdata[7] mem_la_wdata[8] mem_la_wdata[9] mem_la_wdata[10] mem_la_wdata[11] mem_la_wdata[12] mem_la_wdata[13] mem_la_wdata[14] mem_la_wdata[15] mem_la_wdata[16] mem_la_wdata[17] mem_la_wdata[18] mem_la_wdata[19] mem_la_wdata[20] mem_la_wdata[21] mem_la_wdata[22] mem_la_wdata[23] mem_la_wdata[24] mem_la_wdata[25] mem_la_wdata[26] mem_la_wdata[27] mem_la_wdata[28] mem_la_wdata[29] mem_la_wdata[30] mem_la_wdata[31] mem_la_wstrb[0] mem_la_wstrb[1] mem_la_wstrb[2] mem_la_wstrb[3] pcpi_valid pcpi_insn[0] pcpi_insn[1] pcpi_insn[2] pcpi_insn[3] pcpi_insn[4] pcpi_insn[5] pcpi_insn[6] pcpi_insn[7] pcpi_insn[8] pcpi_insn[9] pcpi_insn[10] pcpi_insn[11] pcpi_insn[12] pcpi_insn[13] pcpi_insn[14] pcpi_insn[15] pcpi_insn[16] pcpi_insn[17] pcpi_insn[18] pcpi_insn[19] pcpi_insn[20] pcpi_insn[21] pcpi_insn[22] pcpi_insn[23] pcpi_insn[24] pcpi_insn[25] pcpi_insn[26] pcpi_insn[27] pcpi_insn[28] pcpi_insn[29] pcpi_insn[30] pcpi_insn[31] pcpi_rs1[0] pcpi_rs1[1] pcpi_rs1[2] pcpi_rs1[3] pcpi_rs1[4] pcpi_rs1[5] pcpi_rs1[6] pcpi_rs1[7] pcpi_rs1[8] pcpi_rs1[9] pcpi_rs1[10] pcpi_rs1[11] pcpi_rs1[12] pcpi_rs1[13] pcpi_rs1[14] pcpi_rs1[15] pcpi_rs1[16] pcpi_rs1[17] pcpi_rs1[18] pcpi_rs1[19] pcpi_rs1[20] pcpi_rs1[21] pcpi_rs1[22] pcpi_rs1[23] pcpi_rs1[24] pcpi_rs1[25] pcpi_rs1[26] pcpi_rs1[27] pcpi_rs1[28] pcpi_rs1[29] pcpi_rs1[30] pcpi_rs1[31] pcpi_rs2[0] pcpi_rs2[1] pcpi_rs2[2] pcpi_rs2[3] pcpi_rs2[4] pcpi_rs2[5] pcpi_rs2[6] pcpi_rs2[7] pcpi_rs2[8] pcpi_rs2[9] pcpi_rs2[10] pcpi_rs2[11] pcpi_rs2[12] pcpi_rs2[13] pcpi_rs2[14] pcpi_rs2[15] pcpi_rs2[16] pcpi_rs2[17] pcpi_rs2[18] pcpi_rs2[19] pcpi_rs2[20] pcpi_rs2[21] pcpi_rs2[22] pcpi_rs2[23] pcpi_rs2[24] pcpi_rs2[25] pcpi_rs2[26] pcpi_rs2[27] pcpi_rs2[28] pcpi_rs2[29] pcpi_rs2[30] pcpi_rs2[31] eoi[0] eoi[1] eoi[2] eoi[3] eoi[4] eoi[5] eoi[6] eoi[7] eoi[8] eoi[9] eoi[10] eoi[11] eoi[12] eoi[13] eoi[14] eoi[15] eoi[16] eoi[17] eoi[18] eoi[19] eoi[20] eoi[21] eoi[22] eoi[23] eoi[24] eoi[25] eoi[26] eoi[27] eoi[28] eoi[29] eoi[30] eoi[31] trace_valid trace_data[0] trace_data[1] trace_data[2] trace_data[3] trace_data[4] trace_data[5] trace_data[6] trace_data[7] trace_data[8] trace_data[9] trace_data[10] trace_data[11] trace_data[12] trace_data[13] trace_data[14] trace_data[15] trace_data[16] trace_data[17] trace_data[18] trace_data[19] trace_data[20] trace_data[21] trace_data[22] trace_data[23] trace_data[24] trace_data[25] trace_data[26] trace_data[27] trace_data[28] trace_data[29] trace_data[30] trace_data[31] trace_data[32] trace_data[33] trace_data[34] trace_data[35]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=cpu_state[3] nq=$abc$30656$new_n3289
.subckt inv_x0 i=mem_do_wdata nq=$abc$30656$new_n3290
.subckt inv_x0 i=is_beq_bne_blt_bge_bltu_bgeu nq=$abc$30656$new_n3291
.subckt inv_x0 i=instr_sll nq=$abc$30656$new_n3292
.subckt inv_x0 i=instr_sub nq=$abc$30656$new_n3293
.subckt inv_x0 i=instr_bgeu nq=$abc$30656$new_n3294
.subckt inv_x0 i=latched_is_lh nq=$abc$30656$new_n3295
.subckt inv_x0 i=latched_branch nq=$abc$30656$new_n3296
.subckt inv_x0 i=latched_stalu nq=$abc$30656$new_n3297
.subckt inv_x0 i=latched_store nq=$abc$30656$new_n3298
.subckt inv_x0 i=mem_do_rdata nq=$abc$30656$new_n3299
.subckt inv_x0 i=mem_do_rinst nq=$abc$30656$new_n3300
.subckt inv_x0 i=mem_do_prefetch nq=$abc$30656$new_n3301
.subckt inv_x0 i=cpu_state[1] nq=$abc$30656$new_n3302
.subckt inv_x0 i=reg_next_pc[30] nq=$abc$30656$new_n3303
.subckt inv_x0 i=reg_next_pc[29] nq=$abc$30656$new_n3304
.subckt inv_x0 i=reg_next_pc[28] nq=$abc$30656$new_n3305
.subckt inv_x0 i=reg_next_pc[27] nq=$abc$30656$new_n3306
.subckt inv_x0 i=reg_next_pc[24] nq=$abc$30656$new_n3307
.subckt inv_x0 i=reg_next_pc[22] nq=$abc$30656$new_n3308
.subckt inv_x0 i=reg_next_pc[21] nq=$abc$30656$new_n3309
.subckt inv_x0 i=reg_next_pc[19] nq=$abc$30656$new_n3310
.subckt inv_x0 i=reg_next_pc[14] nq=$abc$30656$new_n3311
.subckt inv_x0 i=reg_next_pc[13] nq=$abc$30656$new_n3312
.subckt inv_x0 i=reg_next_pc[12] nq=$abc$30656$new_n3313
.subckt inv_x0 i=reg_next_pc[8] nq=$abc$30656$new_n3314
.subckt inv_x0 i=reg_next_pc[4] nq=$abc$30656$new_n3315
.subckt inv_x0 i=reg_pc[31] nq=$abc$30656$new_n3316
.subckt inv_x0 i=reg_pc[30] nq=$abc$30656$new_n3317
.subckt inv_x0 i=reg_pc[29] nq=$abc$30656$new_n3318
.subckt inv_x0 i=reg_pc[28] nq=$abc$30656$new_n3319
.subckt inv_x0 i=reg_pc[27] nq=$abc$30656$new_n3320
.subckt inv_x0 i=reg_pc[26] nq=$abc$30656$new_n3321
.subckt inv_x0 i=reg_pc[25] nq=$abc$30656$new_n3322
.subckt inv_x0 i=reg_pc[24] nq=$abc$30656$new_n3323
.subckt inv_x0 i=reg_pc[23] nq=$abc$30656$new_n3324
.subckt inv_x0 i=reg_pc[22] nq=$abc$30656$new_n3325
.subckt inv_x0 i=reg_pc[21] nq=$abc$30656$new_n3326
.subckt inv_x0 i=reg_pc[20] nq=$abc$30656$new_n3327
.subckt inv_x0 i=reg_pc[19] nq=$abc$30656$new_n3328
.subckt inv_x0 i=reg_pc[18] nq=$abc$30656$new_n3329
.subckt inv_x0 i=reg_pc[17] nq=$abc$30656$new_n3330
.subckt inv_x0 i=reg_pc[15] nq=$abc$30656$new_n3331
.subckt inv_x0 i=reg_pc[14] nq=$abc$30656$new_n3332
.subckt inv_x0 i=reg_pc[13] nq=$abc$30656$new_n3333
.subckt inv_x0 i=reg_pc[12] nq=$abc$30656$new_n3334
.subckt inv_x0 i=reg_pc[11] nq=$abc$30656$new_n3335
.subckt inv_x0 i=reg_pc[10] nq=$abc$30656$new_n3336
.subckt inv_x0 i=reg_pc[9] nq=$abc$30656$new_n3337
.subckt inv_x0 i=reg_pc[8] nq=$abc$30656$new_n3338
.subckt inv_x0 i=reg_pc[7] nq=$abc$30656$new_n3339
.subckt inv_x0 i=reg_pc[6] nq=$abc$30656$new_n3340
.subckt inv_x0 i=reg_pc[5] nq=$abc$30656$new_n3341
.subckt inv_x0 i=reg_pc[4] nq=$abc$30656$new_n3342
.subckt inv_x0 i=reg_pc[2] nq=$abc$30656$new_n3343
.subckt inv_x0 i=count_instr[63] nq=$abc$30656$new_n3344
.subckt inv_x0 i=count_instr[62] nq=$abc$30656$new_n3345
.subckt inv_x0 i=count_instr[61] nq=$abc$30656$new_n3346
.subckt inv_x0 i=count_instr[60] nq=$abc$30656$new_n3347
.subckt inv_x0 i=count_instr[59] nq=$abc$30656$new_n3348
.subckt inv_x0 i=count_instr[58] nq=$abc$30656$new_n3349
.subckt inv_x0 i=count_instr[57] nq=$abc$30656$new_n3350
.subckt inv_x0 i=count_instr[53] nq=$abc$30656$new_n3351
.subckt inv_x0 i=count_instr[52] nq=$abc$30656$new_n3352
.subckt inv_x0 i=count_instr[51] nq=$abc$30656$new_n3353
.subckt inv_x0 i=count_instr[50] nq=$abc$30656$new_n3354
.subckt inv_x0 i=count_instr[49] nq=$abc$30656$new_n3355
.subckt inv_x0 i=count_instr[48] nq=$abc$30656$new_n3356
.subckt inv_x0 i=count_instr[47] nq=$abc$30656$new_n3357
.subckt inv_x0 i=count_instr[46] nq=$abc$30656$new_n3358
.subckt inv_x0 i=count_instr[45] nq=$abc$30656$new_n3359
.subckt inv_x0 i=count_instr[44] nq=$abc$30656$new_n3360
.subckt inv_x0 i=count_instr[43] nq=$abc$30656$new_n3361
.subckt inv_x0 i=count_instr[42] nq=$abc$30656$new_n3362
.subckt inv_x0 i=count_instr[41] nq=$abc$30656$new_n3363
.subckt inv_x0 i=count_instr[40] nq=$abc$30656$new_n3364
.subckt inv_x0 i=count_instr[37] nq=$abc$30656$new_n3365
.subckt inv_x0 i=count_instr[36] nq=$abc$30656$new_n3366
.subckt inv_x0 i=count_instr[35] nq=$abc$30656$new_n3367
.subckt inv_x0 i=count_instr[34] nq=$abc$30656$new_n3368
.subckt inv_x0 i=count_instr[33] nq=$abc$30656$new_n3369
.subckt inv_x0 i=count_instr[32] nq=$abc$30656$new_n3370
.subckt inv_x0 i=count_instr[30] nq=$abc$30656$new_n3371
.subckt inv_x0 i=count_instr[29] nq=$abc$30656$new_n3372
.subckt inv_x0 i=count_instr[28] nq=$abc$30656$new_n3373
.subckt inv_x0 i=count_instr[24] nq=$abc$30656$new_n3374
.subckt inv_x0 i=count_instr[23] nq=$abc$30656$new_n3375
.subckt inv_x0 i=count_instr[22] nq=$abc$30656$new_n3376
.subckt inv_x0 i=count_instr[21] nq=$abc$30656$new_n3377
.subckt inv_x0 i=count_instr[20] nq=$abc$30656$new_n3378
.subckt inv_x0 i=count_instr[19] nq=$abc$30656$new_n3379
.subckt inv_x0 i=count_instr[18] nq=$abc$30656$new_n3380
.subckt inv_x0 i=count_instr[17] nq=$abc$30656$new_n3381
.subckt inv_x0 i=count_instr[16] nq=$abc$30656$new_n3382
.subckt inv_x0 i=count_instr[15] nq=$abc$30656$new_n3383
.subckt inv_x0 i=count_instr[14] nq=$abc$30656$new_n3384
.subckt inv_x0 i=count_instr[13] nq=$abc$30656$new_n3385
.subckt inv_x0 i=count_instr[12] nq=$abc$30656$new_n3386
.subckt inv_x0 i=count_instr[10] nq=$abc$30656$new_n3387
.subckt inv_x0 i=count_instr[9] nq=$abc$30656$new_n3388
.subckt inv_x0 i=count_instr[8] nq=$abc$30656$new_n3389
.subckt inv_x0 i=count_instr[7] nq=$abc$30656$new_n3390
.subckt inv_x0 i=count_instr[6] nq=$abc$30656$new_n3391
.subckt inv_x0 i=count_instr[5] nq=$abc$30656$new_n3392
.subckt inv_x0 i=count_instr[4] nq=$abc$30656$new_n3393
.subckt inv_x0 i=count_instr[2] nq=$abc$30656$new_n3394
.subckt inv_x0 i=count_instr[1] nq=$abc$30656$new_n3395
.subckt inv_x0 i=resetn nq=$abc$30656$new_n3396
.subckt inv_x0 i=mem_state[1] nq=$abc$30656$new_n3397
.subckt inv_x0 i=trap nq=$abc$30656$new_n3398
.subckt inv_x0 i=latched_rd[1] nq=$abc$30656$new_n3399
.subckt inv_x0 i=latched_rd[0] nq=$abc$30656$new_n3400
.subckt inv_x0 i=latched_rd[3] nq=$abc$30656$new_n3401
.subckt inv_x0 i=latched_rd[4] nq=$abc$30656$new_n3402
.subckt inv_x0 i=latched_rd[2] nq=$abc$30656$new_n3403
.subckt inv_x0 i=count_cycle[0] nq=$abc$30656$new_n3404
.subckt inv_x0 i=count_cycle[3] nq=$abc$30656$new_n3405
.subckt inv_x0 i=count_cycle[4] nq=$abc$30656$new_n3406
.subckt inv_x0 i=count_cycle[6] nq=$abc$30656$new_n3407
.subckt inv_x0 i=count_cycle[7] nq=$abc$30656$new_n3408
.subckt inv_x0 i=count_cycle[9] nq=$abc$30656$new_n3409
.subckt inv_x0 i=count_cycle[12] nq=$abc$30656$new_n3410
.subckt inv_x0 i=count_cycle[15] nq=$abc$30656$new_n3411
.subckt inv_x0 i=count_cycle[18] nq=$abc$30656$new_n3412
.subckt inv_x0 i=count_cycle[21] nq=$abc$30656$new_n3413
.subckt inv_x0 i=count_cycle[24] nq=$abc$30656$new_n3414
.subckt inv_x0 i=count_cycle[27] nq=$abc$30656$new_n3415
.subckt inv_x0 i=count_cycle[30] nq=$abc$30656$new_n3416
.subckt inv_x0 i=count_cycle[33] nq=$abc$30656$new_n3417
.subckt inv_x0 i=count_cycle[36] nq=$abc$30656$new_n3418
.subckt inv_x0 i=count_cycle[39] nq=$abc$30656$new_n3419
.subckt inv_x0 i=count_cycle[42] nq=$abc$30656$new_n3420
.subckt inv_x0 i=count_cycle[48] nq=$abc$30656$new_n3421
.subckt inv_x0 i=count_cycle[49] nq=$abc$30656$new_n3422
.subckt inv_x0 i=count_cycle[54] nq=$abc$30656$new_n3423
.subckt inv_x0 i=count_cycle[55] nq=$abc$30656$new_n3424
.subckt inv_x0 i=count_cycle[56] nq=$abc$30656$new_n3425
.subckt inv_x0 i=count_cycle[57] nq=$abc$30656$new_n3426
.subckt inv_x0 i=count_cycle[58] nq=$abc$30656$new_n3427
.subckt inv_x0 i=count_cycle[59] nq=$abc$30656$new_n3428
.subckt inv_x0 i=count_cycle[60] nq=$abc$30656$new_n3429
.subckt inv_x0 i=count_cycle[61] nq=$abc$30656$new_n3430
.subckt inv_x0 i=count_cycle[62] nq=$abc$30656$new_n3431
.subckt inv_x0 i=count_cycle[63] nq=$abc$30656$new_n3432
.subckt inv_x0 i=reg_out[4] nq=$abc$30656$new_n3433
.subckt inv_x0 i=alu_out_q[4] nq=$abc$30656$new_n3434
.subckt inv_x0 i=reg_out[8] nq=$abc$30656$new_n3435
.subckt inv_x0 i=alu_out_q[8] nq=$abc$30656$new_n3436
.subckt inv_x0 i=reg_out[12] nq=$abc$30656$new_n3437
.subckt inv_x0 i=alu_out_q[12] nq=$abc$30656$new_n3438
.subckt inv_x0 i=reg_out[13] nq=$abc$30656$new_n3439
.subckt inv_x0 i=alu_out_q[13] nq=$abc$30656$new_n3440
.subckt inv_x0 i=reg_out[14] nq=$abc$30656$new_n3441
.subckt inv_x0 i=alu_out_q[14] nq=$abc$30656$new_n3442
.subckt inv_x0 i=reg_out[19] nq=$abc$30656$new_n3443
.subckt inv_x0 i=alu_out_q[19] nq=$abc$30656$new_n3444
.subckt inv_x0 i=reg_out[21] nq=$abc$30656$new_n3445
.subckt inv_x0 i=alu_out_q[21] nq=$abc$30656$new_n3446
.subckt inv_x0 i=reg_out[22] nq=$abc$30656$new_n3447
.subckt inv_x0 i=alu_out_q[22] nq=$abc$30656$new_n3448
.subckt inv_x0 i=reg_out[24] nq=$abc$30656$new_n3449
.subckt inv_x0 i=alu_out_q[24] nq=$abc$30656$new_n3450
.subckt inv_x0 i=reg_out[27] nq=$abc$30656$new_n3451
.subckt inv_x0 i=alu_out_q[27] nq=$abc$30656$new_n3452
.subckt inv_x0 i=reg_out[28] nq=$abc$30656$new_n3453
.subckt inv_x0 i=alu_out_q[28] nq=$abc$30656$new_n3454
.subckt inv_x0 i=reg_out[29] nq=$abc$30656$new_n3455
.subckt inv_x0 i=alu_out_q[29] nq=$abc$30656$new_n3456
.subckt inv_x0 i=reg_out[30] nq=$abc$30656$new_n3457
.subckt inv_x0 i=alu_out_q[30] nq=$abc$30656$new_n3458
.subckt inv_x0 i=mem_wordsize[2] nq=$abc$30656$new_n3459
.subckt inv_x0 i=mem_wordsize[1] nq=$abc$30656$new_n3460
.subckt inv_x0 i=reg_op1[1] nq=$abc$30656$new_n3461
.subckt inv_x0 i=reg_op1[0] nq=$abc$30656$new_n3462
.subckt inv_x0 i=cpu_state[2] nq=$abc$30656$new_n3463
.subckt inv_x0 i=cpu_state[4] nq=$abc$30656$new_n3464
.subckt inv_x0 i=cpu_state[6] nq=$abc$30656$new_n3465
.subckt inv_x0 i=reg_op2[0] nq=$abc$30656$new_n3466
.subckt inv_x0 i=reg_op2[1] nq=$abc$30656$new_n3467
.subckt inv_x0 i=reg_op2[3] nq=$abc$30656$new_n3468
.subckt inv_x0 i=reg_op1[3] nq=$abc$30656$new_n3469
.subckt inv_x0 i=reg_op2[2] nq=$abc$30656$new_n3470
.subckt inv_x0 i=reg_op1[2] nq=$abc$30656$new_n3471
.subckt inv_x0 i=reg_op2[7] nq=$abc$30656$new_n3472
.subckt inv_x0 i=reg_op1[7] nq=$abc$30656$new_n3473
.subckt inv_x0 i=reg_op2[6] nq=$abc$30656$new_n3474
.subckt inv_x0 i=reg_op1[6] nq=$abc$30656$new_n3475
.subckt inv_x0 i=reg_op2[5] nq=$abc$30656$new_n3476
.subckt inv_x0 i=reg_op1[5] nq=$abc$30656$new_n3477
.subckt inv_x0 i=reg_op2[4] nq=$abc$30656$new_n3478
.subckt inv_x0 i=reg_op1[4] nq=$abc$30656$new_n3479
.subckt inv_x0 i=reg_op2[15] nq=$abc$30656$new_n3480
.subckt inv_x0 i=reg_op1[15] nq=$abc$30656$new_n3481
.subckt inv_x0 i=reg_op2[14] nq=$abc$30656$new_n3482
.subckt inv_x0 i=reg_op1[14] nq=$abc$30656$new_n3483
.subckt inv_x0 i=reg_op2[13] nq=$abc$30656$new_n3484
.subckt inv_x0 i=reg_op1[13] nq=$abc$30656$new_n3485
.subckt inv_x0 i=reg_op2[12] nq=$abc$30656$new_n3486
.subckt inv_x0 i=reg_op1[12] nq=$abc$30656$new_n3487
.subckt inv_x0 i=reg_op2[11] nq=$abc$30656$new_n3488
.subckt inv_x0 i=reg_op1[11] nq=$abc$30656$new_n3489
.subckt inv_x0 i=reg_op2[10] nq=$abc$30656$new_n3490
.subckt inv_x0 i=reg_op1[10] nq=$abc$30656$new_n3491
.subckt inv_x0 i=reg_op2[9] nq=$abc$30656$new_n3492
.subckt inv_x0 i=reg_op1[9] nq=$abc$30656$new_n3493
.subckt inv_x0 i=reg_op2[8] nq=$abc$30656$new_n3494
.subckt inv_x0 i=reg_op1[8] nq=$abc$30656$new_n3495
.subckt inv_x0 i=reg_op2[31] nq=$abc$30656$new_n3496
.subckt inv_x0 i=reg_op1[31] nq=$abc$30656$new_n3497
.subckt inv_x0 i=reg_op2[30] nq=$abc$30656$new_n3498
.subckt inv_x0 i=reg_op1[30] nq=$abc$30656$new_n3499
.subckt inv_x0 i=reg_op2[29] nq=$abc$30656$new_n3500
.subckt inv_x0 i=reg_op1[29] nq=$abc$30656$new_n3501
.subckt inv_x0 i=reg_op2[28] nq=$abc$30656$new_n3502
.subckt inv_x0 i=reg_op1[28] nq=$abc$30656$new_n3503
.subckt inv_x0 i=reg_op2[27] nq=$abc$30656$new_n3504
.subckt inv_x0 i=reg_op1[27] nq=$abc$30656$new_n3505
.subckt inv_x0 i=reg_op2[26] nq=$abc$30656$new_n3506
.subckt inv_x0 i=reg_op1[26] nq=$abc$30656$new_n3507
.subckt inv_x0 i=reg_op2[25] nq=$abc$30656$new_n3508
.subckt inv_x0 i=reg_op1[25] nq=$abc$30656$new_n3509
.subckt inv_x0 i=reg_op2[24] nq=$abc$30656$new_n3510
.subckt inv_x0 i=reg_op1[24] nq=$abc$30656$new_n3511
.subckt inv_x0 i=reg_op2[23] nq=$abc$30656$new_n3512
.subckt inv_x0 i=reg_op1[23] nq=$abc$30656$new_n3513
.subckt inv_x0 i=reg_op2[22] nq=$abc$30656$new_n3514
.subckt inv_x0 i=reg_op1[22] nq=$abc$30656$new_n3515
.subckt inv_x0 i=reg_op2[21] nq=$abc$30656$new_n3516
.subckt inv_x0 i=reg_op1[21] nq=$abc$30656$new_n3517
.subckt inv_x0 i=reg_op2[20] nq=$abc$30656$new_n3518
.subckt inv_x0 i=reg_op1[20] nq=$abc$30656$new_n3519
.subckt inv_x0 i=reg_op2[19] nq=$abc$30656$new_n3520
.subckt inv_x0 i=reg_op1[19] nq=$abc$30656$new_n3521
.subckt inv_x0 i=reg_op2[18] nq=$abc$30656$new_n3522
.subckt inv_x0 i=reg_op1[18] nq=$abc$30656$new_n3523
.subckt inv_x0 i=reg_op2[17] nq=$abc$30656$new_n3524
.subckt inv_x0 i=reg_op1[17] nq=$abc$30656$new_n3525
.subckt inv_x0 i=reg_op2[16] nq=$abc$30656$new_n3526
.subckt inv_x0 i=reg_op1[16] nq=$abc$30656$new_n3527
.subckt inv_x0 i=is_sltiu_bltu_sltu nq=$abc$30656$new_n3528
.subckt inv_x0 i=is_slti_blt_slt nq=$abc$30656$new_n3529
.subckt inv_x0 i=instr_lb nq=$abc$30656$new_n3530
.subckt inv_x0 i=instr_slli nq=$abc$30656$new_n3531
.subckt inv_x0 i=instr_sb nq=$abc$30656$new_n3532
.subckt inv_x0 i=instr_jalr nq=$abc$30656$new_n3533
.subckt inv_x0 i=instr_jal nq=$abc$30656$new_n3534
.subckt inv_x0 i=instr_lui nq=$abc$30656$new_n3535
.subckt inv_x0 i=reg_sh[0] nq=$abc$30656$new_n3536
.subckt inv_x0 i=reg_sh[1] nq=$abc$30656$new_n3537
.subckt inv_x0 i=reg_sh[2] nq=$abc$30656$new_n3538
.subckt inv_x0 i=decoder_trigger nq=$abc$30656$new_n3539
.subckt inv_x0 i=is_slli_srli_srai nq=$abc$30656$new_n3540
.subckt inv_x0 i=is_sll_srl_sra nq=$abc$30656$new_n3541
.subckt inv_x0 i=is_lb_lh_lw_lbu_lhu nq=$abc$30656$new_n3542
.subckt inv_x0 i=is_lui_auipc_jal nq=$abc$30656$new_n3543
.subckt inv_x0 i=is_sb_sh_sw nq=$abc$30656$new_n3544
.subckt inv_x0 i=decoded_imm_j[20] nq=$abc$30656$new_n3545
.subckt inv_x0 i=mem_rdata_q[30] nq=$abc$30656$new_n3546
.subckt inv_x0 i=mem_rdata_q[29] nq=$abc$30656$new_n3547
.subckt inv_x0 i=mem_rdata_q[28] nq=$abc$30656$new_n3548
.subckt inv_x0 i=mem_rdata_q[26] nq=$abc$30656$new_n3549
.subckt inv_x0 i=mem_rdata_q[25] nq=$abc$30656$new_n3550
.subckt inv_x0 i=mem_rdata_q[24] nq=$abc$30656$new_n3551
.subckt inv_x0 i=mem_rdata_q[21] nq=$abc$30656$new_n3552
.subckt inv_x0 i=mem_rdata_q[20] nq=$abc$30656$new_n3553
.subckt inv_x0 i=decoded_imm_j[19] nq=$abc$30656$new_n3554
.subckt inv_x0 i=decoded_rs1[3] nq=$abc$30656$new_n3555
.subckt inv_x0 i=decoded_rs1[2] nq=$abc$30656$new_n3556
.subckt inv_x0 i=decoded_rs1[1] nq=$abc$30656$new_n3557
.subckt inv_x0 i=decoded_rs1[0] nq=$abc$30656$new_n3558
.subckt inv_x0 i=mem_rdata_q[14] nq=$abc$30656$new_n3559
.subckt inv_x0 i=decoded_imm_j[14] nq=$abc$30656$new_n3560
.subckt inv_x0 i=mem_rdata_q[13] nq=$abc$30656$new_n3561
.subckt inv_x0 i=decoded_imm_j[13] nq=$abc$30656$new_n3562
.subckt inv_x0 i=mem_rdata_q[12] nq=$abc$30656$new_n3563
.subckt inv_x0 i=decoded_imm_j[12] nq=$abc$30656$new_n3564
.subckt inv_x0 i=decoded_rs2[0] nq=$abc$30656$new_n3565
.subckt inv_x0 i=decoded_imm_j[10] nq=$abc$30656$new_n3566
.subckt inv_x0 i=decoded_imm_j[9] nq=$abc$30656$new_n3567
.subckt inv_x0 i=decoded_imm_j[8] nq=$abc$30656$new_n3568
.subckt inv_x0 i=decoded_imm_j[7] nq=$abc$30656$new_n3569
.subckt inv_x0 i=decoded_imm_j[6] nq=$abc$30656$new_n3570
.subckt inv_x0 i=decoded_imm_j[4] nq=$abc$30656$new_n3571
.subckt inv_x0 i=decoded_rs2[3] nq=$abc$30656$new_n3572
.subckt inv_x0 i=decoded_rs2[2] nq=$abc$30656$new_n3573
.subckt inv_x0 i=decoder_pseudo_trigger nq=$abc$30656$new_n3574
.subckt inv_x0 i=mem_rdata[12] nq=$abc$30656$new_n3575
.subckt inv_x0 i=mem_rdata[13] nq=$abc$30656$new_n3576
.subckt inv_x0 i=mem_rdata[14] nq=$abc$30656$new_n3577
.subckt inv_x0 i=mem_rdata_q[2] nq=$abc$30656$new_n3578
.subckt inv_x0 i=mem_rdata[2] nq=$abc$30656$new_n3579
.subckt inv_x0 i=mem_rdata_q[3] nq=$abc$30656$new_n3580
.subckt inv_x0 i=mem_rdata[3] nq=$abc$30656$new_n3581
.subckt inv_x0 i=mem_rdata_q[4] nq=$abc$30656$new_n3582
.subckt inv_x0 i=mem_rdata[4] nq=$abc$30656$new_n3583
.subckt inv_x0 i=mem_rdata_q[5] nq=$abc$30656$new_n3584
.subckt inv_x0 i=mem_rdata[5] nq=$abc$30656$new_n3585
.subckt inv_x0 i=mem_rdata_q[6] nq=$abc$30656$new_n3586
.subckt inv_x0 i=mem_rdata[6] nq=$abc$30656$new_n3587
.subckt inv_x0 i=is_alu_reg_reg nq=$abc$30656$new_n3588
.subckt inv_x0 i=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n3589
.subckt inv_x0 i=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n3590
.subckt inv_x0 i=cpuregs[5][0] nq=$abc$30656$new_n3591
.subckt inv_x0 i=cpuregs[7][0] nq=$abc$30656$new_n3592
.subckt inv_x0 i=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n3593
.subckt inv_x0 i=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n3594
.subckt inv_x0 i=cpuregs[21][0] nq=$abc$30656$new_n3595
.subckt inv_x0 i=cpuregs[23][0] nq=$abc$30656$new_n3596
.subckt inv_x0 i=cpuregs[29][0] nq=$abc$30656$new_n3597
.subckt inv_x0 i=cpuregs[31][0] nq=$abc$30656$new_n3598
.subckt inv_x0 i=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n3599
.subckt inv_x0 i=decoded_imm[0] nq=$abc$30656$new_n3600
.subckt inv_x0 i=cpuregs[3][1] nq=$abc$30656$new_n3601
.subckt inv_x0 i=cpuregs[5][1] nq=$abc$30656$new_n3602
.subckt inv_x0 i=cpuregs[7][1] nq=$abc$30656$new_n3603
.subckt inv_x0 i=cpuregs[3][2] nq=$abc$30656$new_n3604
.subckt inv_x0 i=cpuregs[5][2] nq=$abc$30656$new_n3605
.subckt inv_x0 i=cpuregs[7][2] nq=$abc$30656$new_n3606
.subckt inv_x0 i=cpuregs[16][2] nq=$abc$30656$new_n3607
.subckt inv_x0 i=cpuregs[18][2] nq=$abc$30656$new_n3608
.subckt inv_x0 i=cpuregs[20][2] nq=$abc$30656$new_n3609
.subckt inv_x0 i=cpuregs[22][2] nq=$abc$30656$new_n3610
.subckt inv_x0 i=cpuregs[23][2] nq=$abc$30656$new_n3611
.subckt inv_x0 i=cpuregs[3][3] nq=$abc$30656$new_n3612
.subckt inv_x0 i=cpuregs[5][3] nq=$abc$30656$new_n3613
.subckt inv_x0 i=cpuregs[7][3] nq=$abc$30656$new_n3614
.subckt inv_x0 i=cpuregs[18][3] nq=$abc$30656$new_n3615
.subckt inv_x0 i=cpuregs[19][3] nq=$abc$30656$new_n3616
.subckt inv_x0 i=cpuregs[22][3] nq=$abc$30656$new_n3617
.subckt inv_x0 i=cpuregs[23][3] nq=$abc$30656$new_n3618
.subckt inv_x0 i=cpuregs[24][3] nq=$abc$30656$new_n3619
.subckt inv_x0 i=cpuregs[25][3] nq=$abc$30656$new_n3620
.subckt inv_x0 i=cpuregs[29][3] nq=$abc$30656$new_n3621
.subckt inv_x0 i=cpuregs[31][3] nq=$abc$30656$new_n3622
.subckt inv_x0 i=cpuregs[5][4] nq=$abc$30656$new_n3623
.subckt inv_x0 i=cpuregs[7][4] nq=$abc$30656$new_n3624
.subckt inv_x0 i=cpuregs[13][4] nq=$abc$30656$new_n3625
.subckt inv_x0 i=cpuregs[15][4] nq=$abc$30656$new_n3626
.subckt inv_x0 i=cpuregs[21][4] nq=$abc$30656$new_n3627
.subckt inv_x0 i=cpuregs[22][4] nq=$abc$30656$new_n3628
.subckt inv_x0 i=cpuregs[23][4] nq=$abc$30656$new_n3629
.subckt inv_x0 i=cpuregs[3][5] nq=$abc$30656$new_n3630
.subckt inv_x0 i=cpuregs[5][5] nq=$abc$30656$new_n3631
.subckt inv_x0 i=cpuregs[7][5] nq=$abc$30656$new_n3632
.subckt inv_x0 i=cpuregs[8][5] nq=$abc$30656$new_n3633
.subckt inv_x0 i=cpuregs[10][5] nq=$abc$30656$new_n3634
.subckt inv_x0 i=cpuregs[13][5] nq=$abc$30656$new_n3635
.subckt inv_x0 i=cpuregs[21][5] nq=$abc$30656$new_n3636
.subckt inv_x0 i=cpuregs[23][5] nq=$abc$30656$new_n3637
.subckt inv_x0 i=cpuregs[3][6] nq=$abc$30656$new_n3638
.subckt inv_x0 i=cpuregs[5][6] nq=$abc$30656$new_n3639
.subckt inv_x0 i=cpuregs[7][6] nq=$abc$30656$new_n3640
.subckt inv_x0 i=cpuregs[13][6] nq=$abc$30656$new_n3641
.subckt inv_x0 i=cpuregs[15][6] nq=$abc$30656$new_n3642
.subckt inv_x0 i=cpuregs[29][6] nq=$abc$30656$new_n3643
.subckt inv_x0 i=cpuregs[31][6] nq=$abc$30656$new_n3644
.subckt inv_x0 i=cpuregs[5][7] nq=$abc$30656$new_n3645
.subckt inv_x0 i=cpuregs[7][7] nq=$abc$30656$new_n3646
.subckt inv_x0 i=cpuregs[13][7] nq=$abc$30656$new_n3647
.subckt inv_x0 i=cpuregs[15][7] nq=$abc$30656$new_n3648
.subckt inv_x0 i=cpuregs[29][7] nq=$abc$30656$new_n3649
.subckt inv_x0 i=cpuregs[31][7] nq=$abc$30656$new_n3650
.subckt inv_x0 i=cpuregs[3][8] nq=$abc$30656$new_n3651
.subckt inv_x0 i=cpuregs[5][8] nq=$abc$30656$new_n3652
.subckt inv_x0 i=cpuregs[7][8] nq=$abc$30656$new_n3653
.subckt inv_x0 i=cpuregs[15][8] nq=$abc$30656$new_n3654
.subckt inv_x0 i=cpuregs[18][8] nq=$abc$30656$new_n3655
.subckt inv_x0 i=cpuregs[22][8] nq=$abc$30656$new_n3656
.subckt inv_x0 i=cpuregs[29][8] nq=$abc$30656$new_n3657
.subckt inv_x0 i=cpuregs[31][8] nq=$abc$30656$new_n3658
.subckt inv_x0 i=cpuregs[3][9] nq=$abc$30656$new_n3659
.subckt inv_x0 i=cpuregs[5][9] nq=$abc$30656$new_n3660
.subckt inv_x0 i=cpuregs[6][9] nq=$abc$30656$new_n3661
.subckt inv_x0 i=cpuregs[7][9] nq=$abc$30656$new_n3662
.subckt inv_x0 i=cpuregs[13][9] nq=$abc$30656$new_n3663
.subckt inv_x0 i=cpuregs[15][9] nq=$abc$30656$new_n3664
.subckt inv_x0 i=cpuregs[18][9] nq=$abc$30656$new_n3665
.subckt inv_x0 i=cpuregs[22][9] nq=$abc$30656$new_n3666
.subckt inv_x0 i=cpuregs[29][9] nq=$abc$30656$new_n3667
.subckt inv_x0 i=cpuregs[31][9] nq=$abc$30656$new_n3668
.subckt inv_x0 i=cpuregs[3][10] nq=$abc$30656$new_n3669
.subckt inv_x0 i=cpuregs[5][10] nq=$abc$30656$new_n3670
.subckt inv_x0 i=cpuregs[6][10] nq=$abc$30656$new_n3671
.subckt inv_x0 i=cpuregs[7][10] nq=$abc$30656$new_n3672
.subckt inv_x0 i=cpuregs[13][10] nq=$abc$30656$new_n3673
.subckt inv_x0 i=cpuregs[15][10] nq=$abc$30656$new_n3674
.subckt inv_x0 i=cpuregs[18][10] nq=$abc$30656$new_n3675
.subckt inv_x0 i=cpuregs[19][10] nq=$abc$30656$new_n3676
.subckt inv_x0 i=cpuregs[23][10] nq=$abc$30656$new_n3677
.subckt inv_x0 i=cpuregs[29][10] nq=$abc$30656$new_n3678
.subckt inv_x0 i=cpuregs[31][10] nq=$abc$30656$new_n3679
.subckt inv_x0 i=cpuregs[13][11] nq=$abc$30656$new_n3680
.subckt inv_x0 i=cpuregs[15][11] nq=$abc$30656$new_n3681
.subckt inv_x0 i=cpuregs[16][11] nq=$abc$30656$new_n3682
.subckt inv_x0 i=cpuregs[17][11] nq=$abc$30656$new_n3683
.subckt inv_x0 i=cpuregs[18][11] nq=$abc$30656$new_n3684
.subckt inv_x0 i=cpuregs[20][11] nq=$abc$30656$new_n3685
.subckt inv_x0 i=cpuregs[21][11] nq=$abc$30656$new_n3686
.subckt inv_x0 i=cpuregs[22][11] nq=$abc$30656$new_n3687
.subckt inv_x0 i=cpuregs[29][11] nq=$abc$30656$new_n3688
.subckt inv_x0 i=cpuregs[31][11] nq=$abc$30656$new_n3689
.subckt inv_x0 i=decoded_imm[11] nq=$abc$30656$new_n3690
.subckt inv_x0 i=cpuregs[3][12] nq=$abc$30656$new_n3691
.subckt inv_x0 i=cpuregs[5][12] nq=$abc$30656$new_n3692
.subckt inv_x0 i=cpuregs[7][12] nq=$abc$30656$new_n3693
.subckt inv_x0 i=cpuregs[8][12] nq=$abc$30656$new_n3694
.subckt inv_x0 i=cpuregs[9][12] nq=$abc$30656$new_n3695
.subckt inv_x0 i=cpuregs[10][12] nq=$abc$30656$new_n3696
.subckt inv_x0 i=cpuregs[11][12] nq=$abc$30656$new_n3697
.subckt inv_x0 i=cpuregs[16][12] nq=$abc$30656$new_n3698
.subckt inv_x0 i=cpuregs[20][12] nq=$abc$30656$new_n3699
.subckt inv_x0 i=cpuregs[21][12] nq=$abc$30656$new_n3700
.subckt inv_x0 i=cpuregs[23][12] nq=$abc$30656$new_n3701
.subckt inv_x0 i=cpuregs[29][12] nq=$abc$30656$new_n3702
.subckt inv_x0 i=cpuregs[31][12] nq=$abc$30656$new_n3703
.subckt inv_x0 i=cpuregs[5][13] nq=$abc$30656$new_n3704
.subckt inv_x0 i=cpuregs[7][13] nq=$abc$30656$new_n3705
.subckt inv_x0 i=cpuregs[13][13] nq=$abc$30656$new_n3706
.subckt inv_x0 i=cpuregs[15][13] nq=$abc$30656$new_n3707
.subckt inv_x0 i=cpuregs[19][13] nq=$abc$30656$new_n3708
.subckt inv_x0 i=cpuregs[23][13] nq=$abc$30656$new_n3709
.subckt inv_x0 i=cpuregs[5][14] nq=$abc$30656$new_n3710
.subckt inv_x0 i=cpuregs[7][14] nq=$abc$30656$new_n3711
.subckt inv_x0 i=cpuregs[8][14] nq=$abc$30656$new_n3712
.subckt inv_x0 i=cpuregs[9][14] nq=$abc$30656$new_n3713
.subckt inv_x0 i=cpuregs[10][14] nq=$abc$30656$new_n3714
.subckt inv_x0 i=cpuregs[11][14] nq=$abc$30656$new_n3715
.subckt inv_x0 i=cpuregs[13][14] nq=$abc$30656$new_n3716
.subckt inv_x0 i=cpuregs[15][14] nq=$abc$30656$new_n3717
.subckt inv_x0 i=cpuregs[23][14] nq=$abc$30656$new_n3718
.subckt inv_x0 i=cpuregs[29][14] nq=$abc$30656$new_n3719
.subckt inv_x0 i=cpuregs[31][14] nq=$abc$30656$new_n3720
.subckt inv_x0 i=cpuregs[3][15] nq=$abc$30656$new_n3721
.subckt inv_x0 i=cpuregs[5][15] nq=$abc$30656$new_n3722
.subckt inv_x0 i=cpuregs[7][15] nq=$abc$30656$new_n3723
.subckt inv_x0 i=cpuregs[8][15] nq=$abc$30656$new_n3724
.subckt inv_x0 i=cpuregs[10][15] nq=$abc$30656$new_n3725
.subckt inv_x0 i=cpuregs[21][15] nq=$abc$30656$new_n3726
.subckt inv_x0 i=cpuregs[23][15] nq=$abc$30656$new_n3727
.subckt inv_x0 i=cpuregs[29][15] nq=$abc$30656$new_n3728
.subckt inv_x0 i=cpuregs[5][16] nq=$abc$30656$new_n3729
.subckt inv_x0 i=cpuregs[7][16] nq=$abc$30656$new_n3730
.subckt inv_x0 i=cpuregs[13][16] nq=$abc$30656$new_n3731
.subckt inv_x0 i=cpuregs[15][16] nq=$abc$30656$new_n3732
.subckt inv_x0 i=cpuregs[19][16] nq=$abc$30656$new_n3733
.subckt inv_x0 i=cpuregs[21][16] nq=$abc$30656$new_n3734
.subckt inv_x0 i=cpuregs[23][16] nq=$abc$30656$new_n3735
.subckt inv_x0 i=cpuregs[29][16] nq=$abc$30656$new_n3736
.subckt inv_x0 i=cpuregs[31][16] nq=$abc$30656$new_n3737
.subckt inv_x0 i=cpuregs[15][17] nq=$abc$30656$new_n3738
.subckt inv_x0 i=cpuregs[19][17] nq=$abc$30656$new_n3739
.subckt inv_x0 i=cpuregs[23][17] nq=$abc$30656$new_n3740
.subckt inv_x0 i=cpuregs[29][17] nq=$abc$30656$new_n3741
.subckt inv_x0 i=cpuregs[31][17] nq=$abc$30656$new_n3742
.subckt inv_x0 i=cpuregs[3][18] nq=$abc$30656$new_n3743
.subckt inv_x0 i=cpuregs[5][18] nq=$abc$30656$new_n3744
.subckt inv_x0 i=cpuregs[7][18] nq=$abc$30656$new_n3745
.subckt inv_x0 i=cpuregs[19][18] nq=$abc$30656$new_n3746
.subckt inv_x0 i=cpuregs[21][18] nq=$abc$30656$new_n3747
.subckt inv_x0 i=cpuregs[23][18] nq=$abc$30656$new_n3748
.subckt inv_x0 i=cpuregs[29][18] nq=$abc$30656$new_n3749
.subckt inv_x0 i=cpuregs[31][18] nq=$abc$30656$new_n3750
.subckt inv_x0 i=cpuregs[15][19] nq=$abc$30656$new_n3751
.subckt inv_x0 i=cpuregs[19][19] nq=$abc$30656$new_n3752
.subckt inv_x0 i=cpuregs[21][19] nq=$abc$30656$new_n3753
.subckt inv_x0 i=cpuregs[23][19] nq=$abc$30656$new_n3754
.subckt inv_x0 i=cpuregs[31][19] nq=$abc$30656$new_n3755
.subckt inv_x0 i=cpuregs[5][20] nq=$abc$30656$new_n3756
.subckt inv_x0 i=cpuregs[7][20] nq=$abc$30656$new_n3757
.subckt inv_x0 i=cpuregs[13][20] nq=$abc$30656$new_n3758
.subckt inv_x0 i=cpuregs[15][20] nq=$abc$30656$new_n3759
.subckt inv_x0 i=cpuregs[29][20] nq=$abc$30656$new_n3760
.subckt inv_x0 i=cpuregs[31][20] nq=$abc$30656$new_n3761
.subckt inv_x0 i=cpuregs[5][21] nq=$abc$30656$new_n3762
.subckt inv_x0 i=cpuregs[7][21] nq=$abc$30656$new_n3763
.subckt inv_x0 i=cpuregs[13][21] nq=$abc$30656$new_n3764
.subckt inv_x0 i=cpuregs[15][21] nq=$abc$30656$new_n3765
.subckt inv_x0 i=cpuregs[21][21] nq=$abc$30656$new_n3766
.subckt inv_x0 i=cpuregs[23][21] nq=$abc$30656$new_n3767
.subckt inv_x0 i=cpuregs[29][21] nq=$abc$30656$new_n3768
.subckt inv_x0 i=cpuregs[31][21] nq=$abc$30656$new_n3769
.subckt inv_x0 i=cpuregs[3][22] nq=$abc$30656$new_n3770
.subckt inv_x0 i=cpuregs[5][22] nq=$abc$30656$new_n3771
.subckt inv_x0 i=cpuregs[7][22] nq=$abc$30656$new_n3772
.subckt inv_x0 i=cpuregs[15][22] nq=$abc$30656$new_n3773
.subckt inv_x0 i=cpuregs[16][22] nq=$abc$30656$new_n3774
.subckt inv_x0 i=cpuregs[20][22] nq=$abc$30656$new_n3775
.subckt inv_x0 i=cpuregs[29][22] nq=$abc$30656$new_n3776
.subckt inv_x0 i=cpuregs[31][22] nq=$abc$30656$new_n3777
.subckt inv_x0 i=cpuregs[3][23] nq=$abc$30656$new_n3778
.subckt inv_x0 i=cpuregs[5][23] nq=$abc$30656$new_n3779
.subckt inv_x0 i=cpuregs[6][23] nq=$abc$30656$new_n3780
.subckt inv_x0 i=cpuregs[7][23] nq=$abc$30656$new_n3781
.subckt inv_x0 i=cpuregs[13][23] nq=$abc$30656$new_n3782
.subckt inv_x0 i=cpuregs[15][23] nq=$abc$30656$new_n3783
.subckt inv_x0 i=cpuregs[18][23] nq=$abc$30656$new_n3784
.subckt inv_x0 i=cpuregs[29][23] nq=$abc$30656$new_n3785
.subckt inv_x0 i=cpuregs[31][23] nq=$abc$30656$new_n3786
.subckt inv_x0 i=cpuregs[3][24] nq=$abc$30656$new_n3787
.subckt inv_x0 i=cpuregs[5][24] nq=$abc$30656$new_n3788
.subckt inv_x0 i=cpuregs[6][24] nq=$abc$30656$new_n3789
.subckt inv_x0 i=cpuregs[7][24] nq=$abc$30656$new_n3790
.subckt inv_x0 i=cpuregs[13][24] nq=$abc$30656$new_n3791
.subckt inv_x0 i=cpuregs[15][24] nq=$abc$30656$new_n3792
.subckt inv_x0 i=cpuregs[29][24] nq=$abc$30656$new_n3793
.subckt inv_x0 i=cpuregs[31][24] nq=$abc$30656$new_n3794
.subckt inv_x0 i=cpuregs[13][25] nq=$abc$30656$new_n3795
.subckt inv_x0 i=cpuregs[15][25] nq=$abc$30656$new_n3796
.subckt inv_x0 i=cpuregs[21][25] nq=$abc$30656$new_n3797
.subckt inv_x0 i=cpuregs[23][25] nq=$abc$30656$new_n3798
.subckt inv_x0 i=cpuregs[29][25] nq=$abc$30656$new_n3799
.subckt inv_x0 i=cpuregs[31][25] nq=$abc$30656$new_n3800
.subckt inv_x0 i=cpuregs[5][26] nq=$abc$30656$new_n3801
.subckt inv_x0 i=cpuregs[7][26] nq=$abc$30656$new_n3802
.subckt inv_x0 i=cpuregs[13][26] nq=$abc$30656$new_n3803
.subckt inv_x0 i=cpuregs[15][26] nq=$abc$30656$new_n3804
.subckt inv_x0 i=cpuregs[23][26] nq=$abc$30656$new_n3805
.subckt inv_x0 i=cpuregs[29][26] nq=$abc$30656$new_n3806
.subckt inv_x0 i=cpuregs[31][26] nq=$abc$30656$new_n3807
.subckt inv_x0 i=cpuregs[0][27] nq=$abc$30656$new_n3808
.subckt inv_x0 i=cpuregs[1][27] nq=$abc$30656$new_n3809
.subckt inv_x0 i=cpuregs[4][27] nq=$abc$30656$new_n3810
.subckt inv_x0 i=cpuregs[5][27] nq=$abc$30656$new_n3811
.subckt inv_x0 i=cpuregs[15][27] nq=$abc$30656$new_n3812
.subckt inv_x0 i=cpuregs[19][27] nq=$abc$30656$new_n3813
.subckt inv_x0 i=cpuregs[23][27] nq=$abc$30656$new_n3814
.subckt inv_x0 i=cpuregs[29][27] nq=$abc$30656$new_n3815
.subckt inv_x0 i=cpuregs[31][27] nq=$abc$30656$new_n3816
.subckt inv_x0 i=cpuregs[5][28] nq=$abc$30656$new_n3817
.subckt inv_x0 i=cpuregs[7][28] nq=$abc$30656$new_n3818
.subckt inv_x0 i=cpuregs[13][28] nq=$abc$30656$new_n3819
.subckt inv_x0 i=cpuregs[15][28] nq=$abc$30656$new_n3820
.subckt inv_x0 i=cpuregs[22][28] nq=$abc$30656$new_n3821
.subckt inv_x0 i=cpuregs[23][28] nq=$abc$30656$new_n3822
.subckt inv_x0 i=cpuregs[5][29] nq=$abc$30656$new_n3823
.subckt inv_x0 i=cpuregs[6][29] nq=$abc$30656$new_n3824
.subckt inv_x0 i=cpuregs[7][29] nq=$abc$30656$new_n3825
.subckt inv_x0 i=cpuregs[13][29] nq=$abc$30656$new_n3826
.subckt inv_x0 i=cpuregs[15][29] nq=$abc$30656$new_n3827
.subckt inv_x0 i=cpuregs[21][29] nq=$abc$30656$new_n3828
.subckt inv_x0 i=cpuregs[22][29] nq=$abc$30656$new_n3829
.subckt inv_x0 i=cpuregs[23][29] nq=$abc$30656$new_n3830
.subckt inv_x0 i=cpuregs[29][29] nq=$abc$30656$new_n3831
.subckt inv_x0 i=cpuregs[31][29] nq=$abc$30656$new_n3832
.subckt inv_x0 i=cpuregs[2][30] nq=$abc$30656$new_n3833
.subckt inv_x0 i=cpuregs[3][30] nq=$abc$30656$new_n3834
.subckt inv_x0 i=cpuregs[5][30] nq=$abc$30656$new_n3835
.subckt inv_x0 i=cpuregs[7][30] nq=$abc$30656$new_n3836
.subckt inv_x0 i=cpuregs[19][30] nq=$abc$30656$new_n3837
.subckt inv_x0 i=cpuregs[23][30] nq=$abc$30656$new_n3838
.subckt inv_x0 i=cpuregs[29][30] nq=$abc$30656$new_n3839
.subckt inv_x0 i=cpuregs[31][30] nq=$abc$30656$new_n3840
.subckt inv_x0 i=cpuregs[5][31] nq=$abc$30656$new_n3841
.subckt inv_x0 i=cpuregs[7][31] nq=$abc$30656$new_n3842
.subckt inv_x0 i=cpuregs[13][31] nq=$abc$30656$new_n3843
.subckt inv_x0 i=cpuregs[15][31] nq=$abc$30656$new_n3844
.subckt inv_x0 i=mem_wstrb[0] nq=$abc$30656$new_n3845
.subckt inv_x0 i=mem_wstrb[1] nq=$abc$30656$new_n3846
.subckt inv_x0 i=mem_wstrb[2] nq=$abc$30656$new_n3847
.subckt inv_x0 i=mem_wstrb[3] nq=$abc$30656$new_n3848
.subckt inv_x0 i=mem_rdata[24] nq=$abc$30656$new_n3849
.subckt inv_x0 i=mem_rdata[16] nq=$abc$30656$new_n3850
.subckt inv_x0 i=mem_rdata[8] nq=$abc$30656$new_n3851
.subckt inv_x0 i=mem_rdata[25] nq=$abc$30656$new_n3852
.subckt inv_x0 i=mem_rdata[17] nq=$abc$30656$new_n3853
.subckt inv_x0 i=mem_rdata[26] nq=$abc$30656$new_n3854
.subckt inv_x0 i=mem_rdata[18] nq=$abc$30656$new_n3855
.subckt inv_x0 i=mem_rdata[10] nq=$abc$30656$new_n3856
.subckt inv_x0 i=mem_rdata[27] nq=$abc$30656$new_n3857
.subckt inv_x0 i=mem_rdata[19] nq=$abc$30656$new_n3858
.subckt inv_x0 i=mem_rdata[28] nq=$abc$30656$new_n3859
.subckt inv_x0 i=mem_rdata[20] nq=$abc$30656$new_n3860
.subckt inv_x0 i=mem_rdata[29] nq=$abc$30656$new_n3861
.subckt inv_x0 i=mem_rdata[21] nq=$abc$30656$new_n3862
.subckt inv_x0 i=mem_rdata[30] nq=$abc$30656$new_n3863
.subckt inv_x0 i=mem_rdata[22] nq=$abc$30656$new_n3864
.subckt inv_x0 i=mem_rdata[31] nq=$abc$30656$new_n3865
.subckt inv_x0 i=mem_rdata[23] nq=$abc$30656$new_n3866
.subckt inv_x0 i=mem_rdata[15] nq=$abc$30656$new_n3867
.subckt inv_x0 i=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n3868
.subckt inv_x0 i=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n3869
.subckt inv_x0 i=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n3870
.subckt inv_x0 i=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n3871
.subckt inv_x0 i=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n3872
.subckt inv_x0 i=is_compare nq=$abc$30656$new_n3873
.subckt nor2_x0 i0=reg_op1[0] i1=reg_op1[1] nq=$abc$30656$new_n3874
.subckt or2_x1 i0=reg_op1[0] i1=reg_op1[1] q=$abc$30656$new_n3875
.subckt and2_x1 i0=reg_op1[1] i1=mem_wordsize[2] q=$abc$30656$new_n3876
.subckt nand2_x0 i0=reg_op1[1] i1=mem_wordsize[2] nq=$abc$30656$new_n3877
.subckt nor2_x0 i0=mem_wordsize[1] i1=mem_wordsize[2] nq=$abc$30656$new_n3878
.subckt or2_x1 i0=mem_wordsize[1] i1=mem_wordsize[2] q=$abc$30656$new_n3879
.subckt mux2_x1 cmd=$abc$30656$new_n3459 i0=$abc$30656$new_n3461 i1=$abc$30656$new_n3460 q=$abc$30656$new_n3880
.subckt mux2_x1 cmd=mem_wordsize[2] i0=mem_wordsize[1] i1=reg_op1[1] q=$abc$30656$new_n3881
.subckt nand2_x0 i0=$abc$30656$new_n3881 i1=$abc$30656$new_n3875 nq=mem_la_wstrb[0]
.subckt nor2_x0 i0=mem_state[1] i1=mem_state[0] nq=$abc$30656$new_n3883
.subckt or2_x1 i0=mem_state[1] i1=mem_state[0] q=$abc$30656$new_n3884
.subckt nand2_x0 i0=$abc$30656$new_n3883 i1=mem_do_wdata nq=$abc$30656$new_n3885
.subckt and3_x1 i0=$abc$30656$new_n3883 i1=resetn i2=mem_do_wdata q=mem_la_write
.subckt and2_x1 i0=reg_op1[0] i1=$abc$30656$new_n3461 q=$abc$30656$new_n3887
.subckt or21nand_x0 i0=reg_op1[1] i1=$abc$30656$new_n3462 i2=$abc$30656$new_n3881 nq=mem_la_wstrb[1]
.subckt and2_x1 i0=$abc$30656$new_n3462 i1=reg_op1[1] q=$abc$30656$new_n3889
.subckt nand2_x0 i0=$abc$30656$new_n3462 i1=reg_op1[1] nq=$abc$30656$new_n3890
.subckt and2_x1 i0=$abc$30656$new_n3879 i1=$abc$30656$new_n3877 q=$abc$30656$new_n3891
.subckt nand2_x0 i0=$abc$30656$new_n3879 i1=$abc$30656$new_n3877 nq=$abc$30656$new_n3892
.subckt nand2_x0 i0=$abc$30656$new_n3891 i1=$abc$30656$new_n3890 nq=mem_la_wstrb[2]
.subckt and2_x1 i0=reg_op1[0] i1=reg_op1[1] q=$abc$30656$new_n3894
.subckt nand2_x0 i0=reg_op1[0] i1=reg_op1[1] nq=$abc$30656$new_n3895
.subckt nand3_x0 i0=$abc$30656$new_n3895 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n3877 nq=mem_la_wstrb[3]
.subckt or2_x1 i0=mem_do_prefetch i1=mem_do_rinst q=$abc$30656$new_n3897
.subckt nor2_x0 i0=mem_do_rinst i1=mem_do_rdata nq=$abc$30656$new_n3898
.subckt nor3_x0 i0=mem_do_prefetch i1=mem_do_rinst i2=mem_do_rdata nq=$abc$30656$new_n3899
.subckt or3_x1 i0=mem_do_prefetch i1=mem_do_rinst i2=mem_do_rdata q=$abc$30656$new_n3900
.subckt and2_x1 i0=$abc$30656$new_n3900 i1=$abc$30656$new_n3883 q=$abc$30656$new_n3901
.subckt and3_x1 i0=$abc$30656$new_n3900 i1=$abc$30656$new_n3883 i2=resetn q=mem_la_read
.subckt nor3_x0 i0=instr_rdcycleh i1=instr_rdinstr i2=instr_rdinstrh nq=$abc$30656$new_n3903
.subckt nor4_x0 i0=instr_slti i1=instr_sltiu i2=instr_slt i3=instr_sltu nq=$abc$30656$new_n3904
.subckt nor3_x0 i0=instr_lw i1=instr_lhu i2=instr_sw nq=$abc$30656$new_n3905
.subckt and3_x1 i0=$abc$30656$new_n3905 i1=$abc$30656$new_n3904 i2=$abc$30656$new_n3903 q=$abc$30656$new_n3906
.subckt nor4_x0 i0=instr_bltu i1=instr_addi i2=instr_xori i3=instr_add nq=$abc$30656$new_n3907
.subckt nor4_x0 i0=instr_sub i1=instr_sll i2=instr_xor i3=instr_srl nq=$abc$30656$new_n3908
.subckt nor4_x0 i0=instr_srli i1=instr_slli i2=instr_srai i3=instr_rdcycle nq=$abc$30656$new_n3909
.subckt nor4_x0 i0=instr_lh i1=instr_beq i2=instr_bne i3=instr_blt nq=$abc$30656$new_n3910
.subckt and4_x1 i0=$abc$30656$new_n3910 i1=$abc$30656$new_n3909 i2=$abc$30656$new_n3908 i3=$abc$30656$new_n3907 q=$abc$30656$new_n3911
.subckt nor2_x0 i0=instr_andi i1=instr_and nq=$abc$30656$new_n3912
.subckt or2_x1 i0=instr_andi i1=instr_and q=$abc$30656$new_n3913
.subckt nor4_x0 i0=instr_jal i1=instr_jalr i2=instr_andi i3=instr_and nq=$abc$30656$new_n3914
.subckt nor2_x0 i0=instr_lbu i1=instr_lb nq=$abc$30656$new_n3915
.subckt or2_x1 i0=instr_lbu i1=instr_lb q=$abc$30656$new_n3916
.subckt nor4_x0 i0=instr_lbu i1=instr_sb i2=instr_sh i3=instr_lb nq=$abc$30656$new_n3917
.subckt nor4_x0 i0=instr_bge i1=instr_bgeu i2=instr_sra i3=instr_fence nq=$abc$30656$new_n3918
.subckt nor2_x0 i0=instr_ori i1=instr_or nq=$abc$30656$new_n3919
.subckt or2_x1 i0=instr_ori i1=instr_or q=$abc$30656$new_n3920
.subckt nor4_x0 i0=instr_lui i1=instr_auipc i2=instr_ori i3=instr_or nq=$abc$30656$new_n3921
.subckt and4_x1 i0=$abc$30656$new_n3921 i1=$abc$30656$new_n3918 i2=$abc$30656$new_n3917 i3=$abc$30656$new_n3914 q=$abc$30656$new_n3922
.subckt and3_x1 i0=$abc$30656$new_n3922 i1=$abc$30656$new_n3911 i2=$abc$30656$new_n3906 q=$abc$30656$new_n3923
.subckt and21nor_x0 i0=mem_wordsize[2] i1=reg_op1[0] i2=mem_wordsize[0] nq=$abc$30656$new_n3924
.subckt nor2_x0 i0=mem_do_rdata i1=mem_do_wdata nq=$abc$30656$new_n3925
.subckt or2_x1 i0=mem_do_rdata i1=mem_do_wdata q=$abc$30656$new_n3926
.subckt nor2_x0 i0=$abc$30656$new_n3924 i1=$abc$30656$new_n3874 nq=$abc$30656$new_n3927
.subckt or2_x1 i0=$abc$30656$new_n3924 i1=$abc$30656$new_n3874 q=$abc$30656$new_n3928
.subckt and2_x1 i0=resetn i1=mem_do_rinst q=$abc$30656$new_n3929
.subckt nand2_x0 i0=resetn i1=mem_do_rinst nq=$abc$30656$new_n3930
.subckt and3_x1 i0=resetn i1=reg_pc[1] i2=mem_do_rinst q=$abc$30656$new_n3931
.subckt nand3_x0 i0=resetn i1=reg_pc[1] i2=mem_do_rinst nq=$abc$30656$new_n3932
.subckt and2_x1 i0=$abc$30656$new_n3932 i1=resetn q=$abc$30656$new_n3933
.subckt nand2_x0 i0=$abc$30656$new_n3932 i1=resetn nq=$abc$30656$new_n3934
.subckt and21nor_x0 i0=$abc$30656$new_n3926 i1=$abc$30656$new_n3927 i2=$abc$30656$new_n3934 nq=$abc$30656$new_n3935
.subckt or21nand_x0 i0=$abc$30656$new_n3925 i1=$abc$30656$new_n3928 i2=$abc$30656$new_n3933 nq=$abc$30656$new_n3936
.subckt nand2_x0 i0=$abc$30656$new_n3935 i1=cpu_state[2] nq=$abc$30656$new_n3937
.subckt nand3_x0 i0=$abc$30656$new_n3935 i1=$abc$30656$new_n3923 i2=cpu_state[2] nq=$abc$30656$new_n3938
.subckt nand2_x0 i0=cpu_state[0] i1=resetn nq=$abc$30656$new_n3939
.subckt inv_x0 i=$abc$30656$new_n3939 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28357
.subckt nor4_x0 i0=$abc$30656$new_n3925 i1=$abc$30656$new_n3924 i2=$abc$30656$new_n3874 i3=$abc$30656$new_n3396 nq=$abc$30656$new_n3941
.subckt nor2_x0 i0=$abc$30656$new_n3941 i1=$abc$30656$new_n3931 nq=$abc$30656$new_n3942
.subckt or2_x1 i0=$abc$30656$new_n3941 i1=$abc$30656$new_n3931 q=$abc$30656$new_n3943
.subckt nand3_x0 i0=$abc$30656$new_n3942 i1=$abc$30656$new_n3939 i2=$abc$30656$new_n3938 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[0]
.subckt and3_x1 i0=mem_state[1] i1=mem_state[0] i2=mem_do_rinst q=$abc$30656$new_n3945
.subckt nand3_x0 i0=mem_state[1] i1=mem_state[0] i2=mem_do_rinst nq=$abc$30656$new_n3946
.subckt or3_x1 i0=mem_do_rinst i1=mem_do_rdata i2=mem_do_wdata q=$abc$30656$new_n3947
.subckt and2_x1 i0=mem_valid i1=mem_ready q=$abc$30656$new_n3948
.subckt nand2_x0 i0=mem_valid i1=mem_ready nq=$abc$30656$new_n3949
.subckt and2_x1 i0=$abc$30656$new_n3948 i1=$abc$30656$new_n3947 q=$abc$30656$new_n3950
.subckt nand2_x0 i0=$abc$30656$new_n3948 i1=$abc$30656$new_n3947 nq=$abc$30656$new_n3951
.subckt and21nor_x0 i0=$abc$30656$new_n3884 i1=$abc$30656$new_n3950 i2=$abc$30656$new_n3945 nq=$abc$30656$new_n3952
.subckt or21nand_x0 i0=$abc$30656$new_n3883 i1=$abc$30656$new_n3951 i2=$abc$30656$new_n3946 nq=$abc$30656$new_n3953
.subckt and21nor_x0 i0=$abc$30656$new_n3953 i1=resetn i2=$abc$30656$new_n3301 nq=$abc$30656$new_n3954
.subckt or21nand_x0 i0=$abc$30656$new_n3952 i1=$abc$30656$new_n3396 i2=mem_do_prefetch nq=$abc$30656$new_n3955
.subckt and21nor_x0 i0=mem_do_prefetch i1=$abc$30656$new_n3952 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n3956
.subckt nor3_x0 i0=instr_sb i1=instr_sh i2=instr_sw nq=$abc$30656$new_n3957
.subckt and4_x1 i0=$abc$30656$new_n3957 i1=$abc$30656$new_n3956 i2=cpu_state[5] i3=$abc$30656$new_n3290 q=$abc$30656$new_n3958
.subckt or2_x1 i0=instr_lhu i1=instr_lh q=$abc$30656$new_n3959
.subckt nand2_x0 i0=$abc$30656$new_n3915 i1=cpu_state[6] nq=$abc$30656$new_n3960
.subckt or3_x1 i0=instr_lw i1=instr_lhu i2=instr_lh q=$abc$30656$new_n3961
.subckt nand2_x0 i0=cpu_state[5] i1=mem_do_wdata nq=$abc$30656$new_n3962
.subckt nand2_x0 i0=cpu_state[6] i1=mem_do_rdata nq=$abc$30656$new_n3963
.subckt and2_x1 i0=$abc$30656$new_n3963 i1=$abc$30656$new_n3962 q=$abc$30656$new_n3964
.subckt or21nand_x0 i0=$abc$30656$new_n3960 i1=$abc$30656$new_n3961 i2=$abc$30656$new_n3964 nq=$abc$30656$new_n3965
.subckt nand2_x0 i0=$abc$30656$new_n3965 i1=$abc$30656$new_n3956 nq=$abc$30656$new_n3966
.subckt nor2_x0 i0=cpu_state[5] i1=cpu_state[6] nq=$abc$30656$new_n3967
.subckt or2_x1 i0=cpu_state[5] i1=cpu_state[6] q=$abc$30656$new_n3968
.subckt and2_x1 i0=$abc$30656$new_n3968 i1=mem_do_prefetch q=$abc$30656$new_n3969
.subckt and21nor_x0 i0=$abc$30656$new_n3969 i1=$abc$30656$new_n3952 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n3970
.subckt or3_x1 i0=cpu_state[5] i1=cpu_state[6] i2=cpu_state[1] q=$abc$30656$new_n3971
.subckt and2_x1 i0=$abc$30656$new_n3971 i1=$abc$30656$new_n3970 q=$abc$30656$new_n3972
.subckt nand2_x0 i0=$abc$30656$new_n3972 i1=$abc$30656$new_n3966 nq=$abc$30656$new_n3973
.subckt and2_x1 i0=$abc$30656$new_n3952 i1=resetn q=$abc$30656$new_n3974
.subckt nand2_x0 i0=$abc$30656$new_n3952 i1=resetn nq=$abc$30656$new_n3975
.subckt or21nand_x0 i0=$abc$30656$new_n3973 i1=$abc$30656$new_n3958 i2=mem_wordsize[0] nq=$abc$30656$new_n3976
.subckt nand4_x0 i0=$abc$30656$new_n3956 i1=instr_sw i2=cpu_state[5] i3=$abc$30656$new_n3290 nq=$abc$30656$new_n3977
.subckt and2_x1 i0=resetn i1=cpu_state[1] q=$abc$30656$new_n3978
.subckt nand2_x0 i0=resetn i1=cpu_state[1] nq=$abc$30656$new_n3979
.subckt and2_x1 i0=cpu_state[6] i1=$abc$30656$new_n3299 q=$abc$30656$new_n3980
.subckt nand2_x0 i0=cpu_state[6] i1=$abc$30656$new_n3299 nq=$abc$30656$new_n3981
.subckt nand3_x0 i0=$abc$30656$new_n3980 i1=$abc$30656$new_n3955 i2=resetn nq=$abc$30656$new_n3982
.subckt nand4_x0 i0=$abc$30656$new_n3980 i1=$abc$30656$new_n3955 i2=instr_lw i3=resetn nq=$abc$30656$new_n3983
.subckt and3_x1 i0=$abc$30656$new_n3983 i1=$abc$30656$new_n3979 i2=$abc$30656$new_n3977 q=$abc$30656$new_n3984
.subckt nand2_x0 i0=$abc$30656$new_n3984 i1=$abc$30656$new_n3976 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[0]
.subckt or21nand_x0 i0=$abc$30656$new_n3973 i1=$abc$30656$new_n3958 i2=mem_wordsize[1] nq=$abc$30656$new_n3986
.subckt nand4_x0 i0=$abc$30656$new_n3956 i1=instr_sb i2=cpu_state[5] i3=$abc$30656$new_n3290 nq=$abc$30656$new_n3987
.subckt nand4_x0 i0=$abc$30656$new_n3980 i1=$abc$30656$new_n3955 i2=$abc$30656$new_n3916 i3=resetn nq=$abc$30656$new_n3988
.subckt and2_x1 i0=$abc$30656$new_n3988 i1=$abc$30656$new_n3987 q=$abc$30656$new_n3989
.subckt nand2_x0 i0=$abc$30656$new_n3989 i1=$abc$30656$new_n3986 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[1]
.subckt or3_x1 i0=instr_lui i1=instr_auipc i2=instr_jal q=$0\is_lui_auipc_jal[0:0]
.subckt or3_x1 i0=instr_blt i1=instr_slti i2=instr_slt q=$0\is_slti_blt_slt[0:0]
.subckt or3_x1 i0=instr_bltu i1=instr_sltiu i2=instr_sltu q=$0\is_sltiu_bltu_sltu[0:0]
.subckt nand3_x0 i0=$abc$30656$new_n3953 i1=resetn i2=$abc$30656$new_n3301 nq=$abc$30656$new_n3994
.subckt nand4_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n3953 i2=resetn i3=$abc$30656$new_n3301 nq=$abc$30656$new_n3995
.subckt inv_x0 i=$abc$30656$new_n3995 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29145
.subckt and2_x1 i0=is_beq_bne_blt_bge_bltu_bgeu i1=cpu_state[3] q=$abc$30656$new_n3997
.subckt nand2_x0 i0=is_beq_bne_blt_bge_bltu_bgeu i1=cpu_state[3] nq=$abc$30656$new_n3998
.subckt nand2_x0 i0=$abc$30656$new_n3997 i1=$abc$30656$new_n3953 nq=$abc$30656$new_n3999
.subckt nor3_x0 i0=reg_sh[3] i1=reg_sh[2] i2=reg_sh[4] nq=$abc$30656$new_n4000
.subckt or3_x1 i0=reg_sh[3] i1=reg_sh[2] i2=reg_sh[4] q=$abc$30656$new_n4001
.subckt nor4_x0 i0=reg_sh[3] i1=reg_sh[2] i2=reg_sh[0] i3=reg_sh[4] nq=$abc$30656$new_n4002
.subckt or4_x1 i0=reg_sh[3] i1=reg_sh[2] i2=reg_sh[0] i3=reg_sh[4] q=$abc$30656$new_n4003
.subckt nand3_x0 i0=$abc$30656$new_n4002 i1=$abc$30656$new_n3537 i2=cpu_state[4] nq=$abc$30656$new_n4004
.subckt and2_x1 i0=cpu_state[2] i1=resetn q=$abc$30656$new_n4005
.subckt nand2_x0 i0=cpu_state[2] i1=resetn nq=$abc$30656$new_n4006
.subckt nor4_x0 i0=instr_rdcycle i1=instr_rdcycleh i2=instr_rdinstr i3=instr_rdinstrh nq=$abc$30656$new_n4007
.subckt or4_x1 i0=instr_rdcycle i1=instr_rdcycleh i2=instr_rdinstr i3=instr_rdinstrh q=$abc$30656$new_n4008
.subckt nand2_x0 i0=$abc$30656$new_n4008 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n4009
.subckt nand2_x0 i0=$abc$30656$new_n3539 i1=cpu_state[1] nq=$abc$30656$new_n4010
.subckt nand2_x0 i0=$abc$30656$new_n3291 i1=cpu_state[3] nq=$abc$30656$new_n4011
.subckt and2_x1 i0=decoder_trigger i1=instr_jal q=$abc$30656$new_n4012
.subckt nand2_x0 i0=decoder_trigger i1=instr_jal nq=$abc$30656$new_n4013
.subckt and2_x1 i0=decoder_trigger i1=cpu_state[1] q=$abc$30656$new_n4014
.subckt nand2_x0 i0=decoder_trigger i1=cpu_state[1] nq=$abc$30656$new_n4015
.subckt and3_x1 i0=decoder_trigger i1=resetn i2=cpu_state[1] q=$abc$30656$new_n4016
.subckt nand3_x0 i0=decoder_trigger i1=resetn i2=cpu_state[1] nq=$abc$30656$new_n4017
.subckt and4_x1 i0=decoder_trigger i1=instr_jal i2=resetn i3=cpu_state[1] q=$abc$30656$new_n4018
.subckt nand4_x0 i0=decoder_trigger i1=instr_jal i2=resetn i3=cpu_state[1] nq=$abc$30656$new_n4019
.subckt and3_x1 i0=$abc$30656$new_n4019 i1=$abc$30656$new_n4011 i2=$abc$30656$new_n4010 q=$abc$30656$new_n4020
.subckt nand4_x0 i0=$abc$30656$new_n4020 i1=$abc$30656$new_n4009 i2=$abc$30656$new_n4004 i3=$abc$30656$new_n3999 nq=$abc$30656$new_n4021
.subckt or21nand_x0 i0=$abc$30656$new_n4021 i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29145 i2=$abc$30656$new_n3942 nq=$abc$30656$new_n4022
.subckt nand2_x0 i0=$abc$30656$new_n4022 i1=resetn nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[1]
.subckt and2_x1 i0=decoder_trigger i1=$abc$30656$new_n3534 q=$abc$30656$new_n4024
.subckt nand2_x0 i0=decoder_trigger i1=$abc$30656$new_n3534 nq=$abc$30656$new_n4025
.subckt and2_x1 i0=$abc$30656$new_n4016 i1=$abc$30656$new_n3534 q=$abc$30656$new_n4026
.subckt nand2_x0 i0=$abc$30656$new_n4016 i1=$abc$30656$new_n3534 nq=$abc$30656$new_n4027
.subckt nor3_x0 i0=$abc$30656$new_n4027 i1=$abc$30656$new_n3941 i2=$abc$30656$new_n3931 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[2]
.subckt nor3_x0 i0=$abc$30656$new_n3998 i1=$abc$30656$new_n3941 i2=$abc$30656$new_n3931 nq=$abc$30656$new_n4029
.subckt nor2_x0 i0=is_lui_auipc_jal i1=is_jalr_addi_slti_sltiu_xori_ori_andi nq=$abc$30656$new_n4030
.subckt or2_x1 i0=is_lui_auipc_jal i1=is_jalr_addi_slti_sltiu_xori_ori_andi q=$abc$30656$new_n4031
.subckt and3_x1 i0=$abc$30656$new_n4031 i1=$abc$30656$new_n3935 i2=cpu_state[2] q=$abc$30656$new_n4032
.subckt and21nor_x0 i0=$abc$30656$new_n3974 i1=$abc$30656$new_n4029 i2=$abc$30656$new_n4032 nq=$abc$30656$new_n4033
.subckt and2_x1 i0=$abc$30656$new_n3540 i1=cpu_state[2] q=$abc$30656$new_n4034
.subckt and3_x1 i0=$abc$30656$new_n4030 i1=$abc$30656$new_n3540 i2=cpu_state[2] q=$abc$30656$new_n4035
.subckt nor4_x0 i0=is_sb_sh_sw i1=is_lui_auipc_jal i2=is_jalr_addi_slti_sltiu_xori_ori_andi i3=is_sll_srl_sra nq=$abc$30656$new_n4036
.subckt and3_x1 i0=$abc$30656$new_n4036 i1=$abc$30656$new_n4007 i2=$abc$30656$new_n3542 q=$abc$30656$new_n4037
.subckt nand2_x0 i0=$abc$30656$new_n4037 i1=$abc$30656$new_n4034 nq=$abc$30656$new_n4038
.subckt or3_x1 i0=$abc$30656$new_n4038 i1=$abc$30656$new_n3936 i2=$abc$30656$new_n3923 q=$abc$30656$new_n4039
.subckt nand2_x0 i0=$abc$30656$new_n4039 i1=$abc$30656$new_n4033 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[3]
.subckt or21nand_x0 i0=$abc$30656$new_n3973 i1=$abc$30656$new_n3958 i2=mem_wordsize[2] nq=$abc$30656$new_n4041
.subckt nand4_x0 i0=$abc$30656$new_n3980 i1=$abc$30656$new_n3959 i2=$abc$30656$new_n3955 i3=resetn nq=$abc$30656$new_n4042
.subckt nand4_x0 i0=$abc$30656$new_n3956 i1=instr_sh i2=cpu_state[5] i3=$abc$30656$new_n3290 nq=$abc$30656$new_n4043
.subckt and2_x1 i0=$abc$30656$new_n4043 i1=$abc$30656$new_n4042 q=$abc$30656$new_n4044
.subckt nand2_x0 i0=$abc$30656$new_n4044 i1=$abc$30656$new_n4041 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[2]
.subckt and21nor_x0 i0=$abc$30656$new_n4002 i1=$abc$30656$new_n3537 i2=$abc$30656$new_n3464 nq=$abc$30656$new_n4046
.subckt or21nand_x0 i0=$abc$30656$new_n4003 i1=reg_sh[1] i2=cpu_state[4] nq=$abc$30656$new_n4047
.subckt nand2_x0 i0=is_slli_srli_srai i1=cpu_state[2] nq=$abc$30656$new_n4048
.subckt nand2_x0 i0=$abc$30656$new_n4048 i1=$abc$30656$new_n4047 nq=$abc$30656$new_n4049
.subckt nand2_x0 i0=$abc$30656$new_n4049 i1=$abc$30656$new_n3935 nq=$abc$30656$new_n4050
.subckt nand4_x0 i0=$abc$30656$new_n4035 i1=$abc$30656$new_n4007 i2=$abc$30656$new_n3542 i3=resetn nq=$abc$30656$new_n4051
.subckt or4_x1 i0=$abc$30656$new_n4051 i1=$abc$30656$new_n3943 i2=$abc$30656$new_n3923 i3=$abc$30656$new_n3541 q=$abc$30656$new_n4052
.subckt or2_x1 i0=$abc$30656$new_n3923 i1=$abc$30656$new_n3542 q=$abc$30656$new_n4053
.subckt nand2_x0 i0=$abc$30656$new_n4052 i1=$abc$30656$new_n4050 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[4]
.subckt nand3_x0 i0=$abc$30656$new_n3994 i1=$abc$30656$new_n3935 i2=cpu_state[5] nq=$abc$30656$new_n4055
.subckt or4_x1 i0=$abc$30656$new_n4051 i1=$abc$30656$new_n3943 i2=$abc$30656$new_n3923 i3=$abc$30656$new_n3544 q=$abc$30656$new_n4056
.subckt nand2_x0 i0=$abc$30656$new_n4056 i1=$abc$30656$new_n4055 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[5]
.subckt nand3_x0 i0=$abc$30656$new_n3994 i1=$abc$30656$new_n3935 i2=cpu_state[6] nq=$abc$30656$new_n4058
.subckt or21nand_x0 i0=$abc$30656$new_n3937 i1=$abc$30656$new_n4053 i2=$abc$30656$new_n4058 nq=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[6]
.subckt and3_x1 i0=$abc$30656$new_n3462 i1=reg_op1[1] i2=mem_wordsize[1] q=$abc$30656$new_n4060
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[16] nq=$abc$30656$new_n4061
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[8] i1=mem_rdata[24] q=$abc$30656$new_n4062
.subckt nand3_x0 i0=$abc$30656$new_n4062 i1=reg_op1[0] i2=mem_wordsize[1] nq=$abc$30656$new_n4063
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[0] nq=$abc$30656$new_n4064
.subckt nand3_x0 i0=$abc$30656$new_n4064 i1=$abc$30656$new_n4063 i2=$abc$30656$new_n4061 nq=$abc$30656$new_n4065
.subckt nand2_x0 i0=$abc$30656$new_n4065 i1=cpu_state[6] nq=$abc$30656$new_n4066
.subckt nor3_x0 i0=cpu_state[6] i1=cpu_state[4] i2=cpu_state[3] nq=$abc$30656$new_n4067
.subckt or3_x1 i0=cpu_state[6] i1=cpu_state[4] i2=cpu_state[3] q=$abc$30656$new_n4068
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[0] nq=$abc$30656$new_n4069
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[0] nq=$abc$30656$new_n4070
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[32] nq=$abc$30656$new_n4071
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[32] nq=$abc$30656$new_n4072
.subckt and3_x1 i0=$abc$30656$new_n4072 i1=$abc$30656$new_n4071 i2=$abc$30656$new_n4070 q=$abc$30656$new_n4073
.subckt and21nor_x0 i0=$abc$30656$new_n4073 i1=$abc$30656$new_n4069 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4074
.subckt nand2_x0 i0=decoded_imm[0] i1=cpu_state[3] nq=$abc$30656$new_n4075
.subckt nand2_x0 i0=cpu_state[4] i1=reg_op1[0] nq=$abc$30656$new_n4076
.subckt nand2_x0 i0=$abc$30656$new_n4076 i1=$abc$30656$new_n4075 nq=$abc$30656$new_n4077
.subckt nor2_x0 i0=$abc$30656$new_n4077 i1=$abc$30656$new_n4074 nq=$abc$30656$new_n4078
.subckt nand2_x0 i0=$abc$30656$new_n4078 i1=$abc$30656$new_n4066 nq=$procmux$1296.Y[0]
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[1] nq=$abc$30656$new_n4080
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[9] i1=mem_rdata[25] q=$abc$30656$new_n4081
.subckt and2_x1 i0=reg_op1[0] i1=mem_wordsize[1] q=$abc$30656$new_n4082
.subckt nand2_x0 i0=$abc$30656$new_n4082 i1=$abc$30656$new_n4081 nq=$abc$30656$new_n4083
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[17] nq=$abc$30656$new_n4084
.subckt nand3_x0 i0=$abc$30656$new_n4084 i1=$abc$30656$new_n4083 i2=$abc$30656$new_n4080 nq=$abc$30656$new_n4085
.subckt nand2_x0 i0=$abc$30656$new_n4085 i1=cpu_state[6] nq=$abc$30656$new_n4086
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[1] nq=$abc$30656$new_n4087
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[1] nq=$abc$30656$new_n4088
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[33] nq=$abc$30656$new_n4089
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[33] nq=$abc$30656$new_n4090
.subckt and3_x1 i0=$abc$30656$new_n4090 i1=$abc$30656$new_n4089 i2=$abc$30656$new_n4088 q=$abc$30656$new_n4091
.subckt and21nor_x0 i0=$abc$30656$new_n4091 i1=$abc$30656$new_n4087 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4092
.subckt and2_x1 i0=cpu_state[4] i1=reg_op1[1] q=$abc$30656$new_n4093
.subckt nand2_x0 i0=cpu_state[4] i1=reg_op1[1] nq=$abc$30656$new_n4094
.subckt and2_x1 i0=decoded_imm[1] i1=reg_pc[1] q=$abc$30656$new_n4095
.subckt nand2_x0 i0=decoded_imm[1] i1=reg_pc[1] nq=$abc$30656$new_n4096
.subckt or21nand_x0 i0=decoded_imm[1] i1=reg_pc[1] i2=cpu_state[3] nq=$abc$30656$new_n4097
.subckt or21nand_x0 i0=$abc$30656$new_n4097 i1=$abc$30656$new_n4095 i2=$abc$30656$new_n4094 nq=$abc$30656$new_n4098
.subckt nor2_x0 i0=$abc$30656$new_n4098 i1=$abc$30656$new_n4092 nq=$abc$30656$new_n4099
.subckt nand2_x0 i0=$abc$30656$new_n4099 i1=$abc$30656$new_n4086 nq=$procmux$1296.Y[1]
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[18] nq=$abc$30656$new_n4101
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[10] i1=mem_rdata[26] q=$abc$30656$new_n4102
.subckt nand3_x0 i0=$abc$30656$new_n4102 i1=reg_op1[0] i2=mem_wordsize[1] nq=$abc$30656$new_n4103
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[2] nq=$abc$30656$new_n4104
.subckt nand3_x0 i0=$abc$30656$new_n4104 i1=$abc$30656$new_n4103 i2=$abc$30656$new_n4101 nq=$abc$30656$new_n4105
.subckt and2_x1 i0=decoded_imm[2] i1=reg_pc[2] q=$abc$30656$new_n4106
.subckt xor2_x0 i0=decoded_imm[2] i1=reg_pc[2] q=$abc$30656$new_n4107
.subckt nexor2_x0 i0=decoded_imm[2] i1=reg_pc[2] nq=$abc$30656$new_n4108
.subckt nand2_x0 i0=$abc$30656$new_n4107 i1=$abc$30656$new_n4095 nq=$abc$30656$new_n4109
.subckt and21nor_x0 i0=$abc$30656$new_n4108 i1=$abc$30656$new_n4096 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n4110
.subckt nand2_x0 i0=$abc$30656$new_n4110 i1=$abc$30656$new_n4109 nq=$abc$30656$new_n4111
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[2] nq=$abc$30656$new_n4112
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[2] nq=$abc$30656$new_n4113
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[34] nq=$abc$30656$new_n4114
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[34] nq=$abc$30656$new_n4115
.subckt and3_x1 i0=$abc$30656$new_n4115 i1=$abc$30656$new_n4114 i2=$abc$30656$new_n4113 q=$abc$30656$new_n4116
.subckt and21nor_x0 i0=$abc$30656$new_n4116 i1=$abc$30656$new_n4112 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4117
.subckt and2_x1 i0=reg_op1[2] i1=cpu_state[4] q=$abc$30656$new_n4118
.subckt or2_x1 i0=$abc$30656$new_n4118 i1=$abc$30656$new_n4117 q=$abc$30656$new_n4119
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4105 i2=$abc$30656$new_n4119 nq=$abc$30656$new_n4120
.subckt nand2_x0 i0=$abc$30656$new_n4120 i1=$abc$30656$new_n4111 nq=$procmux$1296.Y[2]
.subckt and21nor_x0 i0=$abc$30656$new_n4095 i1=$abc$30656$new_n4107 i2=$abc$30656$new_n4106 nq=$abc$30656$new_n4122
.subckt nand2_x0 i0=decoded_imm[3] i1=reg_pc[3] nq=$abc$30656$new_n4123
.subckt nor2_x0 i0=decoded_imm[3] i1=reg_pc[3] nq=$abc$30656$new_n4124
.subckt xor2_x0 i0=decoded_imm[3] i1=reg_pc[3] q=$abc$30656$new_n4125
.subckt nexor2_x0 i0=$abc$30656$new_n4125 i1=$abc$30656$new_n4122 nq=$abc$30656$new_n4126
.subckt nand2_x0 i0=$abc$30656$new_n4126 i1=cpu_state[3] nq=$abc$30656$new_n4127
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[19] nq=$abc$30656$new_n4128
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[11] i1=mem_rdata[27] q=$abc$30656$new_n4129
.subckt nand2_x0 i0=$abc$30656$new_n4129 i1=$abc$30656$new_n4082 nq=$abc$30656$new_n4130
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[3] nq=$abc$30656$new_n4131
.subckt nand3_x0 i0=$abc$30656$new_n4131 i1=$abc$30656$new_n4130 i2=$abc$30656$new_n4128 nq=$abc$30656$new_n4132
.subckt and2_x1 i0=reg_op1[3] i1=cpu_state[4] q=$abc$30656$new_n4133
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[3] nq=$abc$30656$new_n4134
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[35] nq=$abc$30656$new_n4135
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[35] nq=$abc$30656$new_n4136
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[3] nq=$abc$30656$new_n4137
.subckt and3_x1 i0=$abc$30656$new_n4137 i1=$abc$30656$new_n4136 i2=$abc$30656$new_n4135 q=$abc$30656$new_n4138
.subckt and21nor_x0 i0=$abc$30656$new_n4138 i1=$abc$30656$new_n4134 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4139
.subckt or2_x1 i0=$abc$30656$new_n4139 i1=$abc$30656$new_n4133 q=$abc$30656$new_n4140
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4132 i2=$abc$30656$new_n4140 nq=$abc$30656$new_n4141
.subckt nand2_x0 i0=$abc$30656$new_n4141 i1=$abc$30656$new_n4127 nq=$procmux$1296.Y[3]
.subckt or2_x1 i0=decoded_imm[4] i1=reg_pc[4] q=$abc$30656$new_n4143
.subckt and2_x1 i0=decoded_imm[4] i1=reg_pc[4] q=$abc$30656$new_n4144
.subckt nexor2_x0 i0=decoded_imm[4] i1=reg_pc[4] nq=$abc$30656$new_n4145
.subckt and21nor_x0 i0=$abc$30656$new_n4122 i1=$abc$30656$new_n4123 i2=$abc$30656$new_n4124 nq=$abc$30656$new_n4146
.subckt nexor2_x0 i0=$abc$30656$new_n4146 i1=$abc$30656$new_n4145 nq=$abc$30656$new_n4147
.subckt and2_x1 i0=$abc$30656$new_n4147 i1=cpu_state[3] q=$abc$30656$new_n4148
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[4] nq=$abc$30656$new_n4149
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[20] nq=$abc$30656$new_n4150
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[12] i1=mem_rdata[28] q=$abc$30656$new_n4151
.subckt nand3_x0 i0=$abc$30656$new_n4151 i1=reg_op1[0] i2=mem_wordsize[1] nq=$abc$30656$new_n4152
.subckt nand3_x0 i0=$abc$30656$new_n4152 i1=$abc$30656$new_n4150 i2=$abc$30656$new_n4149 nq=$abc$30656$new_n4153
.subckt and2_x1 i0=$abc$30656$new_n4153 i1=cpu_state[6] q=$abc$30656$new_n4154
.subckt and2_x1 i0=reg_op1[4] i1=cpu_state[4] q=$abc$30656$new_n4155
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[4] nq=$abc$30656$new_n4156
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[4] nq=$abc$30656$new_n4157
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[36] nq=$abc$30656$new_n4158
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[36] nq=$abc$30656$new_n4159
.subckt and3_x1 i0=$abc$30656$new_n4159 i1=$abc$30656$new_n4158 i2=$abc$30656$new_n4157 q=$abc$30656$new_n4160
.subckt and21nor_x0 i0=$abc$30656$new_n4160 i1=$abc$30656$new_n4156 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4161
.subckt or2_x1 i0=$abc$30656$new_n4161 i1=$abc$30656$new_n4155 q=$abc$30656$new_n4162
.subckt or3_x1 i0=$abc$30656$new_n4162 i1=$abc$30656$new_n4154 i2=$abc$30656$new_n4148 q=$procmux$1296.Y[4]
.subckt and21nor_x0 i0=$abc$30656$new_n4143 i1=$abc$30656$new_n4146 i2=$abc$30656$new_n4144 nq=$abc$30656$new_n4164
.subckt nand2_x0 i0=decoded_imm[5] i1=reg_pc[5] nq=$abc$30656$new_n4165
.subckt nor2_x0 i0=decoded_imm[5] i1=reg_pc[5] nq=$abc$30656$new_n4166
.subckt xor2_x0 i0=decoded_imm[5] i1=reg_pc[5] q=$abc$30656$new_n4167
.subckt nexor2_x0 i0=$abc$30656$new_n4167 i1=$abc$30656$new_n4164 nq=$abc$30656$new_n4168
.subckt nand2_x0 i0=$abc$30656$new_n4168 i1=cpu_state[3] nq=$abc$30656$new_n4169
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[5] nq=$abc$30656$new_n4170
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[21] nq=$abc$30656$new_n4171
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[13] i1=mem_rdata[29] q=$abc$30656$new_n4172
.subckt nand3_x0 i0=$abc$30656$new_n4172 i1=reg_op1[0] i2=mem_wordsize[1] nq=$abc$30656$new_n4173
.subckt nand3_x0 i0=$abc$30656$new_n4173 i1=$abc$30656$new_n4171 i2=$abc$30656$new_n4170 nq=$abc$30656$new_n4174
.subckt and2_x1 i0=reg_op1[5] i1=cpu_state[4] q=$abc$30656$new_n4175
.subckt nand2_x0 i0=reg_op1[5] i1=cpu_state[4] nq=$abc$30656$new_n4176
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[5] nq=$abc$30656$new_n4177
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[37] nq=$abc$30656$new_n4178
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[5] nq=$abc$30656$new_n4179
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[37] nq=$abc$30656$new_n4180
.subckt and3_x1 i0=$abc$30656$new_n4180 i1=$abc$30656$new_n4179 i2=$abc$30656$new_n4178 q=$abc$30656$new_n4181
.subckt and21nor_x0 i0=$abc$30656$new_n4181 i1=$abc$30656$new_n4177 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4182
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4174 i2=$abc$30656$new_n4182 nq=$abc$30656$new_n4183
.subckt and2_x1 i0=$abc$30656$new_n4183 i1=$abc$30656$new_n4176 q=$abc$30656$new_n4184
.subckt nand2_x0 i0=$abc$30656$new_n4184 i1=$abc$30656$new_n4169 nq=$procmux$1296.Y[5]
.subckt or21nand_x0 i0=$abc$30656$new_n4164 i1=$abc$30656$new_n4166 i2=$abc$30656$new_n4165 nq=$abc$30656$new_n4186
.subckt or2_x1 i0=decoded_imm[6] i1=reg_pc[6] q=$abc$30656$new_n4187
.subckt and2_x1 i0=decoded_imm[6] i1=reg_pc[6] q=$abc$30656$new_n4188
.subckt xor2_x0 i0=decoded_imm[6] i1=reg_pc[6] q=$abc$30656$new_n4189
.subckt nexor2_x0 i0=$abc$30656$new_n4189 i1=$abc$30656$new_n4186 nq=$abc$30656$new_n4190
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[22] nq=$abc$30656$new_n4191
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[14] i1=mem_rdata[30] q=$abc$30656$new_n4192
.subckt nand3_x0 i0=$abc$30656$new_n4192 i1=reg_op1[0] i2=mem_wordsize[1] nq=$abc$30656$new_n4193
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[6] nq=$abc$30656$new_n4194
.subckt nand3_x0 i0=$abc$30656$new_n4194 i1=$abc$30656$new_n4193 i2=$abc$30656$new_n4191 nq=$abc$30656$new_n4195
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[6] nq=$abc$30656$new_n4196
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[6] nq=$abc$30656$new_n4197
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[38] nq=$abc$30656$new_n4198
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[38] nq=$abc$30656$new_n4199
.subckt and3_x1 i0=$abc$30656$new_n4199 i1=$abc$30656$new_n4198 i2=$abc$30656$new_n4197 q=$abc$30656$new_n4200
.subckt and21nor_x0 i0=$abc$30656$new_n4200 i1=$abc$30656$new_n4196 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4201
.subckt and2_x1 i0=reg_op1[6] i1=cpu_state[4] q=$abc$30656$new_n4202
.subckt or2_x1 i0=$abc$30656$new_n4202 i1=$abc$30656$new_n4201 q=$abc$30656$new_n4203
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4195 i2=$abc$30656$new_n4203 nq=$abc$30656$new_n4204
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4190 i2=$abc$30656$new_n4204 nq=$procmux$1296.Y[6]
.subckt and21nor_x0 i0=$abc$30656$new_n4186 i1=$abc$30656$new_n4187 i2=$abc$30656$new_n4188 nq=$abc$30656$new_n4206
.subckt nand2_x0 i0=decoded_imm[7] i1=reg_pc[7] nq=$abc$30656$new_n4207
.subckt nor2_x0 i0=decoded_imm[7] i1=reg_pc[7] nq=$abc$30656$new_n4208
.subckt xor2_x0 i0=decoded_imm[7] i1=reg_pc[7] q=$abc$30656$new_n4209
.subckt nexor2_x0 i0=$abc$30656$new_n4209 i1=$abc$30656$new_n4206 nq=$abc$30656$new_n4210
.subckt nand2_x0 i0=$abc$30656$new_n4210 i1=cpu_state[3] nq=$abc$30656$new_n4211
.subckt or21nand_x0 i0=$abc$30656$new_n4060 i1=$abc$30656$new_n3876 i2=mem_rdata[23] nq=$abc$30656$new_n4212
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3874 i2=mem_rdata[7] nq=$abc$30656$new_n4213
.subckt mux2_x1 cmd=reg_op1[1] i0=mem_rdata[15] i1=mem_rdata[31] q=$abc$30656$new_n4214
.subckt nand3_x0 i0=$abc$30656$new_n4214 i1=reg_op1[0] i2=mem_wordsize[1] nq=$abc$30656$new_n4215
.subckt nand3_x0 i0=$abc$30656$new_n4215 i1=$abc$30656$new_n4213 i2=$abc$30656$new_n4212 nq=$abc$30656$new_n4216
.subckt and2_x1 i0=reg_op1[7] i1=cpu_state[4] q=$abc$30656$new_n4217
.subckt nand2_x0 i0=reg_op1[7] i1=cpu_state[4] nq=$abc$30656$new_n4218
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[7] nq=$abc$30656$new_n4219
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[39] nq=$abc$30656$new_n4220
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[7] nq=$abc$30656$new_n4221
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[39] nq=$abc$30656$new_n4222
.subckt and3_x1 i0=$abc$30656$new_n4222 i1=$abc$30656$new_n4221 i2=$abc$30656$new_n4220 q=$abc$30656$new_n4223
.subckt and21nor_x0 i0=$abc$30656$new_n4223 i1=$abc$30656$new_n4219 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4224
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4216 i2=$abc$30656$new_n4224 nq=$abc$30656$new_n4225
.subckt and2_x1 i0=$abc$30656$new_n4225 i1=$abc$30656$new_n4218 q=$abc$30656$new_n4226
.subckt nand2_x0 i0=$abc$30656$new_n4226 i1=$abc$30656$new_n4211 nq=$procmux$1296.Y[7]
.subckt and2_x1 i0=decoded_imm[8] i1=reg_pc[8] q=$abc$30656$new_n4228
.subckt nand2_x0 i0=decoded_imm[8] i1=reg_pc[8] nq=$abc$30656$new_n4229
.subckt xor2_x0 i0=decoded_imm[8] i1=reg_pc[8] q=$abc$30656$new_n4230
.subckt and21nor_x0 i0=$abc$30656$new_n4206 i1=$abc$30656$new_n4207 i2=$abc$30656$new_n4208 nq=$abc$30656$new_n4231
.subckt and2_x1 i0=$abc$30656$new_n4231 i1=$abc$30656$new_n4230 q=$abc$30656$new_n4232
.subckt nexor2_x0 i0=$abc$30656$new_n4231 i1=$abc$30656$new_n4230 nq=$abc$30656$new_n4233
.subckt nand2_x0 i0=$abc$30656$new_n4216 i1=latched_is_lb nq=$abc$30656$new_n4234
.subckt nor2_x0 i0=latched_is_lh i1=latched_is_lb nq=$abc$30656$new_n4235
.subckt or2_x1 i0=latched_is_lh i1=latched_is_lb q=$abc$30656$new_n4236
.subckt nand2_x0 i0=$abc$30656$new_n3295 i1=latched_is_lb nq=$abc$30656$new_n4237
.subckt nand3_x0 i0=mem_rdata[24] i1=reg_op1[1] i2=mem_wordsize[2] nq=$abc$30656$new_n4238
.subckt or21nand_x0 i0=$abc$30656$new_n3851 i1=$abc$30656$new_n3881 i2=$abc$30656$new_n4238 nq=$abc$30656$new_n4239
.subckt nand2_x0 i0=$abc$30656$new_n4239 i1=$abc$30656$new_n4237 nq=$abc$30656$new_n4240
.subckt nand2_x0 i0=$abc$30656$new_n4240 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4241
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[8] nq=$abc$30656$new_n4242
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[40] nq=$abc$30656$new_n4243
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[8] nq=$abc$30656$new_n4244
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[40] nq=$abc$30656$new_n4245
.subckt and3_x1 i0=$abc$30656$new_n4245 i1=$abc$30656$new_n4244 i2=$abc$30656$new_n4243 q=$abc$30656$new_n4246
.subckt and21nor_x0 i0=$abc$30656$new_n4246 i1=$abc$30656$new_n4242 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4247
.subckt and2_x1 i0=reg_op1[8] i1=cpu_state[4] q=$abc$30656$new_n4248
.subckt or2_x1 i0=$abc$30656$new_n4248 i1=$abc$30656$new_n4247 q=$abc$30656$new_n4249
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4241 i2=$abc$30656$new_n4249 nq=$abc$30656$new_n4250
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4233 i2=$abc$30656$new_n4250 nq=$procmux$1296.Y[8]
.subckt and2_x1 i0=decoded_imm[9] i1=reg_pc[9] q=$abc$30656$new_n4252
.subckt nand2_x0 i0=decoded_imm[9] i1=reg_pc[9] nq=$abc$30656$new_n4253
.subckt xor2_x0 i0=decoded_imm[9] i1=reg_pc[9] q=$abc$30656$new_n4254
.subckt nexor2_x0 i0=decoded_imm[9] i1=reg_pc[9] nq=$abc$30656$new_n4255
.subckt nand2_x0 i0=$abc$30656$new_n4255 i1=$abc$30656$new_n4229 nq=$abc$30656$new_n4256
.subckt and3_x1 i0=$abc$30656$new_n4254 i1=$abc$30656$new_n4231 i2=$abc$30656$new_n4230 q=$abc$30656$new_n4257
.subckt nand3_x0 i0=$abc$30656$new_n4254 i1=$abc$30656$new_n4231 i2=$abc$30656$new_n4230 nq=$abc$30656$new_n4258
.subckt and21nor_x0 i0=$abc$30656$new_n4254 i1=$abc$30656$new_n4228 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n4259
.subckt or21nand_x0 i0=$abc$30656$new_n4232 i1=$abc$30656$new_n4256 i2=$abc$30656$new_n4259 nq=$abc$30656$new_n4260
.subckt or3_x1 i0=mem_rdata[9] i1=mem_wordsize[1] i2=mem_wordsize[2] q=$abc$30656$new_n4261
.subckt mux2_x1 cmd=$abc$30656$new_n3459 i0=$abc$30656$new_n4081 i1=$abc$30656$new_n3460 q=$abc$30656$new_n4262
.subckt nand3_x0 i0=$abc$30656$new_n4262 i1=$abc$30656$new_n4261 i2=$abc$30656$new_n4237 nq=$abc$30656$new_n4263
.subckt nand2_x0 i0=$abc$30656$new_n4263 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4264
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[9] nq=$abc$30656$new_n4265
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[41] nq=$abc$30656$new_n4266
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[9] nq=$abc$30656$new_n4267
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[41] nq=$abc$30656$new_n4268
.subckt and3_x1 i0=$abc$30656$new_n4268 i1=$abc$30656$new_n4267 i2=$abc$30656$new_n4266 q=$abc$30656$new_n4269
.subckt and21nor_x0 i0=$abc$30656$new_n4269 i1=$abc$30656$new_n4265 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4270
.subckt and2_x1 i0=reg_op1[9] i1=cpu_state[4] q=$abc$30656$new_n4271
.subckt or2_x1 i0=$abc$30656$new_n4271 i1=$abc$30656$new_n4270 q=$abc$30656$new_n4272
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4264 i2=$abc$30656$new_n4272 nq=$abc$30656$new_n4273
.subckt or21nand_x0 i0=$abc$30656$new_n4257 i1=$abc$30656$new_n4260 i2=$abc$30656$new_n4273 nq=$procmux$1296.Y[9]
.subckt and2_x1 i0=decoded_imm[10] i1=reg_pc[10] q=$abc$30656$new_n4275
.subckt nand2_x0 i0=decoded_imm[10] i1=reg_pc[10] nq=$abc$30656$new_n4276
.subckt xor2_x0 i0=decoded_imm[10] i1=reg_pc[10] q=$abc$30656$new_n4277
.subckt nexor2_x0 i0=decoded_imm[10] i1=reg_pc[10] nq=$abc$30656$new_n4278
.subckt and21nor_x0 i0=$abc$30656$new_n4228 i1=$abc$30656$new_n4254 i2=$abc$30656$new_n4252 nq=$abc$30656$new_n4279
.subckt or21nand_x0 i0=$abc$30656$new_n4229 i1=$abc$30656$new_n4255 i2=$abc$30656$new_n4253 nq=$abc$30656$new_n4280
.subckt nand3_x0 i0=$abc$30656$new_n4279 i1=$abc$30656$new_n4278 i2=$abc$30656$new_n4258 nq=$abc$30656$new_n4281
.subckt and21nor_x0 i0=$abc$30656$new_n4258 i1=$abc$30656$new_n4279 i2=$abc$30656$new_n4278 nq=$abc$30656$new_n4282
.subckt or21nand_x0 i0=$abc$30656$new_n4257 i1=$abc$30656$new_n4280 i2=$abc$30656$new_n4277 nq=$abc$30656$new_n4283
.subckt nand2_x0 i0=$abc$30656$new_n4283 i1=$abc$30656$new_n4281 nq=$abc$30656$new_n4284
.subckt nand3_x0 i0=mem_rdata[26] i1=reg_op1[1] i2=mem_wordsize[2] nq=$abc$30656$new_n4285
.subckt or21nand_x0 i0=$abc$30656$new_n3856 i1=$abc$30656$new_n3881 i2=$abc$30656$new_n4285 nq=$abc$30656$new_n4286
.subckt nand2_x0 i0=$abc$30656$new_n4286 i1=$abc$30656$new_n4237 nq=$abc$30656$new_n4287
.subckt nand2_x0 i0=$abc$30656$new_n4287 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4288
.subckt and2_x1 i0=reg_op1[10] i1=cpu_state[4] q=$abc$30656$new_n4289
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[10] nq=$abc$30656$new_n4290
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[42] nq=$abc$30656$new_n4291
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[10] nq=$abc$30656$new_n4292
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[42] nq=$abc$30656$new_n4293
.subckt and3_x1 i0=$abc$30656$new_n4293 i1=$abc$30656$new_n4292 i2=$abc$30656$new_n4291 q=$abc$30656$new_n4294
.subckt and21nor_x0 i0=$abc$30656$new_n4294 i1=$abc$30656$new_n4290 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4295
.subckt or2_x1 i0=$abc$30656$new_n4295 i1=$abc$30656$new_n4289 q=$abc$30656$new_n4296
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4288 i2=$abc$30656$new_n4296 nq=$abc$30656$new_n4297
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4284 i2=$abc$30656$new_n4297 nq=$procmux$1296.Y[10]
.subckt and2_x1 i0=decoded_imm[11] i1=reg_pc[11] q=$abc$30656$new_n4299
.subckt xor2_x0 i0=decoded_imm[11] i1=reg_pc[11] q=$abc$30656$new_n4300
.subckt nexor2_x0 i0=decoded_imm[11] i1=reg_pc[11] nq=$abc$30656$new_n4301
.subckt and2_x1 i0=$abc$30656$new_n4301 i1=$abc$30656$new_n4276 q=$abc$30656$new_n4302
.subckt nand2_x0 i0=$abc$30656$new_n4300 i1=$abc$30656$new_n4282 nq=$abc$30656$new_n4303
.subckt or21nand_x0 i0=$abc$30656$new_n4301 i1=$abc$30656$new_n4276 i2=cpu_state[3] nq=$abc$30656$new_n4304
.subckt and21nor_x0 i0=$abc$30656$new_n4283 i1=$abc$30656$new_n4302 i2=$abc$30656$new_n4304 nq=$abc$30656$new_n4305
.subckt nand2_x0 i0=$abc$30656$new_n4305 i1=$abc$30656$new_n4303 nq=$abc$30656$new_n4306
.subckt or3_x1 i0=mem_rdata[11] i1=mem_wordsize[1] i2=mem_wordsize[2] q=$abc$30656$new_n4307
.subckt mux2_x1 cmd=$abc$30656$new_n3459 i0=$abc$30656$new_n4129 i1=$abc$30656$new_n3460 q=$abc$30656$new_n4308
.subckt nand3_x0 i0=$abc$30656$new_n4308 i1=$abc$30656$new_n4307 i2=$abc$30656$new_n4237 nq=$abc$30656$new_n4309
.subckt nand2_x0 i0=$abc$30656$new_n4309 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4310
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[11] nq=$abc$30656$new_n4311
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[43] nq=$abc$30656$new_n4312
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[11] nq=$abc$30656$new_n4313
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[43] nq=$abc$30656$new_n4314
.subckt and3_x1 i0=$abc$30656$new_n4314 i1=$abc$30656$new_n4313 i2=$abc$30656$new_n4312 q=$abc$30656$new_n4315
.subckt and21nor_x0 i0=$abc$30656$new_n4315 i1=$abc$30656$new_n4311 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4316
.subckt and2_x1 i0=reg_op1[11] i1=cpu_state[4] q=$abc$30656$new_n4317
.subckt or2_x1 i0=$abc$30656$new_n4317 i1=$abc$30656$new_n4316 q=$abc$30656$new_n4318
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4310 i2=$abc$30656$new_n4318 nq=$abc$30656$new_n4319
.subckt nand2_x0 i0=$abc$30656$new_n4319 i1=$abc$30656$new_n4306 nq=$procmux$1296.Y[11]
.subckt nand2_x0 i0=decoded_imm[12] i1=reg_pc[12] nq=$abc$30656$new_n4321
.subckt xor2_x0 i0=decoded_imm[12] i1=reg_pc[12] q=$abc$30656$new_n4322
.subckt and21nor_x0 i0=$abc$30656$new_n4275 i1=$abc$30656$new_n4300 i2=$abc$30656$new_n4299 nq=$abc$30656$new_n4323
.subckt or21nand_x0 i0=$abc$30656$new_n4283 i1=$abc$30656$new_n4301 i2=$abc$30656$new_n4323 nq=$abc$30656$new_n4324
.subckt nexor2_x0 i0=$abc$30656$new_n4324 i1=$abc$30656$new_n4322 nq=$abc$30656$new_n4325
.subckt nand3_x0 i0=mem_rdata[28] i1=reg_op1[1] i2=mem_wordsize[2] nq=$abc$30656$new_n4326
.subckt or21nand_x0 i0=$abc$30656$new_n3575 i1=$abc$30656$new_n3881 i2=$abc$30656$new_n4326 nq=$abc$30656$new_n4327
.subckt nand2_x0 i0=$abc$30656$new_n4327 i1=$abc$30656$new_n4237 nq=$abc$30656$new_n4328
.subckt nand2_x0 i0=$abc$30656$new_n4328 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4329
.subckt and2_x1 i0=reg_op1[12] i1=cpu_state[4] q=$abc$30656$new_n4330
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[12] nq=$abc$30656$new_n4331
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[44] nq=$abc$30656$new_n4332
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[12] nq=$abc$30656$new_n4333
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[44] nq=$abc$30656$new_n4334
.subckt and3_x1 i0=$abc$30656$new_n4334 i1=$abc$30656$new_n4333 i2=$abc$30656$new_n4332 q=$abc$30656$new_n4335
.subckt and21nor_x0 i0=$abc$30656$new_n4335 i1=$abc$30656$new_n4331 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4336
.subckt or2_x1 i0=$abc$30656$new_n4336 i1=$abc$30656$new_n4330 q=$abc$30656$new_n4337
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4329 i2=$abc$30656$new_n4337 nq=$abc$30656$new_n4338
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4325 i2=$abc$30656$new_n4338 nq=$procmux$1296.Y[12]
.subckt nand2_x0 i0=decoded_imm[13] i1=reg_pc[13] nq=$abc$30656$new_n4340
.subckt xor2_x0 i0=decoded_imm[13] i1=reg_pc[13] q=$abc$30656$new_n4341
.subckt nexor2_x0 i0=decoded_imm[13] i1=reg_pc[13] nq=$abc$30656$new_n4342
.subckt or21nand_x0 i0=$abc$30656$new_n4342 i1=$abc$30656$new_n4321 i2=cpu_state[3] nq=$abc$30656$new_n4343
.subckt nand2_x0 i0=$abc$30656$new_n4342 i1=$abc$30656$new_n4321 nq=$abc$30656$new_n4344
.subckt and21nor_x0 i0=$abc$30656$new_n4322 i1=$abc$30656$new_n4324 i2=$abc$30656$new_n4344 nq=$abc$30656$new_n4345
.subckt and3_x1 i0=$abc$30656$new_n4341 i1=$abc$30656$new_n4324 i2=$abc$30656$new_n4322 q=$abc$30656$new_n4346
.subckt or2_x1 i0=$abc$30656$new_n4345 i1=$abc$30656$new_n4343 q=$abc$30656$new_n4347
.subckt nand3_x0 i0=mem_rdata[29] i1=reg_op1[1] i2=mem_wordsize[2] nq=$abc$30656$new_n4348
.subckt or21nand_x0 i0=$abc$30656$new_n3576 i1=$abc$30656$new_n3881 i2=$abc$30656$new_n4348 nq=$abc$30656$new_n4349
.subckt nand2_x0 i0=$abc$30656$new_n4349 i1=$abc$30656$new_n4237 nq=$abc$30656$new_n4350
.subckt nand2_x0 i0=$abc$30656$new_n4350 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4351
.subckt and2_x1 i0=reg_op1[13] i1=cpu_state[4] q=$abc$30656$new_n4352
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[13] nq=$abc$30656$new_n4353
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[45] nq=$abc$30656$new_n4354
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[45] nq=$abc$30656$new_n4355
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[13] nq=$abc$30656$new_n4356
.subckt and3_x1 i0=$abc$30656$new_n4356 i1=$abc$30656$new_n4355 i2=$abc$30656$new_n4354 q=$abc$30656$new_n4357
.subckt and21nor_x0 i0=$abc$30656$new_n4357 i1=$abc$30656$new_n4353 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4358
.subckt or2_x1 i0=$abc$30656$new_n4358 i1=$abc$30656$new_n4352 q=$abc$30656$new_n4359
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4351 i2=$abc$30656$new_n4359 nq=$abc$30656$new_n4360
.subckt or21nand_x0 i0=$abc$30656$new_n4346 i1=$abc$30656$new_n4347 i2=$abc$30656$new_n4360 nq=$procmux$1296.Y[13]
.subckt or21nand_x0 i0=$abc$30656$new_n4321 i1=$abc$30656$new_n4342 i2=$abc$30656$new_n4340 nq=$abc$30656$new_n4362
.subckt and2_x1 i0=decoded_imm[14] i1=reg_pc[14] q=$abc$30656$new_n4363
.subckt nand2_x0 i0=decoded_imm[14] i1=reg_pc[14] nq=$abc$30656$new_n4364
.subckt xor2_x0 i0=decoded_imm[14] i1=reg_pc[14] q=$abc$30656$new_n4365
.subckt nor3_x0 i0=$abc$30656$new_n4365 i1=$abc$30656$new_n4362 i2=$abc$30656$new_n4346 nq=$abc$30656$new_n4366
.subckt or21nand_x0 i0=$abc$30656$new_n4346 i1=$abc$30656$new_n4362 i2=$abc$30656$new_n4365 nq=$abc$30656$new_n4367
.subckt nand2_x0 i0=$abc$30656$new_n4367 i1=cpu_state[3] nq=$abc$30656$new_n4368
.subckt nand3_x0 i0=mem_rdata[30] i1=reg_op1[1] i2=mem_wordsize[2] nq=$abc$30656$new_n4369
.subckt or21nand_x0 i0=$abc$30656$new_n3577 i1=$abc$30656$new_n3881 i2=$abc$30656$new_n4369 nq=$abc$30656$new_n4370
.subckt nand2_x0 i0=$abc$30656$new_n4370 i1=$abc$30656$new_n4237 nq=$abc$30656$new_n4371
.subckt nand2_x0 i0=$abc$30656$new_n4371 i1=$abc$30656$new_n4234 nq=$abc$30656$new_n4372
.subckt nand2_x0 i0=reg_op1[14] i1=cpu_state[4] nq=$abc$30656$new_n4373
.subckt and2_x1 i0=$abc$30656$new_n3903 i1=count_cycle[14] q=$abc$30656$new_n4374
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[46] nq=$abc$30656$new_n4375
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[14] nq=$abc$30656$new_n4376
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[46] nq=$abc$30656$new_n4377
.subckt nand3_x0 i0=$abc$30656$new_n4377 i1=$abc$30656$new_n4376 i2=$abc$30656$new_n4375 nq=$abc$30656$new_n4378
.subckt or21nand_x0 i0=$abc$30656$new_n4378 i1=$abc$30656$new_n4374 i2=$abc$30656$new_n4067 nq=$abc$30656$new_n4379
.subckt nand2_x0 i0=$abc$30656$new_n4379 i1=$abc$30656$new_n4373 nq=$abc$30656$new_n4380
.subckt and21nor_x0 i0=cpu_state[6] i1=$abc$30656$new_n4372 i2=$abc$30656$new_n4380 nq=$abc$30656$new_n4381
.subckt or21nand_x0 i0=$abc$30656$new_n4366 i1=$abc$30656$new_n4368 i2=$abc$30656$new_n4381 nq=$procmux$1296.Y[14]
.subckt and2_x1 i0=decoded_imm[15] i1=reg_pc[15] q=$abc$30656$new_n4383
.subckt xor2_x0 i0=decoded_imm[15] i1=reg_pc[15] q=$abc$30656$new_n4384
.subckt nexor2_x0 i0=decoded_imm[15] i1=reg_pc[15] nq=$abc$30656$new_n4385
.subckt and2_x1 i0=$abc$30656$new_n4385 i1=$abc$30656$new_n4364 q=$abc$30656$new_n4386
.subckt and2_x1 i0=$abc$30656$new_n4386 i1=$abc$30656$new_n4367 q=$abc$30656$new_n4387
.subckt nor2_x0 i0=$abc$30656$new_n4385 i1=$abc$30656$new_n4367 nq=$abc$30656$new_n4388
.subckt or21nand_x0 i0=$abc$30656$new_n4385 i1=$abc$30656$new_n4364 i2=cpu_state[3] nq=$abc$30656$new_n4389
.subckt or3_x1 i0=$abc$30656$new_n4389 i1=$abc$30656$new_n4388 i2=$abc$30656$new_n4387 q=$abc$30656$new_n4390
.subckt nand3_x0 i0=mem_rdata[31] i1=reg_op1[1] i2=mem_wordsize[2] nq=$abc$30656$new_n4391
.subckt or21nand_x0 i0=$abc$30656$new_n3867 i1=$abc$30656$new_n3881 i2=$abc$30656$new_n4391 nq=$abc$30656$new_n4392
.subckt or2_x1 i0=$abc$30656$new_n4392 i1=$abc$30656$new_n4236 q=$abc$30656$new_n4393
.subckt and21nor_x0 i0=latched_is_lh i1=$abc$30656$new_n4392 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4394
.subckt and21nor_x0 i0=$abc$30656$new_n4394 i1=$abc$30656$new_n4234 i2=$abc$30656$new_n3465 nq=$abc$30656$new_n4395
.subckt and2_x1 i0=reg_op1[15] i1=cpu_state[4] q=$abc$30656$new_n4396
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[15] nq=$abc$30656$new_n4397
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[47] nq=$abc$30656$new_n4398
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[15] nq=$abc$30656$new_n4399
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[47] nq=$abc$30656$new_n4400
.subckt and3_x1 i0=$abc$30656$new_n4400 i1=$abc$30656$new_n4399 i2=$abc$30656$new_n4398 q=$abc$30656$new_n4401
.subckt and21nor_x0 i0=$abc$30656$new_n4401 i1=$abc$30656$new_n4397 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4402
.subckt or2_x1 i0=$abc$30656$new_n4402 i1=$abc$30656$new_n4396 q=$abc$30656$new_n4403
.subckt and21nor_x0 i0=$abc$30656$new_n4393 i1=$abc$30656$new_n4395 i2=$abc$30656$new_n4403 nq=$abc$30656$new_n4404
.subckt nand2_x0 i0=$abc$30656$new_n4404 i1=$abc$30656$new_n4390 nq=$procmux$1296.Y[15]
.subckt and2_x1 i0=decoded_imm[16] i1=reg_pc[16] q=$abc$30656$new_n4406
.subckt nand2_x0 i0=decoded_imm[16] i1=reg_pc[16] nq=$abc$30656$new_n4407
.subckt xor2_x0 i0=decoded_imm[16] i1=reg_pc[16] q=$abc$30656$new_n4408
.subckt and21nor_x0 i0=$abc$30656$new_n4363 i1=$abc$30656$new_n4384 i2=$abc$30656$new_n4383 nq=$abc$30656$new_n4409
.subckt or21nand_x0 i0=$abc$30656$new_n4367 i1=$abc$30656$new_n4385 i2=$abc$30656$new_n4409 nq=$abc$30656$new_n4410
.subckt nand2_x0 i0=$abc$30656$new_n4410 i1=$abc$30656$new_n4408 nq=$abc$30656$new_n4411
.subckt nexor2_x0 i0=$abc$30656$new_n4410 i1=$abc$30656$new_n4408 nq=$abc$30656$new_n4412
.subckt or21nand_x0 i0=$abc$30656$new_n3850 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4413
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[16] nq=$abc$30656$new_n4414
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[48] nq=$abc$30656$new_n4415
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[48] nq=$abc$30656$new_n4416
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[16] nq=$abc$30656$new_n4417
.subckt and3_x1 i0=$abc$30656$new_n4417 i1=$abc$30656$new_n4416 i2=$abc$30656$new_n4415 q=$abc$30656$new_n4418
.subckt and21nor_x0 i0=$abc$30656$new_n4418 i1=$abc$30656$new_n4414 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4419
.subckt and2_x1 i0=reg_op1[16] i1=cpu_state[4] q=$abc$30656$new_n4420
.subckt or2_x1 i0=$abc$30656$new_n4420 i1=$abc$30656$new_n4419 q=$abc$30656$new_n4421
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4413 i2=$abc$30656$new_n4421 nq=$abc$30656$new_n4422
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4412 i2=$abc$30656$new_n4422 nq=$procmux$1296.Y[16]
.subckt and2_x1 i0=decoded_imm[17] i1=reg_pc[17] q=$abc$30656$new_n4424
.subckt nand2_x0 i0=decoded_imm[17] i1=reg_pc[17] nq=$abc$30656$new_n4425
.subckt xor2_x0 i0=decoded_imm[17] i1=reg_pc[17] q=$abc$30656$new_n4426
.subckt nexor2_x0 i0=decoded_imm[17] i1=reg_pc[17] nq=$abc$30656$new_n4427
.subckt and3_x1 i0=$abc$30656$new_n4427 i1=$abc$30656$new_n4411 i2=$abc$30656$new_n4407 q=$abc$30656$new_n4428
.subckt and3_x1 i0=$abc$30656$new_n4426 i1=$abc$30656$new_n4410 i2=$abc$30656$new_n4408 q=$abc$30656$new_n4429
.subckt nand3_x0 i0=$abc$30656$new_n4426 i1=$abc$30656$new_n4410 i2=$abc$30656$new_n4408 nq=$abc$30656$new_n4430
.subckt and21nor_x0 i0=$abc$30656$new_n4426 i1=$abc$30656$new_n4406 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n4431
.subckt nand2_x0 i0=$abc$30656$new_n4431 i1=$abc$30656$new_n4430 nq=$abc$30656$new_n4432
.subckt or21nand_x0 i0=$abc$30656$new_n3853 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4433
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[17] nq=$abc$30656$new_n4434
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[49] nq=$abc$30656$new_n4435
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[17] nq=$abc$30656$new_n4436
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[49] nq=$abc$30656$new_n4437
.subckt and3_x1 i0=$abc$30656$new_n4437 i1=$abc$30656$new_n4436 i2=$abc$30656$new_n4435 q=$abc$30656$new_n4438
.subckt and21nor_x0 i0=$abc$30656$new_n4438 i1=$abc$30656$new_n4434 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4439
.subckt and2_x1 i0=reg_op1[17] i1=cpu_state[4] q=$abc$30656$new_n4440
.subckt or2_x1 i0=$abc$30656$new_n4440 i1=$abc$30656$new_n4439 q=$abc$30656$new_n4441
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4433 i2=$abc$30656$new_n4441 nq=$abc$30656$new_n4442
.subckt or21nand_x0 i0=$abc$30656$new_n4428 i1=$abc$30656$new_n4432 i2=$abc$30656$new_n4442 nq=$procmux$1296.Y[17]
.subckt nand2_x0 i0=decoded_imm[18] i1=reg_pc[18] nq=$abc$30656$new_n4444
.subckt xor2_x0 i0=decoded_imm[18] i1=reg_pc[18] q=$abc$30656$new_n4445
.subckt nexor2_x0 i0=decoded_imm[18] i1=reg_pc[18] nq=$abc$30656$new_n4446
.subckt and21nor_x0 i0=$abc$30656$new_n4406 i1=$abc$30656$new_n4426 i2=$abc$30656$new_n4424 nq=$abc$30656$new_n4447
.subckt or21nand_x0 i0=$abc$30656$new_n4407 i1=$abc$30656$new_n4427 i2=$abc$30656$new_n4425 nq=$abc$30656$new_n4448
.subckt nand3_x0 i0=$abc$30656$new_n4447 i1=$abc$30656$new_n4446 i2=$abc$30656$new_n4430 nq=$abc$30656$new_n4449
.subckt or21nand_x0 i0=$abc$30656$new_n4429 i1=$abc$30656$new_n4448 i2=$abc$30656$new_n4445 nq=$abc$30656$new_n4450
.subckt nand2_x0 i0=$abc$30656$new_n4450 i1=$abc$30656$new_n4449 nq=$abc$30656$new_n4451
.subckt or21nand_x0 i0=$abc$30656$new_n3855 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4452
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[18] nq=$abc$30656$new_n4453
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[50] nq=$abc$30656$new_n4454
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[18] nq=$abc$30656$new_n4455
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[50] nq=$abc$30656$new_n4456
.subckt and3_x1 i0=$abc$30656$new_n4456 i1=$abc$30656$new_n4455 i2=$abc$30656$new_n4454 q=$abc$30656$new_n4457
.subckt and21nor_x0 i0=$abc$30656$new_n4457 i1=$abc$30656$new_n4453 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4458
.subckt and2_x1 i0=reg_op1[18] i1=cpu_state[4] q=$abc$30656$new_n4459
.subckt or2_x1 i0=$abc$30656$new_n4459 i1=$abc$30656$new_n4458 q=$abc$30656$new_n4460
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4452 i2=$abc$30656$new_n4460 nq=$abc$30656$new_n4461
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4451 i2=$abc$30656$new_n4461 nq=$procmux$1296.Y[18]
.subckt and2_x1 i0=decoded_imm[19] i1=reg_pc[19] q=$abc$30656$new_n4463
.subckt nexor2_x0 i0=decoded_imm[19] i1=reg_pc[19] nq=$abc$30656$new_n4464
.subckt and3_x1 i0=$abc$30656$new_n4464 i1=$abc$30656$new_n4450 i2=$abc$30656$new_n4444 q=$abc$30656$new_n4465
.subckt and21nor_x0 i0=$abc$30656$new_n4444 i1=$abc$30656$new_n4450 i2=$abc$30656$new_n4464 nq=$abc$30656$new_n4466
.subckt or2_x1 i0=$abc$30656$new_n4466 i1=$abc$30656$new_n4465 q=$abc$30656$new_n4467
.subckt or21nand_x0 i0=$abc$30656$new_n3858 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4468
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[19] nq=$abc$30656$new_n4469
.subckt and2_x1 i0=instr_rdinstr i1=count_instr[19] q=$abc$30656$new_n4470
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[51] nq=$abc$30656$new_n4471
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[51] nq=$abc$30656$new_n4472
.subckt and2_x1 i0=$abc$30656$new_n4472 i1=$abc$30656$new_n4471 q=$abc$30656$new_n4473
.subckt nand2_x0 i0=$abc$30656$new_n4473 i1=$abc$30656$new_n4469 nq=$abc$30656$new_n4474
.subckt or21nand_x0 i0=$abc$30656$new_n4474 i1=$abc$30656$new_n4470 i2=$abc$30656$new_n4067 nq=$abc$30656$new_n4475
.subckt nand2_x0 i0=reg_op1[19] i1=cpu_state[4] nq=$abc$30656$new_n4476
.subckt nand2_x0 i0=$abc$30656$new_n4476 i1=$abc$30656$new_n4475 nq=$abc$30656$new_n4477
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4468 i2=$abc$30656$new_n4477 nq=$abc$30656$new_n4478
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4467 i2=$abc$30656$new_n4478 nq=$procmux$1296.Y[19]
.subckt or2_x1 i0=$abc$30656$new_n4466 i1=$abc$30656$new_n4463 q=$abc$30656$new_n4480
.subckt and2_x1 i0=decoded_imm[20] i1=reg_pc[20] q=$abc$30656$new_n4481
.subckt nand2_x0 i0=decoded_imm[20] i1=reg_pc[20] nq=$abc$30656$new_n4482
.subckt xor2_x0 i0=decoded_imm[20] i1=reg_pc[20] q=$abc$30656$new_n4483
.subckt or21nand_x0 i0=$abc$30656$new_n4463 i1=$abc$30656$new_n4466 i2=$abc$30656$new_n4483 nq=$abc$30656$new_n4484
.subckt nexor2_x0 i0=$abc$30656$new_n4483 i1=$abc$30656$new_n4480 nq=$abc$30656$new_n4485
.subckt or21nand_x0 i0=$abc$30656$new_n3860 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4486
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[20] nq=$abc$30656$new_n4487
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[52] nq=$abc$30656$new_n4488
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[20] nq=$abc$30656$new_n4489
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[52] nq=$abc$30656$new_n4490
.subckt and3_x1 i0=$abc$30656$new_n4490 i1=$abc$30656$new_n4489 i2=$abc$30656$new_n4488 q=$abc$30656$new_n4491
.subckt and21nor_x0 i0=$abc$30656$new_n4491 i1=$abc$30656$new_n4487 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4492
.subckt and2_x1 i0=reg_op1[20] i1=cpu_state[4] q=$abc$30656$new_n4493
.subckt or2_x1 i0=$abc$30656$new_n4493 i1=$abc$30656$new_n4492 q=$abc$30656$new_n4494
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4486 i2=$abc$30656$new_n4494 nq=$abc$30656$new_n4495
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4485 i2=$abc$30656$new_n4495 nq=$procmux$1296.Y[20]
.subckt and2_x1 i0=decoded_imm[21] i1=reg_pc[21] q=$abc$30656$new_n4497
.subckt xor2_x0 i0=decoded_imm[21] i1=reg_pc[21] q=$abc$30656$new_n4498
.subckt nexor2_x0 i0=decoded_imm[21] i1=reg_pc[21] nq=$abc$30656$new_n4499
.subckt and3_x1 i0=$abc$30656$new_n4499 i1=$abc$30656$new_n4484 i2=$abc$30656$new_n4482 q=$abc$30656$new_n4500
.subckt and21nor_x0 i0=$abc$30656$new_n4498 i1=$abc$30656$new_n4481 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n4501
.subckt or21nand_x0 i0=$abc$30656$new_n4484 i1=$abc$30656$new_n4499 i2=$abc$30656$new_n4501 nq=$abc$30656$new_n4502
.subckt or21nand_x0 i0=$abc$30656$new_n3862 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4503
.subckt and2_x1 i0=reg_op1[21] i1=cpu_state[4] q=$abc$30656$new_n4504
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[21] nq=$abc$30656$new_n4505
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[53] nq=$abc$30656$new_n4506
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[53] nq=$abc$30656$new_n4507
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[21] nq=$abc$30656$new_n4508
.subckt and3_x1 i0=$abc$30656$new_n4508 i1=$abc$30656$new_n4507 i2=$abc$30656$new_n4506 q=$abc$30656$new_n4509
.subckt and21nor_x0 i0=$abc$30656$new_n4509 i1=$abc$30656$new_n4505 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4510
.subckt or2_x1 i0=$abc$30656$new_n4510 i1=$abc$30656$new_n4504 q=$abc$30656$new_n4511
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4503 i2=$abc$30656$new_n4511 nq=$abc$30656$new_n4512
.subckt or21nand_x0 i0=$abc$30656$new_n4500 i1=$abc$30656$new_n4502 i2=$abc$30656$new_n4512 nq=$procmux$1296.Y[21]
.subckt and2_x1 i0=decoded_imm[22] i1=reg_pc[22] q=$abc$30656$new_n4514
.subckt nand2_x0 i0=decoded_imm[22] i1=reg_pc[22] nq=$abc$30656$new_n4515
.subckt xor2_x0 i0=decoded_imm[22] i1=reg_pc[22] q=$abc$30656$new_n4516
.subckt and21nor_x0 i0=$abc$30656$new_n4481 i1=$abc$30656$new_n4498 i2=$abc$30656$new_n4497 nq=$abc$30656$new_n4517
.subckt or21nand_x0 i0=$abc$30656$new_n4484 i1=$abc$30656$new_n4499 i2=$abc$30656$new_n4517 nq=$abc$30656$new_n4518
.subckt nexor2_x0 i0=$abc$30656$new_n4518 i1=$abc$30656$new_n4516 nq=$abc$30656$new_n4519
.subckt or21nand_x0 i0=$abc$30656$new_n3864 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4520
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[22] nq=$abc$30656$new_n4521
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[54] nq=$abc$30656$new_n4522
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[22] nq=$abc$30656$new_n4523
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[54] nq=$abc$30656$new_n4524
.subckt and3_x1 i0=$abc$30656$new_n4524 i1=$abc$30656$new_n4523 i2=$abc$30656$new_n4522 q=$abc$30656$new_n4525
.subckt and21nor_x0 i0=$abc$30656$new_n4525 i1=$abc$30656$new_n4521 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4526
.subckt and2_x1 i0=reg_op1[22] i1=cpu_state[4] q=$abc$30656$new_n4527
.subckt or2_x1 i0=$abc$30656$new_n4527 i1=$abc$30656$new_n4526 q=$abc$30656$new_n4528
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4520 i2=$abc$30656$new_n4528 nq=$abc$30656$new_n4529
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4519 i2=$abc$30656$new_n4529 nq=$procmux$1296.Y[22]
.subckt and2_x1 i0=decoded_imm[23] i1=reg_pc[23] q=$abc$30656$new_n4531
.subckt nand2_x0 i0=decoded_imm[23] i1=reg_pc[23] nq=$abc$30656$new_n4532
.subckt xor2_x0 i0=decoded_imm[23] i1=reg_pc[23] q=$abc$30656$new_n4533
.subckt nexor2_x0 i0=decoded_imm[23] i1=reg_pc[23] nq=$abc$30656$new_n4534
.subckt nand2_x0 i0=$abc$30656$new_n4534 i1=$abc$30656$new_n4515 nq=$abc$30656$new_n4535
.subckt and21nor_x0 i0=$abc$30656$new_n4516 i1=$abc$30656$new_n4518 i2=$abc$30656$new_n4535 nq=$abc$30656$new_n4536
.subckt and3_x1 i0=$abc$30656$new_n4533 i1=$abc$30656$new_n4518 i2=$abc$30656$new_n4516 q=$abc$30656$new_n4537
.subckt nand3_x0 i0=$abc$30656$new_n4533 i1=$abc$30656$new_n4518 i2=$abc$30656$new_n4516 nq=$abc$30656$new_n4538
.subckt and21nor_x0 i0=$abc$30656$new_n4533 i1=$abc$30656$new_n4514 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n4539
.subckt nand2_x0 i0=$abc$30656$new_n4539 i1=$abc$30656$new_n4538 nq=$abc$30656$new_n4540
.subckt or21nand_x0 i0=$abc$30656$new_n3866 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4541
.subckt and2_x1 i0=reg_op1[23] i1=cpu_state[4] q=$abc$30656$new_n4542
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[23] nq=$abc$30656$new_n4543
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[55] nq=$abc$30656$new_n4544
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[23] nq=$abc$30656$new_n4545
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[55] nq=$abc$30656$new_n4546
.subckt and3_x1 i0=$abc$30656$new_n4546 i1=$abc$30656$new_n4545 i2=$abc$30656$new_n4544 q=$abc$30656$new_n4547
.subckt and21nor_x0 i0=$abc$30656$new_n4547 i1=$abc$30656$new_n4543 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4548
.subckt or2_x1 i0=$abc$30656$new_n4548 i1=$abc$30656$new_n4542 q=$abc$30656$new_n4549
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4541 i2=$abc$30656$new_n4549 nq=$abc$30656$new_n4550
.subckt or21nand_x0 i0=$abc$30656$new_n4536 i1=$abc$30656$new_n4540 i2=$abc$30656$new_n4550 nq=$procmux$1296.Y[23]
.subckt nand2_x0 i0=decoded_imm[24] i1=reg_pc[24] nq=$abc$30656$new_n4552
.subckt xor2_x0 i0=decoded_imm[24] i1=reg_pc[24] q=$abc$30656$new_n4553
.subckt nexor2_x0 i0=decoded_imm[24] i1=reg_pc[24] nq=$abc$30656$new_n4554
.subckt and21nor_x0 i0=$abc$30656$new_n4514 i1=$abc$30656$new_n4533 i2=$abc$30656$new_n4531 nq=$abc$30656$new_n4555
.subckt or21nand_x0 i0=$abc$30656$new_n4515 i1=$abc$30656$new_n4534 i2=$abc$30656$new_n4532 nq=$abc$30656$new_n4556
.subckt or21nand_x0 i0=$abc$30656$new_n4537 i1=$abc$30656$new_n4556 i2=$abc$30656$new_n4553 nq=$abc$30656$new_n4557
.subckt nand3_x0 i0=$abc$30656$new_n4555 i1=$abc$30656$new_n4554 i2=$abc$30656$new_n4538 nq=$abc$30656$new_n4558
.subckt nand2_x0 i0=$abc$30656$new_n4558 i1=$abc$30656$new_n4557 nq=$abc$30656$new_n4559
.subckt or21nand_x0 i0=$abc$30656$new_n3849 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4560
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[24] nq=$abc$30656$new_n4561
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[24] nq=$abc$30656$new_n4562
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[56] nq=$abc$30656$new_n4563
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[56] nq=$abc$30656$new_n4564
.subckt and3_x1 i0=$abc$30656$new_n4564 i1=$abc$30656$new_n4563 i2=$abc$30656$new_n4562 q=$abc$30656$new_n4565
.subckt and21nor_x0 i0=$abc$30656$new_n4565 i1=$abc$30656$new_n4561 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4566
.subckt and2_x1 i0=reg_op1[24] i1=cpu_state[4] q=$abc$30656$new_n4567
.subckt or2_x1 i0=$abc$30656$new_n4567 i1=$abc$30656$new_n4566 q=$abc$30656$new_n4568
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4560 i2=$abc$30656$new_n4568 nq=$abc$30656$new_n4569
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4559 i2=$abc$30656$new_n4569 nq=$procmux$1296.Y[24]
.subckt nand2_x0 i0=$abc$30656$new_n4557 i1=$abc$30656$new_n4552 nq=$abc$30656$new_n4571
.subckt or2_x1 i0=decoded_imm[25] i1=reg_pc[25] q=$abc$30656$new_n4572
.subckt nand2_x0 i0=decoded_imm[25] i1=reg_pc[25] nq=$abc$30656$new_n4573
.subckt xor2_x0 i0=decoded_imm[25] i1=reg_pc[25] q=$abc$30656$new_n4574
.subckt nexor2_x0 i0=$abc$30656$new_n4574 i1=$abc$30656$new_n4571 nq=$abc$30656$new_n4575
.subckt or21nand_x0 i0=$abc$30656$new_n3852 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4576
.subckt nand2_x0 i0=reg_op1[25] i1=cpu_state[4] nq=$abc$30656$new_n4577
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[25] nq=$abc$30656$new_n4578
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[57] nq=$abc$30656$new_n4579
.subckt and2_x1 i0=instr_rdcycleh i1=count_cycle[57] q=$abc$30656$new_n4580
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[25] nq=$abc$30656$new_n4581
.subckt and2_x1 i0=$abc$30656$new_n4581 i1=$abc$30656$new_n4579 q=$abc$30656$new_n4582
.subckt nand2_x0 i0=$abc$30656$new_n4582 i1=$abc$30656$new_n4578 nq=$abc$30656$new_n4583
.subckt or21nand_x0 i0=$abc$30656$new_n4583 i1=$abc$30656$new_n4580 i2=$abc$30656$new_n4067 nq=$abc$30656$new_n4584
.subckt nand2_x0 i0=$abc$30656$new_n4584 i1=$abc$30656$new_n4577 nq=$abc$30656$new_n4585
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4576 i2=$abc$30656$new_n4585 nq=$abc$30656$new_n4586
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4575 i2=$abc$30656$new_n4586 nq=$procmux$1296.Y[25]
.subckt nand2_x0 i0=decoded_imm[26] i1=reg_pc[26] nq=$abc$30656$new_n4588
.subckt xor2_x0 i0=decoded_imm[26] i1=reg_pc[26] q=$abc$30656$new_n4589
.subckt nand3_x0 i0=$abc$30656$new_n4573 i1=$abc$30656$new_n4557 i2=$abc$30656$new_n4552 nq=$abc$30656$new_n4590
.subckt and21nor_x0 i0=$abc$30656$new_n4572 i1=$abc$30656$new_n4590 i2=$abc$30656$new_n4589 nq=$abc$30656$new_n4591
.subckt and3_x1 i0=$abc$30656$new_n4590 i1=$abc$30656$new_n4589 i2=$abc$30656$new_n4572 q=$abc$30656$new_n4592
.subckt nand3_x0 i0=$abc$30656$new_n4590 i1=$abc$30656$new_n4589 i2=$abc$30656$new_n4572 nq=$abc$30656$new_n4593
.subckt or2_x1 i0=$abc$30656$new_n4592 i1=$abc$30656$new_n4591 q=$abc$30656$new_n4594
.subckt or21nand_x0 i0=$abc$30656$new_n3854 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4595
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[26] nq=$abc$30656$new_n4596
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[58] nq=$abc$30656$new_n4597
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[58] nq=$abc$30656$new_n4598
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[26] nq=$abc$30656$new_n4599
.subckt and3_x1 i0=$abc$30656$new_n4599 i1=$abc$30656$new_n4598 i2=$abc$30656$new_n4597 q=$abc$30656$new_n4600
.subckt and21nor_x0 i0=$abc$30656$new_n4600 i1=$abc$30656$new_n4596 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4601
.subckt and2_x1 i0=reg_op1[26] i1=cpu_state[4] q=$abc$30656$new_n4602
.subckt or2_x1 i0=$abc$30656$new_n4602 i1=$abc$30656$new_n4601 q=$abc$30656$new_n4603
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4595 i2=$abc$30656$new_n4603 nq=$abc$30656$new_n4604
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4594 i2=$abc$30656$new_n4604 nq=$procmux$1296.Y[26]
.subckt nand2_x0 i0=$abc$30656$new_n4593 i1=$abc$30656$new_n4588 nq=$abc$30656$new_n4606
.subckt or2_x1 i0=decoded_imm[27] i1=reg_pc[27] q=$abc$30656$new_n4607
.subckt nand2_x0 i0=decoded_imm[27] i1=reg_pc[27] nq=$abc$30656$new_n4608
.subckt xor2_x0 i0=decoded_imm[27] i1=reg_pc[27] q=$abc$30656$new_n4609
.subckt nexor2_x0 i0=$abc$30656$new_n4609 i1=$abc$30656$new_n4606 nq=$abc$30656$new_n4610
.subckt or21nand_x0 i0=$abc$30656$new_n3857 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4611
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[27] nq=$abc$30656$new_n4612
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[59] nq=$abc$30656$new_n4613
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[27] nq=$abc$30656$new_n4614
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[59] nq=$abc$30656$new_n4615
.subckt and3_x1 i0=$abc$30656$new_n4615 i1=$abc$30656$new_n4614 i2=$abc$30656$new_n4613 q=$abc$30656$new_n4616
.subckt and21nor_x0 i0=$abc$30656$new_n4616 i1=$abc$30656$new_n4612 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4617
.subckt and2_x1 i0=reg_op1[27] i1=cpu_state[4] q=$abc$30656$new_n4618
.subckt or2_x1 i0=$abc$30656$new_n4618 i1=$abc$30656$new_n4617 q=$abc$30656$new_n4619
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4611 i2=$abc$30656$new_n4619 nq=$abc$30656$new_n4620
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4610 i2=$abc$30656$new_n4620 nq=$procmux$1296.Y[27]
.subckt and2_x1 i0=decoded_imm[28] i1=reg_pc[28] q=$abc$30656$new_n4622
.subckt xor2_x0 i0=decoded_imm[28] i1=reg_pc[28] q=$abc$30656$new_n4623
.subckt nand3_x0 i0=$abc$30656$new_n4608 i1=$abc$30656$new_n4593 i2=$abc$30656$new_n4588 nq=$abc$30656$new_n4624
.subckt and21nor_x0 i0=$abc$30656$new_n4607 i1=$abc$30656$new_n4624 i2=$abc$30656$new_n4623 nq=$abc$30656$new_n4625
.subckt and3_x1 i0=$abc$30656$new_n4624 i1=$abc$30656$new_n4623 i2=$abc$30656$new_n4607 q=$abc$30656$new_n4626
.subckt nor3_x0 i0=$abc$30656$new_n4626 i1=$abc$30656$new_n4625 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n4627
.subckt or21nand_x0 i0=$abc$30656$new_n3859 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4628
.subckt nand2_x0 i0=reg_op1[28] i1=cpu_state[4] nq=$abc$30656$new_n4629
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[28] nq=$abc$30656$new_n4630
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[60] nq=$abc$30656$new_n4631
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[28] nq=$abc$30656$new_n4632
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[60] nq=$abc$30656$new_n4633
.subckt and3_x1 i0=$abc$30656$new_n4633 i1=$abc$30656$new_n4632 i2=$abc$30656$new_n4631 q=$abc$30656$new_n4634
.subckt and21nor_x0 i0=$abc$30656$new_n4634 i1=$abc$30656$new_n4630 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4635
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4628 i2=$abc$30656$new_n4635 nq=$abc$30656$new_n4636
.subckt nand2_x0 i0=$abc$30656$new_n4636 i1=$abc$30656$new_n4629 nq=$abc$30656$new_n4637
.subckt or2_x1 i0=$abc$30656$new_n4637 i1=$abc$30656$new_n4627 q=$procmux$1296.Y[28]
.subckt or2_x1 i0=$abc$30656$new_n4626 i1=$abc$30656$new_n4622 q=$abc$30656$new_n4639
.subckt or2_x1 i0=decoded_imm[29] i1=reg_pc[29] q=$abc$30656$new_n4640
.subckt and2_x1 i0=decoded_imm[29] i1=reg_pc[29] q=$abc$30656$new_n4641
.subckt xor2_x0 i0=decoded_imm[29] i1=reg_pc[29] q=$abc$30656$new_n4642
.subckt nexor2_x0 i0=$abc$30656$new_n4642 i1=$abc$30656$new_n4639 nq=$abc$30656$new_n4643
.subckt or21nand_x0 i0=$abc$30656$new_n3861 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4644
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[29] nq=$abc$30656$new_n4645
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[29] nq=$abc$30656$new_n4646
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[61] nq=$abc$30656$new_n4647
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[61] nq=$abc$30656$new_n4648
.subckt and3_x1 i0=$abc$30656$new_n4648 i1=$abc$30656$new_n4647 i2=$abc$30656$new_n4646 q=$abc$30656$new_n4649
.subckt and21nor_x0 i0=$abc$30656$new_n4649 i1=$abc$30656$new_n4645 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4650
.subckt and2_x1 i0=reg_op1[29] i1=cpu_state[4] q=$abc$30656$new_n4651
.subckt or2_x1 i0=$abc$30656$new_n4651 i1=$abc$30656$new_n4650 q=$abc$30656$new_n4652
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4644 i2=$abc$30656$new_n4652 nq=$abc$30656$new_n4653
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4643 i2=$abc$30656$new_n4653 nq=$procmux$1296.Y[29]
.subckt and2_x1 i0=decoded_imm[30] i1=reg_pc[30] q=$abc$30656$new_n4655
.subckt nand2_x0 i0=decoded_imm[30] i1=reg_pc[30] nq=$abc$30656$new_n4656
.subckt xor2_x0 i0=decoded_imm[30] i1=reg_pc[30] q=$abc$30656$new_n4657
.subckt or3_x1 i0=$abc$30656$new_n4641 i1=$abc$30656$new_n4626 i2=$abc$30656$new_n4622 q=$abc$30656$new_n4658
.subckt and21nor_x0 i0=$abc$30656$new_n4640 i1=$abc$30656$new_n4658 i2=$abc$30656$new_n4657 nq=$abc$30656$new_n4659
.subckt and3_x1 i0=$abc$30656$new_n4658 i1=$abc$30656$new_n4657 i2=$abc$30656$new_n4640 q=$abc$30656$new_n4660
.subckt nand3_x0 i0=$abc$30656$new_n4658 i1=$abc$30656$new_n4657 i2=$abc$30656$new_n4640 nq=$abc$30656$new_n4661
.subckt or2_x1 i0=$abc$30656$new_n4660 i1=$abc$30656$new_n4659 q=$abc$30656$new_n4662
.subckt or21nand_x0 i0=$abc$30656$new_n3863 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4663
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[30] nq=$abc$30656$new_n4664
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[62] nq=$abc$30656$new_n4665
.subckt nand2_x0 i0=instr_rdcycleh i1=count_cycle[62] nq=$abc$30656$new_n4666
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[30] nq=$abc$30656$new_n4667
.subckt and3_x1 i0=$abc$30656$new_n4667 i1=$abc$30656$new_n4666 i2=$abc$30656$new_n4665 q=$abc$30656$new_n4668
.subckt and21nor_x0 i0=$abc$30656$new_n4668 i1=$abc$30656$new_n4664 i2=$abc$30656$new_n4068 nq=$abc$30656$new_n4669
.subckt and2_x1 i0=reg_op1[30] i1=cpu_state[4] q=$abc$30656$new_n4670
.subckt or2_x1 i0=$abc$30656$new_n4670 i1=$abc$30656$new_n4669 q=$abc$30656$new_n4671
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4663 i2=$abc$30656$new_n4671 nq=$abc$30656$new_n4672
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n4662 i2=$abc$30656$new_n4672 nq=$procmux$1296.Y[30]
.subckt nexor2_x0 i0=decoded_imm[31] i1=reg_pc[31] nq=$abc$30656$new_n4674
.subckt xor2_x0 i0=decoded_imm[31] i1=reg_pc[31] q=$abc$30656$new_n4675
.subckt nand3_x0 i0=$abc$30656$new_n4674 i1=$abc$30656$new_n4661 i2=$abc$30656$new_n4656 nq=$abc$30656$new_n4676
.subckt or21nand_x0 i0=$abc$30656$new_n4655 i1=$abc$30656$new_n4660 i2=$abc$30656$new_n4675 nq=$abc$30656$new_n4677
.subckt nand3_x0 i0=$abc$30656$new_n4677 i1=$abc$30656$new_n4676 i2=cpu_state[3] nq=$abc$30656$new_n4678
.subckt or21nand_x0 i0=$abc$30656$new_n3865 i1=$abc$30656$new_n3879 i2=$abc$30656$new_n4235 nq=$abc$30656$new_n4679
.subckt nand2_x0 i0=reg_op1[31] i1=cpu_state[4] nq=$abc$30656$new_n4680
.subckt nand2_x0 i0=$abc$30656$new_n3903 i1=count_cycle[31] nq=$abc$30656$new_n4681
.subckt nand2_x0 i0=instr_rdinstrh i1=count_instr[63] nq=$abc$30656$new_n4682
.subckt and2_x1 i0=instr_rdcycleh i1=count_cycle[63] q=$abc$30656$new_n4683
.subckt nand2_x0 i0=instr_rdinstr i1=count_instr[31] nq=$abc$30656$new_n4684
.subckt and2_x1 i0=$abc$30656$new_n4684 i1=$abc$30656$new_n4682 q=$abc$30656$new_n4685
.subckt nand2_x0 i0=$abc$30656$new_n4685 i1=$abc$30656$new_n4681 nq=$abc$30656$new_n4686
.subckt or21nand_x0 i0=$abc$30656$new_n4686 i1=$abc$30656$new_n4683 i2=$abc$30656$new_n4067 nq=$abc$30656$new_n4687
.subckt nand2_x0 i0=$abc$30656$new_n4687 i1=$abc$30656$new_n4680 nq=$abc$30656$new_n4688
.subckt and21nor_x0 i0=$abc$30656$new_n4395 i1=$abc$30656$new_n4679 i2=$abc$30656$new_n4688 nq=$abc$30656$new_n4689
.subckt nand2_x0 i0=$abc$30656$new_n4689 i1=$abc$30656$new_n4678 nq=$procmux$1296.Y[31]
.subckt and2_x1 i0=reg_op1[31] i1=$abc$30656$new_n3496 q=$abc$30656$new_n4691
.subckt nand2_x0 i0=reg_op1[31] i1=$abc$30656$new_n3496 nq=$abc$30656$new_n4692
.subckt and2_x1 i0=reg_op1[31] i1=reg_op2[31] q=$abc$30656$new_n4693
.subckt or2_x1 i0=reg_op1[31] i1=reg_op2[31] q=$abc$30656$new_n4694
.subckt xor2_x0 i0=reg_op1[31] i1=reg_op2[31] q=$abc$30656$new_n4695
.subckt nexor2_x0 i0=reg_op1[31] i1=reg_op2[31] nq=$abc$30656$new_n4696
.subckt or2_x1 i0=reg_op1[30] i1=reg_op2[30] q=$abc$30656$new_n4697
.subckt and2_x1 i0=reg_op1[30] i1=reg_op2[30] q=$abc$30656$new_n4698
.subckt xor2_x0 i0=reg_op1[30] i1=reg_op2[30] q=$abc$30656$new_n4699
.subckt nexor2_x0 i0=reg_op1[30] i1=reg_op2[30] nq=$abc$30656$new_n4700
.subckt and2_x1 i0=$abc$30656$new_n4700 i1=$abc$30656$new_n4696 q=$abc$30656$new_n4701
.subckt or2_x1 i0=reg_op1[28] i1=reg_op2[28] q=$abc$30656$new_n4702
.subckt and2_x1 i0=reg_op1[28] i1=reg_op2[28] q=$abc$30656$new_n4703
.subckt xor2_x0 i0=reg_op1[28] i1=reg_op2[28] q=$abc$30656$new_n4704
.subckt nexor2_x0 i0=reg_op1[28] i1=reg_op2[28] nq=$abc$30656$new_n4705
.subckt nor2_x0 i0=reg_op1[29] i1=reg_op2[29] nq=$abc$30656$new_n4706
.subckt or2_x1 i0=reg_op1[29] i1=reg_op2[29] q=$abc$30656$new_n4707
.subckt and2_x1 i0=reg_op1[29] i1=reg_op2[29] q=$abc$30656$new_n4708
.subckt nand2_x0 i0=reg_op1[29] i1=reg_op2[29] nq=$abc$30656$new_n4709
.subckt xor2_x0 i0=reg_op1[29] i1=reg_op2[29] q=$abc$30656$new_n4710
.subckt nexor2_x0 i0=reg_op1[29] i1=reg_op2[29] nq=$abc$30656$new_n4711
.subckt and2_x1 i0=$abc$30656$new_n4711 i1=$abc$30656$new_n4705 q=$abc$30656$new_n4712
.subckt and4_x1 i0=$abc$30656$new_n4711 i1=$abc$30656$new_n4705 i2=$abc$30656$new_n4700 i3=$abc$30656$new_n4696 q=$abc$30656$new_n4713
.subckt and2_x1 i0=reg_op1[27] i1=reg_op2[27] q=$abc$30656$new_n4714
.subckt nand2_x0 i0=reg_op1[27] i1=reg_op2[27] nq=$abc$30656$new_n4715
.subckt nor2_x0 i0=reg_op1[27] i1=reg_op2[27] nq=$abc$30656$new_n4716
.subckt or2_x1 i0=reg_op1[27] i1=reg_op2[27] q=$abc$30656$new_n4717
.subckt xor2_x0 i0=reg_op1[27] i1=reg_op2[27] q=$abc$30656$new_n4718
.subckt nexor2_x0 i0=reg_op1[27] i1=reg_op2[27] nq=$abc$30656$new_n4719
.subckt or2_x1 i0=reg_op1[26] i1=reg_op2[26] q=$abc$30656$new_n4720
.subckt and2_x1 i0=reg_op1[26] i1=reg_op2[26] q=$abc$30656$new_n4721
.subckt nand2_x0 i0=reg_op1[26] i1=reg_op2[26] nq=$abc$30656$new_n4722
.subckt xor2_x0 i0=reg_op1[26] i1=reg_op2[26] q=$abc$30656$new_n4723
.subckt nexor2_x0 i0=reg_op1[26] i1=reg_op2[26] nq=$abc$30656$new_n4724
.subckt and2_x1 i0=$abc$30656$new_n4724 i1=$abc$30656$new_n4719 q=$abc$30656$new_n4725
.subckt or2_x1 i0=reg_op1[25] i1=reg_op2[25] q=$abc$30656$new_n4726
.subckt and2_x1 i0=reg_op1[25] i1=reg_op2[25] q=$abc$30656$new_n4727
.subckt nand2_x0 i0=reg_op1[25] i1=reg_op2[25] nq=$abc$30656$new_n4728
.subckt xor2_x0 i0=reg_op1[25] i1=reg_op2[25] q=$abc$30656$new_n4729
.subckt nexor2_x0 i0=reg_op1[25] i1=reg_op2[25] nq=$abc$30656$new_n4730
.subckt or2_x1 i0=reg_op1[24] i1=reg_op2[24] q=$abc$30656$new_n4731
.subckt and2_x1 i0=reg_op1[24] i1=reg_op2[24] q=$abc$30656$new_n4732
.subckt nand2_x0 i0=reg_op1[24] i1=reg_op2[24] nq=$abc$30656$new_n4733
.subckt xor2_x0 i0=reg_op1[24] i1=reg_op2[24] q=$abc$30656$new_n4734
.subckt nexor2_x0 i0=reg_op1[24] i1=reg_op2[24] nq=$abc$30656$new_n4735
.subckt and4_x1 i0=$abc$30656$new_n4735 i1=$abc$30656$new_n4730 i2=$abc$30656$new_n4724 i3=$abc$30656$new_n4719 q=$abc$30656$new_n4736
.subckt nand4_x0 i0=$abc$30656$new_n4735 i1=$abc$30656$new_n4730 i2=$abc$30656$new_n4724 i3=$abc$30656$new_n4719 nq=$abc$30656$new_n4737
.subckt and2_x1 i0=$abc$30656$new_n4736 i1=$abc$30656$new_n4713 q=$abc$30656$new_n4738
.subckt or2_x1 i0=reg_op1[18] i1=reg_op2[18] q=$abc$30656$new_n4739
.subckt and2_x1 i0=reg_op1[18] i1=reg_op2[18] q=$abc$30656$new_n4740
.subckt nand2_x0 i0=reg_op1[18] i1=reg_op2[18] nq=$abc$30656$new_n4741
.subckt xor2_x0 i0=reg_op1[18] i1=reg_op2[18] q=$abc$30656$new_n4742
.subckt nexor2_x0 i0=reg_op1[18] i1=reg_op2[18] nq=$abc$30656$new_n4743
.subckt and2_x1 i0=reg_op1[19] i1=reg_op2[19] q=$abc$30656$new_n4744
.subckt nand2_x0 i0=reg_op1[19] i1=reg_op2[19] nq=$abc$30656$new_n4745
.subckt or2_x1 i0=reg_op1[19] i1=reg_op2[19] q=$abc$30656$new_n4746
.subckt xor2_x0 i0=reg_op1[19] i1=reg_op2[19] q=$abc$30656$new_n4747
.subckt nexor2_x0 i0=reg_op1[19] i1=reg_op2[19] nq=$abc$30656$new_n4748
.subckt or2_x1 i0=reg_op1[17] i1=reg_op2[17] q=$abc$30656$new_n4749
.subckt and2_x1 i0=reg_op1[17] i1=reg_op2[17] q=$abc$30656$new_n4750
.subckt nand2_x0 i0=reg_op1[17] i1=reg_op2[17] nq=$abc$30656$new_n4751
.subckt xor2_x0 i0=reg_op1[17] i1=reg_op2[17] q=$abc$30656$new_n4752
.subckt nexor2_x0 i0=reg_op1[17] i1=reg_op2[17] nq=$abc$30656$new_n4753
.subckt or2_x1 i0=reg_op1[16] i1=reg_op2[16] q=$abc$30656$new_n4754
.subckt and2_x1 i0=reg_op1[16] i1=reg_op2[16] q=$abc$30656$new_n4755
.subckt nand2_x0 i0=reg_op1[16] i1=reg_op2[16] nq=$abc$30656$new_n4756
.subckt xor2_x0 i0=reg_op1[16] i1=reg_op2[16] q=$abc$30656$new_n4757
.subckt nexor2_x0 i0=reg_op1[16] i1=reg_op2[16] nq=$abc$30656$new_n4758
.subckt and4_x1 i0=$abc$30656$new_n4758 i1=$abc$30656$new_n4753 i2=$abc$30656$new_n4748 i3=$abc$30656$new_n4743 q=$abc$30656$new_n4759
.subckt and2_x1 i0=reg_op1[23] i1=reg_op2[23] q=$abc$30656$new_n4760
.subckt nand2_x0 i0=reg_op1[23] i1=reg_op2[23] nq=$abc$30656$new_n4761
.subckt or2_x1 i0=reg_op1[23] i1=reg_op2[23] q=$abc$30656$new_n4762
.subckt xor2_x0 i0=reg_op1[23] i1=reg_op2[23] q=$abc$30656$new_n4763
.subckt nexor2_x0 i0=reg_op1[23] i1=reg_op2[23] nq=$abc$30656$new_n4764
.subckt or2_x1 i0=reg_op1[22] i1=reg_op2[22] q=$abc$30656$new_n4765
.subckt and2_x1 i0=reg_op1[22] i1=reg_op2[22] q=$abc$30656$new_n4766
.subckt nand2_x0 i0=reg_op1[22] i1=reg_op2[22] nq=$abc$30656$new_n4767
.subckt xor2_x0 i0=reg_op1[22] i1=reg_op2[22] q=$abc$30656$new_n4768
.subckt nexor2_x0 i0=reg_op1[22] i1=reg_op2[22] nq=$abc$30656$new_n4769
.subckt and2_x1 i0=$abc$30656$new_n4769 i1=$abc$30656$new_n4764 q=$abc$30656$new_n4770
.subckt or2_x1 i0=reg_op1[21] i1=reg_op2[21] q=$abc$30656$new_n4771
.subckt and2_x1 i0=reg_op1[21] i1=reg_op2[21] q=$abc$30656$new_n4772
.subckt nand2_x0 i0=reg_op1[21] i1=reg_op2[21] nq=$abc$30656$new_n4773
.subckt xor2_x0 i0=reg_op1[21] i1=reg_op2[21] q=$abc$30656$new_n4774
.subckt nexor2_x0 i0=reg_op1[21] i1=reg_op2[21] nq=$abc$30656$new_n4775
.subckt or2_x1 i0=reg_op1[20] i1=reg_op2[20] q=$abc$30656$new_n4776
.subckt and2_x1 i0=reg_op1[20] i1=reg_op2[20] q=$abc$30656$new_n4777
.subckt nand2_x0 i0=reg_op1[20] i1=reg_op2[20] nq=$abc$30656$new_n4778
.subckt xor2_x0 i0=reg_op1[20] i1=reg_op2[20] q=$abc$30656$new_n4779
.subckt nexor2_x0 i0=reg_op1[20] i1=reg_op2[20] nq=$abc$30656$new_n4780
.subckt and2_x1 i0=$abc$30656$new_n4780 i1=$abc$30656$new_n4775 q=$abc$30656$new_n4781
.subckt and4_x1 i0=$abc$30656$new_n4780 i1=$abc$30656$new_n4775 i2=$abc$30656$new_n4769 i3=$abc$30656$new_n4764 q=$abc$30656$new_n4782
.subckt nand4_x0 i0=$abc$30656$new_n4780 i1=$abc$30656$new_n4775 i2=$abc$30656$new_n4769 i3=$abc$30656$new_n4764 nq=$abc$30656$new_n4783
.subckt and4_x1 i0=$abc$30656$new_n4782 i1=$abc$30656$new_n4759 i2=$abc$30656$new_n4736 i3=$abc$30656$new_n4713 q=$abc$30656$new_n4784
.subckt nand2_x0 i0=reg_op1[15] i1=$abc$30656$new_n3480 nq=$abc$30656$new_n4785
.subckt and2_x1 i0=reg_op1[15] i1=reg_op2[15] q=$abc$30656$new_n4786
.subckt nand2_x0 i0=reg_op1[15] i1=reg_op2[15] nq=$abc$30656$new_n4787
.subckt or2_x1 i0=reg_op1[15] i1=reg_op2[15] q=$abc$30656$new_n4788
.subckt xor2_x0 i0=reg_op1[15] i1=reg_op2[15] q=$abc$30656$new_n4789
.subckt nexor2_x0 i0=reg_op1[15] i1=reg_op2[15] nq=$abc$30656$new_n4790
.subckt and2_x1 i0=reg_op1[14] i1=$abc$30656$new_n3482 q=$abc$30656$new_n4791
.subckt nand2_x0 i0=reg_op1[13] i1=$abc$30656$new_n3484 nq=$abc$30656$new_n4792
.subckt nand2_x0 i0=reg_op1[12] i1=$abc$30656$new_n3486 nq=$abc$30656$new_n4793
.subckt or2_x1 i0=reg_op1[12] i1=reg_op2[12] q=$abc$30656$new_n4794
.subckt and2_x1 i0=reg_op1[12] i1=reg_op2[12] q=$abc$30656$new_n4795
.subckt nand2_x0 i0=reg_op1[12] i1=reg_op2[12] nq=$abc$30656$new_n4796
.subckt xor2_x0 i0=reg_op1[12] i1=reg_op2[12] q=$abc$30656$new_n4797
.subckt nexor2_x0 i0=reg_op1[12] i1=reg_op2[12] nq=$abc$30656$new_n4798
.subckt and2_x1 i0=reg_op1[11] i1=reg_op2[11] q=$abc$30656$new_n4799
.subckt nand2_x0 i0=reg_op1[11] i1=reg_op2[11] nq=$abc$30656$new_n4800
.subckt or2_x1 i0=reg_op1[11] i1=reg_op2[11] q=$abc$30656$new_n4801
.subckt xor2_x0 i0=reg_op1[11] i1=reg_op2[11] q=$abc$30656$new_n4802
.subckt nexor2_x0 i0=reg_op1[11] i1=reg_op2[11] nq=$abc$30656$new_n4803
.subckt or2_x1 i0=reg_op1[10] i1=reg_op2[10] q=$abc$30656$new_n4804
.subckt and2_x1 i0=reg_op1[10] i1=reg_op2[10] q=$abc$30656$new_n4805
.subckt nand2_x0 i0=reg_op1[10] i1=reg_op2[10] nq=$abc$30656$new_n4806
.subckt xor2_x0 i0=reg_op1[10] i1=reg_op2[10] q=$abc$30656$new_n4807
.subckt nexor2_x0 i0=reg_op1[10] i1=reg_op2[10] nq=$abc$30656$new_n4808
.subckt and2_x1 i0=$abc$30656$new_n4808 i1=$abc$30656$new_n4803 q=$abc$30656$new_n4809
.subckt nand2_x0 i0=$abc$30656$new_n4808 i1=$abc$30656$new_n4803 nq=$abc$30656$new_n4810
.subckt and2_x1 i0=reg_op1[9] i1=$abc$30656$new_n3492 q=$abc$30656$new_n4811
.subckt nand2_x0 i0=reg_op1[9] i1=$abc$30656$new_n3492 nq=$abc$30656$new_n4812
.subckt or2_x1 i0=reg_op1[9] i1=reg_op2[9] q=$abc$30656$new_n4813
.subckt and2_x1 i0=reg_op1[9] i1=reg_op2[9] q=$abc$30656$new_n4814
.subckt nand2_x0 i0=reg_op1[9] i1=reg_op2[9] nq=$abc$30656$new_n4815
.subckt xor2_x0 i0=reg_op1[9] i1=reg_op2[9] q=$abc$30656$new_n4816
.subckt nexor2_x0 i0=reg_op1[9] i1=reg_op2[9] nq=$abc$30656$new_n4817
.subckt nand2_x0 i0=reg_op1[8] i1=$abc$30656$new_n3494 nq=$abc$30656$new_n4818
.subckt and3_x1 i0=$abc$30656$new_n4817 i1=reg_op1[8] i2=$abc$30656$new_n3494 q=$abc$30656$new_n4819
.subckt nand3_x0 i0=$abc$30656$new_n4817 i1=reg_op1[8] i2=$abc$30656$new_n3494 nq=$abc$30656$new_n4820
.subckt and2_x1 i0=$abc$30656$new_n4820 i1=$abc$30656$new_n4812 q=$abc$30656$new_n4821
.subckt nand2_x0 i0=$abc$30656$new_n4820 i1=$abc$30656$new_n4812 nq=$abc$30656$new_n4822
.subckt and21nor_x0 i0=$abc$30656$new_n4820 i1=$abc$30656$new_n4812 i2=$abc$30656$new_n4810 nq=$abc$30656$new_n4823
.subckt or21nand_x0 i0=$abc$30656$new_n4819 i1=$abc$30656$new_n4811 i2=$abc$30656$new_n4809 nq=$abc$30656$new_n4824
.subckt nand2_x0 i0=reg_op1[11] i1=$abc$30656$new_n3488 nq=$abc$30656$new_n4825
.subckt nand2_x0 i0=reg_op1[10] i1=$abc$30656$new_n3490 nq=$abc$30656$new_n4826
.subckt nand3_x0 i0=$abc$30656$new_n4803 i1=reg_op1[10] i2=$abc$30656$new_n3490 nq=$abc$30656$new_n4827
.subckt and2_x1 i0=$abc$30656$new_n4827 i1=$abc$30656$new_n4825 q=$abc$30656$new_n4828
.subckt nand2_x0 i0=$abc$30656$new_n4827 i1=$abc$30656$new_n4825 nq=$abc$30656$new_n4829
.subckt nand2_x0 i0=$abc$30656$new_n4828 i1=$abc$30656$new_n4824 nq=$abc$30656$new_n4830
.subckt nand2_x0 i0=reg_op1[7] i1=$abc$30656$new_n3472 nq=$abc$30656$new_n4831
.subckt and2_x1 i0=reg_op1[7] i1=reg_op2[7] q=$abc$30656$new_n4832
.subckt nand2_x0 i0=reg_op1[7] i1=reg_op2[7] nq=$abc$30656$new_n4833
.subckt or2_x1 i0=reg_op1[7] i1=reg_op2[7] q=$abc$30656$new_n4834
.subckt xor2_x0 i0=reg_op1[7] i1=reg_op2[7] q=$abc$30656$new_n4835
.subckt nexor2_x0 i0=reg_op1[7] i1=reg_op2[7] nq=$abc$30656$new_n4836
.subckt nand2_x0 i0=reg_op1[6] i1=$abc$30656$new_n3474 nq=$abc$30656$new_n4837
.subckt nand2_x0 i0=reg_op1[5] i1=$abc$30656$new_n3476 nq=$abc$30656$new_n4838
.subckt or2_x1 i0=reg_op1[5] i1=reg_op2[5] q=$abc$30656$new_n4839
.subckt and2_x1 i0=reg_op1[5] i1=reg_op2[5] q=$abc$30656$new_n4840
.subckt xor2_x0 i0=reg_op1[5] i1=reg_op2[5] q=$abc$30656$new_n4841
.subckt nexor2_x0 i0=reg_op1[5] i1=reg_op2[5] nq=$abc$30656$new_n4842
.subckt nand2_x0 i0=reg_op1[4] i1=$abc$30656$new_n3478 nq=$abc$30656$new_n4843
.subckt nor2_x0 i0=reg_op1[4] i1=reg_op2[4] nq=$abc$30656$new_n4844
.subckt or2_x1 i0=reg_op1[4] i1=reg_op2[4] q=$abc$30656$new_n4845
.subckt and2_x1 i0=reg_op1[4] i1=reg_op2[4] q=$abc$30656$new_n4846
.subckt nand2_x0 i0=reg_op1[4] i1=reg_op2[4] nq=$abc$30656$new_n4847
.subckt xor2_x0 i0=reg_op1[4] i1=reg_op2[4] q=$abc$30656$new_n4848
.subckt nexor2_x0 i0=reg_op1[4] i1=reg_op2[4] nq=$abc$30656$new_n4849
.subckt nand2_x0 i0=reg_op1[2] i1=$abc$30656$new_n3470 nq=$abc$30656$new_n4850
.subckt nor2_x0 i0=reg_op1[2] i1=reg_op2[2] nq=$abc$30656$new_n4851
.subckt or2_x1 i0=reg_op1[2] i1=reg_op2[2] q=$abc$30656$new_n4852
.subckt and2_x1 i0=reg_op1[2] i1=reg_op2[2] q=$abc$30656$new_n4853
.subckt nand2_x0 i0=reg_op1[2] i1=reg_op2[2] nq=$abc$30656$new_n4854
.subckt xor2_x0 i0=reg_op1[2] i1=reg_op2[2] q=$abc$30656$new_n4855
.subckt nexor2_x0 i0=reg_op1[2] i1=reg_op2[2] nq=$abc$30656$new_n4856
.subckt and2_x1 i0=$abc$30656$new_n3467 i1=reg_op1[1] q=$abc$30656$new_n4857
.subckt nand2_x0 i0=$abc$30656$new_n3467 i1=reg_op1[1] nq=$abc$30656$new_n4858
.subckt or2_x1 i0=reg_op2[1] i1=reg_op1[1] q=$abc$30656$new_n4859
.subckt and2_x1 i0=reg_op2[1] i1=reg_op1[1] q=$abc$30656$new_n4860
.subckt xor2_x0 i0=reg_op2[1] i1=reg_op1[1] q=$abc$30656$new_n4861
.subckt nexor2_x0 i0=reg_op2[1] i1=reg_op1[1] nq=$abc$30656$new_n4862
.subckt nand2_x0 i0=reg_op2[0] i1=$abc$30656$new_n3462 nq=$abc$30656$new_n4863
.subckt and21nor_x0 i0=$abc$30656$new_n3462 i1=reg_op2[0] i2=$abc$30656$new_n4861 nq=$abc$30656$new_n4864
.subckt or21nand_x0 i0=reg_op1[0] i1=$abc$30656$new_n3466 i2=$abc$30656$new_n4862 nq=$abc$30656$new_n4865
.subckt nand2_x0 i0=$abc$30656$new_n4865 i1=$abc$30656$new_n4858 nq=$abc$30656$new_n4866
.subckt or21nand_x0 i0=$abc$30656$new_n4864 i1=$abc$30656$new_n4857 i2=$abc$30656$new_n4856 nq=$abc$30656$new_n4867
.subckt nand2_x0 i0=$abc$30656$new_n4867 i1=$abc$30656$new_n4850 nq=$abc$30656$new_n4868
.subckt and2_x1 i0=$abc$30656$new_n3469 i1=reg_op2[3] q=$abc$30656$new_n4869
.subckt nand2_x0 i0=$abc$30656$new_n3469 i1=reg_op2[3] nq=$abc$30656$new_n4870
.subckt and2_x1 i0=reg_op1[3] i1=$abc$30656$new_n3468 q=$abc$30656$new_n4871
.subckt nand2_x0 i0=reg_op1[3] i1=$abc$30656$new_n3468 nq=$abc$30656$new_n4872
.subckt nand3_x0 i0=$abc$30656$new_n4872 i1=$abc$30656$new_n4867 i2=$abc$30656$new_n4850 nq=$abc$30656$new_n4873
.subckt and21nor_x0 i0=$abc$30656$new_n4850 i1=$abc$30656$new_n4867 i2=$abc$30656$new_n4869 nq=$abc$30656$new_n4874
.subckt nor2_x0 i0=$abc$30656$new_n4874 i1=$abc$30656$new_n4871 nq=$abc$30656$new_n4875
.subckt nand3_x0 i0=$abc$30656$new_n4873 i1=$abc$30656$new_n4870 i2=$abc$30656$new_n4849 nq=$abc$30656$new_n4876
.subckt nand2_x0 i0=$abc$30656$new_n4876 i1=$abc$30656$new_n4843 nq=$abc$30656$new_n4877
.subckt nand3_x0 i0=$abc$30656$new_n4842 i1=reg_op1[4] i2=$abc$30656$new_n3478 nq=$abc$30656$new_n4878
.subckt and2_x1 i0=$abc$30656$new_n4878 i1=$abc$30656$new_n4838 q=$abc$30656$new_n4879
.subckt nand2_x0 i0=$abc$30656$new_n4878 i1=$abc$30656$new_n4838 nq=$abc$30656$new_n4880
.subckt and4_x1 i0=$abc$30656$new_n4873 i1=$abc$30656$new_n4870 i2=$abc$30656$new_n4849 i3=$abc$30656$new_n4842 q=$abc$30656$new_n4881
.subckt or2_x1 i0=reg_op1[6] i1=reg_op2[6] q=$abc$30656$new_n4882
.subckt and2_x1 i0=reg_op1[6] i1=reg_op2[6] q=$abc$30656$new_n4883
.subckt nand2_x0 i0=reg_op1[6] i1=reg_op2[6] nq=$abc$30656$new_n4884
.subckt xor2_x0 i0=reg_op1[6] i1=reg_op2[6] q=$abc$30656$new_n4885
.subckt nexor2_x0 i0=reg_op1[6] i1=reg_op2[6] nq=$abc$30656$new_n4886
.subckt or21nand_x0 i0=$abc$30656$new_n4885 i1=$abc$30656$new_n4879 i2=$abc$30656$new_n4837 nq=$abc$30656$new_n4887
.subckt and21nor_x0 i0=$abc$30656$new_n4881 i1=$abc$30656$new_n4886 i2=$abc$30656$new_n4887 nq=$abc$30656$new_n4888
.subckt or21nand_x0 i0=$abc$30656$new_n4888 i1=$abc$30656$new_n4835 i2=$abc$30656$new_n4831 nq=$abc$30656$new_n4889
.subckt or2_x1 i0=reg_op1[8] i1=reg_op2[8] q=$abc$30656$new_n4890
.subckt and2_x1 i0=reg_op1[8] i1=reg_op2[8] q=$abc$30656$new_n4891
.subckt nand2_x0 i0=reg_op1[8] i1=reg_op2[8] nq=$abc$30656$new_n4892
.subckt xor2_x0 i0=reg_op1[8] i1=reg_op2[8] q=$abc$30656$new_n4893
.subckt nexor2_x0 i0=reg_op1[8] i1=reg_op2[8] nq=$abc$30656$new_n4894
.subckt nand2_x0 i0=$abc$30656$new_n4894 i1=$abc$30656$new_n4889 nq=$abc$30656$new_n4895
.subckt and3_x1 i0=$abc$30656$new_n4894 i1=$abc$30656$new_n4889 i2=$abc$30656$new_n4817 q=$abc$30656$new_n4896
.subckt nand3_x0 i0=$abc$30656$new_n4894 i1=$abc$30656$new_n4889 i2=$abc$30656$new_n4817 nq=$abc$30656$new_n4897
.subckt and4_x1 i0=$abc$30656$new_n4894 i1=$abc$30656$new_n4817 i2=$abc$30656$new_n4808 i3=$abc$30656$new_n4803 q=$abc$30656$new_n4898
.subckt and21nor_x0 i0=$abc$30656$new_n4898 i1=$abc$30656$new_n4889 i2=$abc$30656$new_n4830 nq=$abc$30656$new_n4899
.subckt or21nand_x0 i0=$abc$30656$new_n4899 i1=$abc$30656$new_n4797 i2=$abc$30656$new_n4793 nq=$abc$30656$new_n4900
.subckt or2_x1 i0=reg_op1[13] i1=reg_op2[13] q=$abc$30656$new_n4901
.subckt and2_x1 i0=reg_op1[13] i1=reg_op2[13] q=$abc$30656$new_n4902
.subckt nand2_x0 i0=reg_op1[13] i1=reg_op2[13] nq=$abc$30656$new_n4903
.subckt xor2_x0 i0=reg_op1[13] i1=reg_op2[13] q=$abc$30656$new_n4904
.subckt nexor2_x0 i0=reg_op1[13] i1=reg_op2[13] nq=$abc$30656$new_n4905
.subckt nand3_x0 i0=$abc$30656$new_n4905 i1=reg_op1[12] i2=$abc$30656$new_n3486 nq=$abc$30656$new_n4906
.subckt and2_x1 i0=$abc$30656$new_n4906 i1=$abc$30656$new_n4792 q=$abc$30656$new_n4907
.subckt and2_x1 i0=$abc$30656$new_n4905 i1=$abc$30656$new_n4798 q=$abc$30656$new_n4908
.subckt or21nand_x0 i0=$abc$30656$new_n4823 i1=$abc$30656$new_n4829 i2=$abc$30656$new_n4908 nq=$abc$30656$new_n4909
.subckt and2_x1 i0=$abc$30656$new_n4909 i1=$abc$30656$new_n4907 q=$abc$30656$new_n4910
.subckt nand2_x0 i0=$abc$30656$new_n4909 i1=$abc$30656$new_n4907 nq=$abc$30656$new_n4911
.subckt and3_x1 i0=$abc$30656$new_n4908 i1=$abc$30656$new_n4898 i2=$abc$30656$new_n4889 q=$abc$30656$new_n4912
.subckt nand3_x0 i0=$abc$30656$new_n4908 i1=$abc$30656$new_n4898 i2=$abc$30656$new_n4889 nq=$abc$30656$new_n4913
.subckt and2_x1 i0=$abc$30656$new_n4913 i1=$abc$30656$new_n4910 q=$abc$30656$new_n4914
.subckt or2_x1 i0=reg_op1[14] i1=reg_op2[14] q=$abc$30656$new_n4915
.subckt and2_x1 i0=reg_op1[14] i1=reg_op2[14] q=$abc$30656$new_n4916
.subckt nand2_x0 i0=reg_op1[14] i1=reg_op2[14] nq=$abc$30656$new_n4917
.subckt xor2_x0 i0=reg_op1[14] i1=reg_op2[14] q=$abc$30656$new_n4918
.subckt nexor2_x0 i0=reg_op1[14] i1=reg_op2[14] nq=$abc$30656$new_n4919
.subckt and21nor_x0 i0=$abc$30656$new_n4910 i1=$abc$30656$new_n4913 i2=$abc$30656$new_n4918 nq=$abc$30656$new_n4920
.subckt nand3_x0 i0=$abc$30656$new_n4790 i1=reg_op1[14] i2=$abc$30656$new_n3482 nq=$abc$30656$new_n4921
.subckt and2_x1 i0=$abc$30656$new_n4919 i1=$abc$30656$new_n4790 q=$abc$30656$new_n4922
.subckt or21nand_x0 i0=$abc$30656$new_n4911 i1=$abc$30656$new_n4912 i2=$abc$30656$new_n4922 nq=$abc$30656$new_n4923
.subckt nand3_x0 i0=$abc$30656$new_n4923 i1=$abc$30656$new_n4921 i2=$abc$30656$new_n4785 nq=$abc$30656$new_n4924
.subckt nand2_x0 i0=reg_op1[19] i1=$abc$30656$new_n3520 nq=$abc$30656$new_n4925
.subckt and2_x1 i0=reg_op1[18] i1=$abc$30656$new_n3522 q=$abc$30656$new_n4926
.subckt nand2_x0 i0=reg_op1[17] i1=$abc$30656$new_n3524 nq=$abc$30656$new_n4927
.subckt and2_x1 i0=reg_op1[16] i1=$abc$30656$new_n3526 q=$abc$30656$new_n4928
.subckt nand3_x0 i0=$abc$30656$new_n4753 i1=reg_op1[16] i2=$abc$30656$new_n3526 nq=$abc$30656$new_n4929
.subckt and2_x1 i0=$abc$30656$new_n4929 i1=$abc$30656$new_n4927 q=$abc$30656$new_n4930
.subckt and21nor_x0 i0=$abc$30656$new_n4929 i1=$abc$30656$new_n4927 i2=$abc$30656$new_n4742 nq=$abc$30656$new_n4931
.subckt or21nand_x0 i0=$abc$30656$new_n4931 i1=$abc$30656$new_n4926 i2=$abc$30656$new_n4748 nq=$abc$30656$new_n4932
.subckt and2_x1 i0=$abc$30656$new_n4932 i1=$abc$30656$new_n4925 q=$abc$30656$new_n4933
.subckt nand2_x0 i0=$abc$30656$new_n4932 i1=$abc$30656$new_n4925 nq=$abc$30656$new_n4934
.subckt and21nor_x0 i0=$abc$30656$new_n4932 i1=$abc$30656$new_n4925 i2=$abc$30656$new_n4783 nq=$abc$30656$new_n4935
.subckt and2_x1 i0=reg_op1[21] i1=$abc$30656$new_n3516 q=$abc$30656$new_n4936
.subckt nand2_x0 i0=reg_op1[21] i1=$abc$30656$new_n3516 nq=$abc$30656$new_n4937
.subckt nand2_x0 i0=reg_op1[20] i1=$abc$30656$new_n3518 nq=$abc$30656$new_n4938
.subckt and3_x1 i0=$abc$30656$new_n4775 i1=reg_op1[20] i2=$abc$30656$new_n3518 q=$abc$30656$new_n4939
.subckt nand3_x0 i0=$abc$30656$new_n4775 i1=reg_op1[20] i2=$abc$30656$new_n3518 nq=$abc$30656$new_n4940
.subckt and2_x1 i0=$abc$30656$new_n4940 i1=$abc$30656$new_n4937 q=$abc$30656$new_n4941
.subckt or21nand_x0 i0=$abc$30656$new_n4939 i1=$abc$30656$new_n4936 i2=$abc$30656$new_n4770 nq=$abc$30656$new_n4942
.subckt nand2_x0 i0=reg_op1[23] i1=$abc$30656$new_n3512 nq=$abc$30656$new_n4943
.subckt and2_x1 i0=reg_op1[22] i1=$abc$30656$new_n3514 q=$abc$30656$new_n4944
.subckt nand3_x0 i0=$abc$30656$new_n4764 i1=reg_op1[22] i2=$abc$30656$new_n3514 nq=$abc$30656$new_n4945
.subckt and2_x1 i0=$abc$30656$new_n4945 i1=$abc$30656$new_n4943 q=$abc$30656$new_n4946
.subckt nand2_x0 i0=$abc$30656$new_n4946 i1=$abc$30656$new_n4942 nq=$abc$30656$new_n4947
.subckt nor2_x0 i0=$abc$30656$new_n4947 i1=$abc$30656$new_n4935 nq=$abc$30656$new_n4948
.subckt or2_x1 i0=$abc$30656$new_n4947 i1=$abc$30656$new_n4935 q=$abc$30656$new_n4949
.subckt or21nand_x0 i0=$abc$30656$new_n4947 i1=$abc$30656$new_n4935 i2=$abc$30656$new_n4738 nq=$abc$30656$new_n4950
.subckt and2_x1 i0=reg_op1[25] i1=$abc$30656$new_n3508 q=$abc$30656$new_n4951
.subckt nand2_x0 i0=reg_op1[25] i1=$abc$30656$new_n3508 nq=$abc$30656$new_n4952
.subckt nand2_x0 i0=reg_op1[24] i1=$abc$30656$new_n3510 nq=$abc$30656$new_n4953
.subckt and3_x1 i0=$abc$30656$new_n4730 i1=reg_op1[24] i2=$abc$30656$new_n3510 q=$abc$30656$new_n4954
.subckt or21nand_x0 i0=$abc$30656$new_n4954 i1=$abc$30656$new_n4951 i2=$abc$30656$new_n4725 nq=$abc$30656$new_n4955
.subckt nand2_x0 i0=reg_op1[26] i1=$abc$30656$new_n3506 nq=$abc$30656$new_n4956
.subckt nand3_x0 i0=$abc$30656$new_n4719 i1=reg_op1[26] i2=$abc$30656$new_n3506 nq=$abc$30656$new_n4957
.subckt nand2_x0 i0=reg_op1[27] i1=$abc$30656$new_n3504 nq=$abc$30656$new_n4958
.subckt and2_x1 i0=$abc$30656$new_n4958 i1=$abc$30656$new_n4957 q=$abc$30656$new_n4959
.subckt and2_x1 i0=$abc$30656$new_n4959 i1=$abc$30656$new_n4955 q=$abc$30656$new_n4960
.subckt nand2_x0 i0=$abc$30656$new_n4959 i1=$abc$30656$new_n4955 nq=$abc$30656$new_n4961
.subckt nand2_x0 i0=$abc$30656$new_n4961 i1=$abc$30656$new_n4713 nq=$abc$30656$new_n4962
.subckt and2_x1 i0=reg_op1[29] i1=$abc$30656$new_n3500 q=$abc$30656$new_n4963
.subckt nand2_x0 i0=reg_op1[29] i1=$abc$30656$new_n3500 nq=$abc$30656$new_n4964
.subckt and3_x1 i0=$abc$30656$new_n4711 i1=reg_op1[28] i2=$abc$30656$new_n3502 q=$abc$30656$new_n4965
.subckt nand3_x0 i0=$abc$30656$new_n4711 i1=reg_op1[28] i2=$abc$30656$new_n3502 nq=$abc$30656$new_n4966
.subckt and2_x1 i0=$abc$30656$new_n4966 i1=$abc$30656$new_n4964 q=$abc$30656$new_n4967
.subckt or21nand_x0 i0=$abc$30656$new_n4965 i1=$abc$30656$new_n4963 i2=$abc$30656$new_n4701 nq=$abc$30656$new_n4968
.subckt and2_x1 i0=reg_op1[30] i1=$abc$30656$new_n3498 q=$abc$30656$new_n4969
.subckt nand3_x0 i0=$abc$30656$new_n4696 i1=reg_op1[30] i2=$abc$30656$new_n3498 nq=$abc$30656$new_n4970
.subckt and2_x1 i0=$abc$30656$new_n4970 i1=$abc$30656$new_n4692 q=$abc$30656$new_n4971
.subckt and2_x1 i0=$abc$30656$new_n4971 i1=$abc$30656$new_n4968 q=$abc$30656$new_n4972
.subckt nand3_x0 i0=$abc$30656$new_n4972 i1=$abc$30656$new_n4962 i2=$abc$30656$new_n4950 nq=$abc$30656$new_n4973
.subckt and21nor_x0 i0=$abc$30656$new_n4784 i1=$abc$30656$new_n4924 i2=$abc$30656$new_n4973 nq=$abc$30656$new_n4974
.subckt nand2_x0 i0=$abc$30656$new_n4974 i1=$abc$30656$new_n4696 nq=$abc$30656$new_n4975
.subckt and21nor_x0 i0=$abc$30656$new_n4974 i1=$abc$30656$new_n4696 i2=$abc$30656$new_n4691 nq=$abc$30656$new_n4976
.subckt nand2_x0 i0=$abc$30656$new_n4976 i1=instr_bge nq=$abc$30656$new_n4977
.subckt or2_x1 i0=$abc$30656$new_n4976 i1=$abc$30656$new_n3529 q=$abc$30656$new_n4978
.subckt or2_x1 i0=$abc$30656$new_n4974 i1=$abc$30656$new_n3294 q=$abc$30656$new_n4979
.subckt and2_x1 i0=reg_op2[0] i1=reg_op1[0] q=$abc$30656$new_n4980
.subckt nand2_x0 i0=reg_op2[0] i1=reg_op1[0] nq=$abc$30656$new_n4981
.subckt or2_x1 i0=reg_op2[0] i1=reg_op1[0] q=$abc$30656$new_n4982
.subckt nexor2_x0 i0=reg_op2[0] i1=reg_op1[0] nq=$abc$30656$new_n4983
.subckt and2_x1 i0=reg_op1[3] i1=reg_op2[3] q=$abc$30656$new_n4984
.subckt nand2_x0 i0=reg_op1[3] i1=reg_op2[3] nq=$abc$30656$new_n4985
.subckt or2_x1 i0=reg_op1[3] i1=reg_op2[3] q=$abc$30656$new_n4986
.subckt xor2_x0 i0=reg_op1[3] i1=reg_op2[3] q=$abc$30656$new_n4987
.subckt nexor2_x0 i0=reg_op1[3] i1=reg_op2[3] nq=$abc$30656$new_n4988
.subckt and4_x1 i0=$abc$30656$new_n4919 i1=$abc$30656$new_n4905 i2=$abc$30656$new_n4856 i3=$abc$30656$new_n4836 q=$abc$30656$new_n4989
.subckt and4_x1 i0=$abc$30656$new_n4849 i1=$abc$30656$new_n4842 i2=$abc$30656$new_n4798 i3=$abc$30656$new_n4790 q=$abc$30656$new_n4990
.subckt and4_x1 i0=$abc$30656$new_n4988 i1=$abc$30656$new_n4983 i2=$abc$30656$new_n4886 i3=$abc$30656$new_n4862 q=$abc$30656$new_n4991
.subckt and3_x1 i0=$abc$30656$new_n4991 i1=$abc$30656$new_n4990 i2=$abc$30656$new_n4989 q=$abc$30656$new_n4992
.subckt and3_x1 i0=$abc$30656$new_n4992 i1=$abc$30656$new_n4898 i2=$abc$30656$new_n4784 q=$abc$30656$new_n4993
.subckt nor4_x0 i0=is_slti_blt_slt i1=instr_bne i2=instr_bge i3=instr_bgeu nq=$abc$30656$new_n4994
.subckt and2_x1 i0=$abc$30656$new_n4994 i1=$abc$30656$new_n3528 q=$abc$30656$new_n4995
.subckt mux2_x1 cmd=$abc$30656$new_n4993 i0=instr_bne i1=$abc$30656$new_n4995 q=$abc$30656$new_n4996
.subckt and21nor_x0 i0=is_sltiu_bltu_sltu i1=$abc$30656$new_n4974 i2=$abc$30656$new_n4996 nq=$abc$30656$new_n4997
.subckt and2_x1 i0=$abc$30656$new_n4997 i1=$abc$30656$new_n4979 q=$abc$30656$new_n4998
.subckt and3_x1 i0=$abc$30656$new_n4998 i1=$abc$30656$new_n4978 i2=$abc$30656$new_n4977 q=$abc$30656$new_n4999
.subckt nor2_x0 i0=instr_xori i1=instr_xor nq=$abc$30656$new_n5000
.subckt or2_x1 i0=instr_xori i1=instr_xor q=$abc$30656$new_n5001
.subckt nor3_x0 i0=is_compare i1=instr_ori i2=instr_or nq=$abc$30656$new_n5002
.subckt and4_x1 i0=$abc$30656$new_n5000 i1=$abc$30656$new_n3919 i2=$abc$30656$new_n3912 i3=$abc$30656$new_n3873 q=$abc$30656$new_n5003
.subckt nand4_x0 i0=$abc$30656$new_n5000 i1=$abc$30656$new_n3919 i2=$abc$30656$new_n3912 i3=$abc$30656$new_n3873 nq=$abc$30656$new_n5004
.subckt and21nor_x0 i0=$abc$30656$new_n3912 i1=$abc$30656$new_n5002 i2=$abc$30656$new_n5001 nq=$abc$30656$new_n5005
.subckt and2_x1 i0=$abc$30656$new_n4980 i1=$abc$30656$new_n3913 q=$abc$30656$new_n5006
.subckt nand2_x0 i0=$abc$30656$new_n4982 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5007
.subckt or21nand_x0 i0=$abc$30656$new_n4983 i1=$abc$30656$new_n5005 i2=$abc$30656$new_n5007 nq=$abc$30656$new_n5008
.subckt nor2_x0 i0=$abc$30656$new_n5008 i1=$abc$30656$new_n5006 nq=$abc$30656$new_n5009
.subckt or21nand_x0 i0=$abc$30656$new_n3873 i1=$abc$30656$new_n4999 i2=$abc$30656$new_n5009 nq=alu_out[0]
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n4981 i1=$abc$30656$new_n4863 q=$abc$30656$new_n5011
.subckt nexor2_x0 i0=$abc$30656$new_n5011 i1=$abc$30656$new_n4862 nq=$abc$30656$new_n5012
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4861 nq=$abc$30656$new_n5013
.subckt nand2_x0 i0=$abc$30656$new_n4859 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5014
.subckt nand2_x0 i0=$abc$30656$new_n4860 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5015
.subckt and3_x1 i0=$abc$30656$new_n5015 i1=$abc$30656$new_n5014 i2=$abc$30656$new_n5013 q=$abc$30656$new_n5016
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5012 i2=$abc$30656$new_n5016 nq=alu_out[1]
.subckt or21nand_x0 i0=$abc$30656$new_n4980 i1=$abc$30656$new_n4860 i2=$abc$30656$new_n4859 nq=$abc$30656$new_n5018
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5018 i1=$abc$30656$new_n4866 q=$abc$30656$new_n5019
.subckt nexor2_x0 i0=$abc$30656$new_n5019 i1=$abc$30656$new_n4856 nq=$abc$30656$new_n5020
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4855 nq=$abc$30656$new_n5021
.subckt nand2_x0 i0=$abc$30656$new_n4853 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5022
.subckt nand2_x0 i0=$abc$30656$new_n4852 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5023
.subckt and3_x1 i0=$abc$30656$new_n5023 i1=$abc$30656$new_n5022 i2=$abc$30656$new_n5021 q=$abc$30656$new_n5024
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5020 i2=$abc$30656$new_n5024 nq=alu_out[2]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4987 nq=$abc$30656$new_n5026
.subckt nand2_x0 i0=$abc$30656$new_n4986 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5027
.subckt nand2_x0 i0=$abc$30656$new_n4984 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5028
.subckt and3_x1 i0=$abc$30656$new_n5028 i1=$abc$30656$new_n5027 i2=$abc$30656$new_n5026 q=$abc$30656$new_n5029
.subckt or2_x1 i0=$abc$30656$new_n5018 i1=$abc$30656$new_n4851 q=$abc$30656$new_n5030
.subckt and2_x1 i0=$abc$30656$new_n5030 i1=$abc$30656$new_n4854 q=$abc$30656$new_n5031
.subckt and21nor_x0 i0=$abc$30656$new_n5018 i1=$abc$30656$new_n4854 i2=$abc$30656$new_n4851 nq=$abc$30656$new_n5032
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5031 i1=$abc$30656$new_n4868 q=$abc$30656$new_n5033
.subckt nexor2_x0 i0=$abc$30656$new_n5033 i1=$abc$30656$new_n4988 nq=$abc$30656$new_n5034
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5034 i2=$abc$30656$new_n5029 nq=alu_out[3]
.subckt nand2_x0 i0=$abc$30656$new_n5032 i1=$abc$30656$new_n4986 nq=$abc$30656$new_n5036
.subckt or21nand_x0 i0=$abc$30656$new_n4984 i1=$abc$30656$new_n5032 i2=$abc$30656$new_n4986 nq=$abc$30656$new_n5037
.subckt nand2_x0 i0=$abc$30656$new_n5036 i1=$abc$30656$new_n4985 nq=$abc$30656$new_n5038
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5038 i1=$abc$30656$new_n4875 q=$abc$30656$new_n5039
.subckt nexor2_x0 i0=$abc$30656$new_n5039 i1=$abc$30656$new_n4848 nq=$abc$30656$new_n5040
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4848 nq=$abc$30656$new_n5041
.subckt nand2_x0 i0=$abc$30656$new_n4846 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5042
.subckt nand2_x0 i0=$abc$30656$new_n4845 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5043
.subckt and3_x1 i0=$abc$30656$new_n5043 i1=$abc$30656$new_n5042 i2=$abc$30656$new_n5041 q=$abc$30656$new_n5044
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5040 i2=$abc$30656$new_n5044 nq=alu_out[4]
.subckt or2_x1 i0=$abc$30656$new_n5037 i1=$abc$30656$new_n4844 q=$abc$30656$new_n5046
.subckt and2_x1 i0=$abc$30656$new_n5046 i1=$abc$30656$new_n4847 q=$abc$30656$new_n5047
.subckt and21nor_x0 i0=$abc$30656$new_n5037 i1=$abc$30656$new_n4847 i2=$abc$30656$new_n4844 nq=$abc$30656$new_n5048
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5047 i1=$abc$30656$new_n4877 q=$abc$30656$new_n5049
.subckt nexor2_x0 i0=$abc$30656$new_n5049 i1=$abc$30656$new_n4842 nq=$abc$30656$new_n5050
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4841 nq=$abc$30656$new_n5051
.subckt nand2_x0 i0=$abc$30656$new_n4840 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5052
.subckt nand2_x0 i0=$abc$30656$new_n4839 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5053
.subckt and3_x1 i0=$abc$30656$new_n5053 i1=$abc$30656$new_n5052 i2=$abc$30656$new_n5051 q=$abc$30656$new_n5054
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5050 i2=$abc$30656$new_n5054 nq=alu_out[5]
.subckt or21nand_x0 i0=$abc$30656$new_n5048 i1=$abc$30656$new_n4840 i2=$abc$30656$new_n4839 nq=$abc$30656$new_n5056
.subckt or3_x1 i0=$abc$30656$new_n4881 i1=$abc$30656$new_n4880 i2=$abc$30656$new_n3293 q=$abc$30656$new_n5057
.subckt or21nand_x0 i0=instr_sub i1=$abc$30656$new_n5056 i2=$abc$30656$new_n5057 nq=$abc$30656$new_n5058
.subckt nexor2_x0 i0=$abc$30656$new_n5058 i1=$abc$30656$new_n4885 nq=$abc$30656$new_n5059
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4885 nq=$abc$30656$new_n5060
.subckt nand2_x0 i0=$abc$30656$new_n4883 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5061
.subckt nand2_x0 i0=$abc$30656$new_n4882 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5062
.subckt and3_x1 i0=$abc$30656$new_n5062 i1=$abc$30656$new_n5061 i2=$abc$30656$new_n5060 q=$abc$30656$new_n5063
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5059 i2=$abc$30656$new_n5063 nq=alu_out[6]
.subckt and2_x1 i0=$abc$30656$new_n4832 i1=$abc$30656$new_n3913 q=$abc$30656$new_n5065
.subckt or21nand_x0 i0=$abc$30656$new_n5000 i1=$abc$30656$new_n4832 i2=$abc$30656$new_n3919 nq=$abc$30656$new_n5066
.subckt and21nor_x0 i0=$abc$30656$new_n4834 i1=$abc$30656$new_n5066 i2=$abc$30656$new_n5065 nq=$abc$30656$new_n5067
.subckt or21nand_x0 i0=$abc$30656$new_n5056 i1=$abc$30656$new_n4886 i2=$abc$30656$new_n4884 nq=$abc$30656$new_n5068
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5068 i1=$abc$30656$new_n4888 q=$abc$30656$new_n5069
.subckt nexor2_x0 i0=$abc$30656$new_n5069 i1=$abc$30656$new_n4835 nq=$abc$30656$new_n5070
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5070 i2=$abc$30656$new_n5067 nq=alu_out[7]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4893 nq=$abc$30656$new_n5072
.subckt nand2_x0 i0=$abc$30656$new_n4891 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5073
.subckt nand2_x0 i0=$abc$30656$new_n4890 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5074
.subckt and3_x1 i0=$abc$30656$new_n5074 i1=$abc$30656$new_n5073 i2=$abc$30656$new_n5072 q=$abc$30656$new_n5075
.subckt and2_x1 i0=$abc$30656$new_n4884 i1=$abc$30656$new_n4833 q=$abc$30656$new_n5076
.subckt or21nand_x0 i0=$abc$30656$new_n4886 i1=$abc$30656$new_n5056 i2=$abc$30656$new_n5076 nq=$abc$30656$new_n5077
.subckt and21nor_x0 i0=$abc$30656$new_n5077 i1=$abc$30656$new_n4834 i2=instr_sub nq=$abc$30656$new_n5078
.subckt and2_x1 i0=$abc$30656$new_n4889 i1=instr_sub q=$abc$30656$new_n5079
.subckt or2_x1 i0=$abc$30656$new_n5079 i1=$abc$30656$new_n5078 q=$abc$30656$new_n5080
.subckt nexor2_x0 i0=$abc$30656$new_n5080 i1=$abc$30656$new_n4894 nq=$abc$30656$new_n5081
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5081 i2=$abc$30656$new_n5075 nq=alu_out[8]
.subckt nand3_x0 i0=$abc$30656$new_n5077 i1=$abc$30656$new_n4893 i2=$abc$30656$new_n4834 nq=$abc$30656$new_n5083
.subckt and2_x1 i0=$abc$30656$new_n5083 i1=$abc$30656$new_n4892 q=$abc$30656$new_n5084
.subckt nand2_x0 i0=$abc$30656$new_n4895 i1=$abc$30656$new_n4818 nq=$abc$30656$new_n5085
.subckt mux2_x1 cmd=$abc$30656$new_n3293 i0=$abc$30656$new_n5085 i1=$abc$30656$new_n5084 q=$abc$30656$new_n5086
.subckt nexor2_x0 i0=$abc$30656$new_n5086 i1=$abc$30656$new_n4817 nq=$abc$30656$new_n5087
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4816 nq=$abc$30656$new_n5088
.subckt nand2_x0 i0=$abc$30656$new_n4813 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5089
.subckt nand2_x0 i0=$abc$30656$new_n4814 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5090
.subckt and3_x1 i0=$abc$30656$new_n5090 i1=$abc$30656$new_n5089 i2=$abc$30656$new_n5088 q=$abc$30656$new_n5091
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5087 i2=$abc$30656$new_n5091 nq=alu_out[9]
.subckt nand3_x0 i0=$abc$30656$new_n5083 i1=$abc$30656$new_n4892 i2=$abc$30656$new_n4815 nq=$abc$30656$new_n5093
.subckt and21nor_x0 i0=$abc$30656$new_n5093 i1=$abc$30656$new_n4813 i2=instr_sub nq=$abc$30656$new_n5094
.subckt and21nor_x0 i0=$abc$30656$new_n4897 i1=$abc$30656$new_n4821 i2=$abc$30656$new_n3293 nq=$abc$30656$new_n5095
.subckt or21nand_x0 i0=$abc$30656$new_n5095 i1=$abc$30656$new_n5094 i2=$abc$30656$new_n4808 nq=$abc$30656$new_n5096
.subckt nor3_x0 i0=$abc$30656$new_n5095 i1=$abc$30656$new_n5094 i2=$abc$30656$new_n4808 nq=$abc$30656$new_n5097
.subckt nand2_x0 i0=$abc$30656$new_n5096 i1=$abc$30656$new_n5003 nq=$abc$30656$new_n5098
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4807 nq=$abc$30656$new_n5099
.subckt nand2_x0 i0=$abc$30656$new_n4805 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5100
.subckt nand2_x0 i0=$abc$30656$new_n4804 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5101
.subckt and3_x1 i0=$abc$30656$new_n5101 i1=$abc$30656$new_n5100 i2=$abc$30656$new_n5099 q=$abc$30656$new_n5102
.subckt or21nand_x0 i0=$abc$30656$new_n5097 i1=$abc$30656$new_n5098 i2=$abc$30656$new_n5102 nq=alu_out[10]
.subckt and3_x1 i0=$abc$30656$new_n5093 i1=$abc$30656$new_n4813 i2=$abc$30656$new_n4807 q=$abc$30656$new_n5104
.subckt nand2_x0 i0=$abc$30656$new_n4806 i1=$abc$30656$new_n3293 nq=$abc$30656$new_n5105
.subckt nor2_x0 i0=$abc$30656$new_n5105 i1=$abc$30656$new_n5104 nq=$abc$30656$new_n5106
.subckt or2_x1 i0=$abc$30656$new_n5105 i1=$abc$30656$new_n5104 q=$abc$30656$new_n5107
.subckt or21nand_x0 i0=$abc$30656$new_n4896 i1=$abc$30656$new_n4822 i2=$abc$30656$new_n4808 nq=$abc$30656$new_n5108
.subckt nand2_x0 i0=$abc$30656$new_n5108 i1=$abc$30656$new_n4826 nq=$abc$30656$new_n5109
.subckt nand2_x0 i0=$abc$30656$new_n5109 i1=instr_sub nq=$abc$30656$new_n5110
.subckt and21nor_x0 i0=$abc$30656$new_n5108 i1=$abc$30656$new_n4826 i2=$abc$30656$new_n3293 nq=$abc$30656$new_n5111
.subckt or21nand_x0 i0=$abc$30656$new_n5111 i1=$abc$30656$new_n5106 i2=$abc$30656$new_n4803 nq=$abc$30656$new_n5112
.subckt nand3_x0 i0=$abc$30656$new_n5110 i1=$abc$30656$new_n5107 i2=$abc$30656$new_n4802 nq=$abc$30656$new_n5113
.subckt nand3_x0 i0=$abc$30656$new_n5113 i1=$abc$30656$new_n5112 i2=$abc$30656$new_n5003 nq=$abc$30656$new_n5114
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4802 nq=$abc$30656$new_n5115
.subckt nand2_x0 i0=$abc$30656$new_n4801 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5116
.subckt nand2_x0 i0=$abc$30656$new_n4799 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5117
.subckt and3_x1 i0=$abc$30656$new_n5117 i1=$abc$30656$new_n5116 i2=$abc$30656$new_n5115 q=$abc$30656$new_n5118
.subckt nand2_x0 i0=$abc$30656$new_n5118 i1=$abc$30656$new_n5114 nq=alu_out[11]
.subckt nand2_x0 i0=$abc$30656$new_n4806 i1=$abc$30656$new_n4800 nq=$abc$30656$new_n5120
.subckt or21nand_x0 i0=$abc$30656$new_n5120 i1=$abc$30656$new_n5104 i2=$abc$30656$new_n4801 nq=$abc$30656$new_n5121
.subckt nor2_x0 i0=$abc$30656$new_n4899 i1=$abc$30656$new_n3293 nq=$abc$30656$new_n5122
.subckt and21nor_x0 i0=$abc$30656$new_n3293 i1=$abc$30656$new_n5121 i2=$abc$30656$new_n5122 nq=$abc$30656$new_n5123
.subckt nexor2_x0 i0=$abc$30656$new_n5123 i1=$abc$30656$new_n4797 nq=$abc$30656$new_n5124
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4797 nq=$abc$30656$new_n5125
.subckt nand2_x0 i0=$abc$30656$new_n4795 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5126
.subckt nand2_x0 i0=$abc$30656$new_n4794 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5127
.subckt and3_x1 i0=$abc$30656$new_n5127 i1=$abc$30656$new_n5126 i2=$abc$30656$new_n5125 q=$abc$30656$new_n5128
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5124 i2=$abc$30656$new_n5128 nq=alu_out[12]
.subckt nand2_x0 i0=$abc$30656$new_n4900 i1=instr_sub nq=$abc$30656$new_n5130
.subckt and21nor_x0 i0=reg_op1[12] i1=reg_op2[12] i2=instr_sub nq=$abc$30656$new_n5131
.subckt or21nand_x0 i0=$abc$30656$new_n4798 i1=$abc$30656$new_n5121 i2=$abc$30656$new_n5131 nq=$abc$30656$new_n5132
.subckt and21nor_x0 i0=$abc$30656$new_n5132 i1=$abc$30656$new_n5130 i2=$abc$30656$new_n4904 nq=$abc$30656$new_n5133
.subckt nand3_x0 i0=$abc$30656$new_n5132 i1=$abc$30656$new_n5130 i2=$abc$30656$new_n4904 nq=$abc$30656$new_n5134
.subckt nand2_x0 i0=$abc$30656$new_n5134 i1=$abc$30656$new_n5003 nq=$abc$30656$new_n5135
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4904 nq=$abc$30656$new_n5136
.subckt nand2_x0 i0=$abc$30656$new_n4901 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5137
.subckt nand2_x0 i0=$abc$30656$new_n4902 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5138
.subckt and3_x1 i0=$abc$30656$new_n5138 i1=$abc$30656$new_n5137 i2=$abc$30656$new_n5136 q=$abc$30656$new_n5139
.subckt or21nand_x0 i0=$abc$30656$new_n5133 i1=$abc$30656$new_n5135 i2=$abc$30656$new_n5139 nq=alu_out[13]
.subckt and2_x1 i0=$abc$30656$new_n4903 i1=$abc$30656$new_n4796 q=$abc$30656$new_n5141
.subckt or21nand_x0 i0=$abc$30656$new_n4798 i1=$abc$30656$new_n5121 i2=$abc$30656$new_n5141 nq=$abc$30656$new_n5142
.subckt and2_x1 i0=$abc$30656$new_n5142 i1=$abc$30656$new_n4901 q=$abc$30656$new_n5143
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5143 i1=$abc$30656$new_n4914 q=$abc$30656$new_n5144
.subckt nexor2_x0 i0=$abc$30656$new_n5144 i1=$abc$30656$new_n4918 nq=$abc$30656$new_n5145
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4918 nq=$abc$30656$new_n5146
.subckt nand2_x0 i0=$abc$30656$new_n4916 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5147
.subckt nand2_x0 i0=$abc$30656$new_n4915 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5148
.subckt and3_x1 i0=$abc$30656$new_n5148 i1=$abc$30656$new_n5147 i2=$abc$30656$new_n5146 q=$abc$30656$new_n5149
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5145 i2=$abc$30656$new_n5149 nq=alu_out[14]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4789 nq=$abc$30656$new_n5151
.subckt nand2_x0 i0=$abc$30656$new_n4788 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5152
.subckt nand2_x0 i0=$abc$30656$new_n4786 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5153
.subckt and3_x1 i0=$abc$30656$new_n5153 i1=$abc$30656$new_n5152 i2=$abc$30656$new_n5151 q=$abc$30656$new_n5154
.subckt or21nand_x0 i0=$abc$30656$new_n4920 i1=$abc$30656$new_n4791 i2=instr_sub nq=$abc$30656$new_n5155
.subckt and3_x1 i0=$abc$30656$new_n5142 i1=$abc$30656$new_n4918 i2=$abc$30656$new_n4901 q=$abc$30656$new_n5156
.subckt nand2_x0 i0=$abc$30656$new_n4917 i1=$abc$30656$new_n3293 nq=$abc$30656$new_n5157
.subckt or21nand_x0 i0=$abc$30656$new_n5157 i1=$abc$30656$new_n5156 i2=$abc$30656$new_n5155 nq=$abc$30656$new_n5158
.subckt nand2_x0 i0=$abc$30656$new_n5158 i1=$abc$30656$new_n4790 nq=$abc$30656$new_n5159
.subckt or2_x1 i0=$abc$30656$new_n5158 i1=$abc$30656$new_n4790 q=$abc$30656$new_n5160
.subckt nand3_x0 i0=$abc$30656$new_n5160 i1=$abc$30656$new_n5159 i2=$abc$30656$new_n5003 nq=$abc$30656$new_n5161
.subckt nand2_x0 i0=$abc$30656$new_n5161 i1=$abc$30656$new_n5154 nq=alu_out[15]
.subckt nand2_x0 i0=$abc$30656$new_n4917 i1=$abc$30656$new_n4787 nq=$abc$30656$new_n5163
.subckt or21nand_x0 i0=$abc$30656$new_n5163 i1=$abc$30656$new_n5156 i2=$abc$30656$new_n4788 nq=$abc$30656$new_n5164
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5164 i1=$abc$30656$new_n4924 q=$abc$30656$new_n5165
.subckt nexor2_x0 i0=$abc$30656$new_n5165 i1=$abc$30656$new_n4758 nq=$abc$30656$new_n5166
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4757 nq=$abc$30656$new_n5167
.subckt nand2_x0 i0=$abc$30656$new_n4755 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5168
.subckt nand2_x0 i0=$abc$30656$new_n4754 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5169
.subckt and3_x1 i0=$abc$30656$new_n5169 i1=$abc$30656$new_n5168 i2=$abc$30656$new_n5167 q=$abc$30656$new_n5170
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5166 i2=$abc$30656$new_n5170 nq=alu_out[16]
.subckt and2_x1 i0=$abc$30656$new_n4924 i1=$abc$30656$new_n4758 q=$abc$30656$new_n5172
.subckt or21nand_x0 i0=$abc$30656$new_n5172 i1=$abc$30656$new_n4928 i2=instr_sub nq=$abc$30656$new_n5173
.subckt and21nor_x0 i0=reg_op1[16] i1=reg_op2[16] i2=instr_sub nq=$abc$30656$new_n5174
.subckt or21nand_x0 i0=$abc$30656$new_n4758 i1=$abc$30656$new_n5164 i2=$abc$30656$new_n5174 nq=$abc$30656$new_n5175
.subckt and21nor_x0 i0=$abc$30656$new_n5175 i1=$abc$30656$new_n5173 i2=$abc$30656$new_n4752 nq=$abc$30656$new_n5176
.subckt nand3_x0 i0=$abc$30656$new_n5175 i1=$abc$30656$new_n5173 i2=$abc$30656$new_n4752 nq=$abc$30656$new_n5177
.subckt nand2_x0 i0=$abc$30656$new_n5177 i1=$abc$30656$new_n5003 nq=$abc$30656$new_n5178
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4752 nq=$abc$30656$new_n5179
.subckt nand2_x0 i0=$abc$30656$new_n4749 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5180
.subckt nand2_x0 i0=$abc$30656$new_n4750 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5181
.subckt and3_x1 i0=$abc$30656$new_n5181 i1=$abc$30656$new_n5180 i2=$abc$30656$new_n5179 q=$abc$30656$new_n5182
.subckt or21nand_x0 i0=$abc$30656$new_n5176 i1=$abc$30656$new_n5178 i2=$abc$30656$new_n5182 nq=alu_out[17]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4742 nq=$abc$30656$new_n5184
.subckt nand2_x0 i0=$abc$30656$new_n4740 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5185
.subckt nand2_x0 i0=$abc$30656$new_n4739 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5186
.subckt and3_x1 i0=$abc$30656$new_n5186 i1=$abc$30656$new_n5185 i2=$abc$30656$new_n5184 q=$abc$30656$new_n5187
.subckt nand3_x0 i0=$abc$30656$new_n4924 i1=$abc$30656$new_n4758 i2=$abc$30656$new_n4753 nq=$abc$30656$new_n5188
.subckt and21nor_x0 i0=$abc$30656$new_n5188 i1=$abc$30656$new_n4930 i2=$abc$30656$new_n3293 nq=$abc$30656$new_n5189
.subckt and2_x1 i0=$abc$30656$new_n4756 i1=$abc$30656$new_n4751 q=$abc$30656$new_n5190
.subckt or21nand_x0 i0=$abc$30656$new_n4758 i1=$abc$30656$new_n5164 i2=$abc$30656$new_n5190 nq=$abc$30656$new_n5191
.subckt and21nor_x0 i0=$abc$30656$new_n5191 i1=$abc$30656$new_n4749 i2=instr_sub nq=$abc$30656$new_n5192
.subckt nor3_x0 i0=$abc$30656$new_n5192 i1=$abc$30656$new_n5189 i2=$abc$30656$new_n4743 nq=$abc$30656$new_n5193
.subckt or21nand_x0 i0=$abc$30656$new_n5192 i1=$abc$30656$new_n5189 i2=$abc$30656$new_n4743 nq=$abc$30656$new_n5194
.subckt nand2_x0 i0=$abc$30656$new_n5194 i1=$abc$30656$new_n5003 nq=$abc$30656$new_n5195
.subckt or21nand_x0 i0=$abc$30656$new_n5195 i1=$abc$30656$new_n5193 i2=$abc$30656$new_n5187 nq=alu_out[18]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4747 nq=$abc$30656$new_n5197
.subckt nand2_x0 i0=$abc$30656$new_n4746 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5198
.subckt nand2_x0 i0=$abc$30656$new_n4744 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5199
.subckt and3_x1 i0=$abc$30656$new_n5199 i1=$abc$30656$new_n5198 i2=$abc$30656$new_n5197 q=$abc$30656$new_n5200
.subckt and21nor_x0 i0=$abc$30656$new_n5188 i1=$abc$30656$new_n4930 i2=$abc$30656$new_n4742 nq=$abc$30656$new_n5201
.subckt or21nand_x0 i0=$abc$30656$new_n5201 i1=$abc$30656$new_n4926 i2=instr_sub nq=$abc$30656$new_n5202
.subckt and3_x1 i0=$abc$30656$new_n5191 i1=$abc$30656$new_n4749 i2=$abc$30656$new_n4742 q=$abc$30656$new_n5203
.subckt nand2_x0 i0=$abc$30656$new_n4741 i1=$abc$30656$new_n3293 nq=$abc$30656$new_n5204
.subckt or2_x1 i0=$abc$30656$new_n5204 i1=$abc$30656$new_n5203 q=$abc$30656$new_n5205
.subckt and21nor_x0 i0=$abc$30656$new_n5205 i1=$abc$30656$new_n5202 i2=$abc$30656$new_n4747 nq=$abc$30656$new_n5206
.subckt and3_x1 i0=$abc$30656$new_n5205 i1=$abc$30656$new_n5202 i2=$abc$30656$new_n4747 q=$abc$30656$new_n5207
.subckt or2_x1 i0=$abc$30656$new_n5207 i1=$abc$30656$new_n5206 q=$abc$30656$new_n5208
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5208 i2=$abc$30656$new_n5200 nq=alu_out[19]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4779 nq=$abc$30656$new_n5210
.subckt nand2_x0 i0=$abc$30656$new_n4777 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5211
.subckt nand2_x0 i0=$abc$30656$new_n4776 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5212
.subckt and3_x1 i0=$abc$30656$new_n5212 i1=$abc$30656$new_n5211 i2=$abc$30656$new_n5210 q=$abc$30656$new_n5213
.subckt and2_x1 i0=$abc$30656$new_n4924 i1=$abc$30656$new_n4759 q=$abc$30656$new_n5214
.subckt nand2_x0 i0=$abc$30656$new_n4924 i1=$abc$30656$new_n4759 nq=$abc$30656$new_n5215
.subckt and21nor_x0 i0=$abc$30656$new_n5215 i1=$abc$30656$new_n4933 i2=$abc$30656$new_n3293 nq=$abc$30656$new_n5216
.subckt nand2_x0 i0=$abc$30656$new_n4745 i1=$abc$30656$new_n4741 nq=$abc$30656$new_n5217
.subckt or21nand_x0 i0=$abc$30656$new_n5217 i1=$abc$30656$new_n5203 i2=$abc$30656$new_n4746 nq=$abc$30656$new_n5218
.subckt and21nor_x0 i0=$abc$30656$new_n3293 i1=$abc$30656$new_n5218 i2=$abc$30656$new_n5216 nq=$abc$30656$new_n5219
.subckt nexor2_x0 i0=$abc$30656$new_n5219 i1=$abc$30656$new_n4779 nq=$abc$30656$new_n5220
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5220 i2=$abc$30656$new_n5213 nq=alu_out[20]
.subckt or21nand_x0 i0=$abc$30656$new_n5214 i1=$abc$30656$new_n4934 i2=$abc$30656$new_n4780 nq=$abc$30656$new_n5222
.subckt and2_x1 i0=$abc$30656$new_n5222 i1=$abc$30656$new_n4938 q=$abc$30656$new_n5223
.subckt or2_x1 i0=$abc$30656$new_n5223 i1=$abc$30656$new_n3293 q=$abc$30656$new_n5224
.subckt and21nor_x0 i0=reg_op1[20] i1=reg_op2[20] i2=instr_sub nq=$abc$30656$new_n5225
.subckt or21nand_x0 i0=$abc$30656$new_n4780 i1=$abc$30656$new_n5218 i2=$abc$30656$new_n5225 nq=$abc$30656$new_n5226
.subckt and21nor_x0 i0=$abc$30656$new_n5226 i1=$abc$30656$new_n5224 i2=$abc$30656$new_n4774 nq=$abc$30656$new_n5227
.subckt nand3_x0 i0=$abc$30656$new_n5226 i1=$abc$30656$new_n5224 i2=$abc$30656$new_n4774 nq=$abc$30656$new_n5228
.subckt nand2_x0 i0=$abc$30656$new_n5228 i1=$abc$30656$new_n5003 nq=$abc$30656$new_n5229
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4774 nq=$abc$30656$new_n5230
.subckt nand2_x0 i0=$abc$30656$new_n4771 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5231
.subckt nand2_x0 i0=$abc$30656$new_n4772 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5232
.subckt and3_x1 i0=$abc$30656$new_n5232 i1=$abc$30656$new_n5231 i2=$abc$30656$new_n5230 q=$abc$30656$new_n5233
.subckt or21nand_x0 i0=$abc$30656$new_n5227 i1=$abc$30656$new_n5229 i2=$abc$30656$new_n5233 nq=alu_out[21]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4768 nq=$abc$30656$new_n5235
.subckt nand2_x0 i0=$abc$30656$new_n4766 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5236
.subckt nand2_x0 i0=$abc$30656$new_n4765 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5237
.subckt and3_x1 i0=$abc$30656$new_n5237 i1=$abc$30656$new_n5236 i2=$abc$30656$new_n5235 q=$abc$30656$new_n5238
.subckt or21nand_x0 i0=$abc$30656$new_n5214 i1=$abc$30656$new_n4934 i2=$abc$30656$new_n4781 nq=$abc$30656$new_n5239
.subckt nand2_x0 i0=$abc$30656$new_n5239 i1=$abc$30656$new_n4941 nq=$abc$30656$new_n5240
.subckt and2_x1 i0=$abc$30656$new_n4778 i1=$abc$30656$new_n4773 q=$abc$30656$new_n5241
.subckt or21nand_x0 i0=$abc$30656$new_n4780 i1=$abc$30656$new_n5218 i2=$abc$30656$new_n5241 nq=$abc$30656$new_n5242
.subckt nand2_x0 i0=$abc$30656$new_n5242 i1=$abc$30656$new_n4771 nq=$abc$30656$new_n5243
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5243 i1=$abc$30656$new_n5240 q=$abc$30656$new_n5244
.subckt nexor2_x0 i0=$abc$30656$new_n5244 i1=$abc$30656$new_n4769 nq=$abc$30656$new_n5245
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5245 i2=$abc$30656$new_n5238 nq=alu_out[22]
.subckt and21nor_x0 i0=$abc$30656$new_n5239 i1=$abc$30656$new_n4941 i2=$abc$30656$new_n4768 nq=$abc$30656$new_n5247
.subckt or21nand_x0 i0=$abc$30656$new_n5247 i1=$abc$30656$new_n4944 i2=instr_sub nq=$abc$30656$new_n5248
.subckt and3_x1 i0=$abc$30656$new_n5242 i1=$abc$30656$new_n4771 i2=$abc$30656$new_n4768 q=$abc$30656$new_n5249
.subckt nand2_x0 i0=$abc$30656$new_n4767 i1=$abc$30656$new_n3293 nq=$abc$30656$new_n5250
.subckt or21nand_x0 i0=$abc$30656$new_n5250 i1=$abc$30656$new_n5249 i2=$abc$30656$new_n5248 nq=$abc$30656$new_n5251
.subckt nand2_x0 i0=$abc$30656$new_n5251 i1=$abc$30656$new_n4764 nq=$abc$30656$new_n5252
.subckt or2_x1 i0=$abc$30656$new_n5251 i1=$abc$30656$new_n4764 q=$abc$30656$new_n5253
.subckt nand3_x0 i0=$abc$30656$new_n5253 i1=$abc$30656$new_n5252 i2=$abc$30656$new_n5003 nq=$abc$30656$new_n5254
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4763 nq=$abc$30656$new_n5255
.subckt nand2_x0 i0=$abc$30656$new_n4762 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5256
.subckt nand2_x0 i0=$abc$30656$new_n4760 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5257
.subckt and3_x1 i0=$abc$30656$new_n5257 i1=$abc$30656$new_n5256 i2=$abc$30656$new_n5255 q=$abc$30656$new_n5258
.subckt nand2_x0 i0=$abc$30656$new_n5258 i1=$abc$30656$new_n5254 nq=alu_out[23]
.subckt and21nor_x0 i0=$abc$30656$new_n4782 i1=$abc$30656$new_n5214 i2=$abc$30656$new_n4949 nq=$abc$30656$new_n5260
.subckt or21nand_x0 i0=$abc$30656$new_n4783 i1=$abc$30656$new_n5215 i2=$abc$30656$new_n4948 nq=$abc$30656$new_n5261
.subckt nand2_x0 i0=$abc$30656$new_n4767 i1=$abc$30656$new_n4761 nq=$abc$30656$new_n5262
.subckt or21nand_x0 i0=$abc$30656$new_n5262 i1=$abc$30656$new_n5249 i2=$abc$30656$new_n4762 nq=$abc$30656$new_n5263
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5263 i1=$abc$30656$new_n5261 q=$abc$30656$new_n5264
.subckt nexor2_x0 i0=$abc$30656$new_n5264 i1=$abc$30656$new_n4735 nq=$abc$30656$new_n5265
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4734 nq=$abc$30656$new_n5266
.subckt nand2_x0 i0=$abc$30656$new_n4732 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5267
.subckt nand2_x0 i0=$abc$30656$new_n4731 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5268
.subckt and3_x1 i0=$abc$30656$new_n5268 i1=$abc$30656$new_n5267 i2=$abc$30656$new_n5266 q=$abc$30656$new_n5269
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5265 i2=$abc$30656$new_n5269 nq=alu_out[24]
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4729 nq=$abc$30656$new_n5271
.subckt nand2_x0 i0=$abc$30656$new_n4727 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5272
.subckt nand2_x0 i0=$abc$30656$new_n4726 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5273
.subckt and3_x1 i0=$abc$30656$new_n5273 i1=$abc$30656$new_n5272 i2=$abc$30656$new_n5271 q=$abc$30656$new_n5274
.subckt or21nand_x0 i0=$abc$30656$new_n4734 i1=$abc$30656$new_n5260 i2=$abc$30656$new_n4953 nq=$abc$30656$new_n5275
.subckt nand2_x0 i0=$abc$30656$new_n5275 i1=instr_sub nq=$abc$30656$new_n5276
.subckt nor2_x0 i0=$abc$30656$new_n5263 i1=$abc$30656$new_n4735 nq=$abc$30656$new_n5277
.subckt nand2_x0 i0=$abc$30656$new_n4733 i1=$abc$30656$new_n3293 nq=$abc$30656$new_n5278
.subckt or21nand_x0 i0=$abc$30656$new_n5278 i1=$abc$30656$new_n5277 i2=$abc$30656$new_n5276 nq=$abc$30656$new_n5279
.subckt or2_x1 i0=$abc$30656$new_n5279 i1=$abc$30656$new_n4730 q=$abc$30656$new_n5280
.subckt nand2_x0 i0=$abc$30656$new_n5279 i1=$abc$30656$new_n4730 nq=$abc$30656$new_n5281
.subckt nand3_x0 i0=$abc$30656$new_n5281 i1=$abc$30656$new_n5280 i2=$abc$30656$new_n5003 nq=$abc$30656$new_n5282
.subckt nand2_x0 i0=$abc$30656$new_n5282 i1=$abc$30656$new_n5274 nq=alu_out[25]
.subckt nand2_x0 i0=$abc$30656$new_n5275 i1=$abc$30656$new_n4730 nq=$abc$30656$new_n5284
.subckt and21nor_x0 i0=$abc$30656$new_n4730 i1=$abc$30656$new_n5275 i2=$abc$30656$new_n4951 nq=$abc$30656$new_n5285
.subckt nand2_x0 i0=$abc$30656$new_n5284 i1=$abc$30656$new_n4952 nq=$abc$30656$new_n5286
.subckt and2_x1 i0=$abc$30656$new_n4733 i1=$abc$30656$new_n4728 q=$abc$30656$new_n5287
.subckt or21nand_x0 i0=$abc$30656$new_n4735 i1=$abc$30656$new_n5263 i2=$abc$30656$new_n5287 nq=$abc$30656$new_n5288
.subckt nand2_x0 i0=$abc$30656$new_n5288 i1=$abc$30656$new_n4726 nq=$abc$30656$new_n5289
.subckt mux2_x1 cmd=instr_sub i0=$abc$30656$new_n5289 i1=$abc$30656$new_n5286 q=$abc$30656$new_n5290
.subckt nexor2_x0 i0=$abc$30656$new_n5290 i1=$abc$30656$new_n4724 nq=$abc$30656$new_n5291
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4723 nq=$abc$30656$new_n5292
.subckt nand2_x0 i0=$abc$30656$new_n4721 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5293
.subckt nand2_x0 i0=$abc$30656$new_n4720 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5294
.subckt and3_x1 i0=$abc$30656$new_n5294 i1=$abc$30656$new_n5293 i2=$abc$30656$new_n5292 q=$abc$30656$new_n5295
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5291 i2=$abc$30656$new_n5295 nq=alu_out[26]
.subckt or21nand_x0 i0=$abc$30656$new_n4723 i1=$abc$30656$new_n5285 i2=$abc$30656$new_n4956 nq=$abc$30656$new_n5297
.subckt and2_x1 i0=$abc$30656$new_n5297 i1=instr_sub q=$abc$30656$new_n5298
.subckt nand3_x0 i0=$abc$30656$new_n5288 i1=$abc$30656$new_n4726 i2=$abc$30656$new_n4723 nq=$abc$30656$new_n5299
.subckt and21nor_x0 i0=reg_op1[26] i1=reg_op2[26] i2=instr_sub nq=$abc$30656$new_n5300
.subckt and21nor_x0 i0=$abc$30656$new_n5300 i1=$abc$30656$new_n5299 i2=$abc$30656$new_n5298 nq=$abc$30656$new_n5301
.subckt nexor2_x0 i0=$abc$30656$new_n5301 i1=$abc$30656$new_n4719 nq=$abc$30656$new_n5302
.subckt nand2_x0 i0=$abc$30656$new_n5302 i1=$abc$30656$new_n5003 nq=$abc$30656$new_n5303
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4718 nq=$abc$30656$new_n5304
.subckt nand2_x0 i0=$abc$30656$new_n4714 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5305
.subckt nand2_x0 i0=$abc$30656$new_n4717 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5306
.subckt and3_x1 i0=$abc$30656$new_n5306 i1=$abc$30656$new_n5305 i2=$abc$30656$new_n5304 q=$abc$30656$new_n5307
.subckt nand2_x0 i0=$abc$30656$new_n5307 i1=$abc$30656$new_n5303 nq=alu_out[27]
.subckt and2_x1 i0=$abc$30656$new_n4722 i1=$abc$30656$new_n4715 q=$abc$30656$new_n5309
.subckt and21nor_x0 i0=$abc$30656$new_n5309 i1=$abc$30656$new_n5299 i2=$abc$30656$new_n4716 nq=$abc$30656$new_n5310
.subckt nor2_x0 i0=$abc$30656$new_n5260 i1=$abc$30656$new_n4737 nq=$abc$30656$new_n5311
.subckt or2_x1 i0=$abc$30656$new_n5260 i1=$abc$30656$new_n4737 q=$abc$30656$new_n5312
.subckt and2_x1 i0=$abc$30656$new_n5312 i1=$abc$30656$new_n4960 q=$abc$30656$new_n5313
.subckt mux2_x1 cmd=$abc$30656$new_n3293 i0=$abc$30656$new_n5313 i1=$abc$30656$new_n5310 q=$abc$30656$new_n5314
.subckt nexor2_x0 i0=$abc$30656$new_n5314 i1=$abc$30656$new_n4704 nq=$abc$30656$new_n5315
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4704 nq=$abc$30656$new_n5316
.subckt nand2_x0 i0=$abc$30656$new_n4703 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5317
.subckt nand2_x0 i0=$abc$30656$new_n4702 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5318
.subckt and3_x1 i0=$abc$30656$new_n5318 i1=$abc$30656$new_n5317 i2=$abc$30656$new_n5316 q=$abc$30656$new_n5319
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5315 i2=$abc$30656$new_n5319 nq=alu_out[28]
.subckt or21nand_x0 i0=$abc$30656$new_n5310 i1=$abc$30656$new_n4703 i2=$abc$30656$new_n4702 nq=$abc$30656$new_n5321
.subckt or21nand_x0 i0=$abc$30656$new_n5311 i1=$abc$30656$new_n4961 i2=$abc$30656$new_n4705 nq=$abc$30656$new_n5322
.subckt and21nor_x0 i0=reg_op1[28] i1=$abc$30656$new_n3502 i2=$abc$30656$new_n3293 nq=$abc$30656$new_n5323
.subckt nand2_x0 i0=$abc$30656$new_n5323 i1=$abc$30656$new_n5322 nq=$abc$30656$new_n5324
.subckt or21nand_x0 i0=instr_sub i1=$abc$30656$new_n5321 i2=$abc$30656$new_n5324 nq=$abc$30656$new_n5325
.subckt nand2_x0 i0=$abc$30656$new_n5325 i1=$abc$30656$new_n4710 nq=$abc$30656$new_n5326
.subckt or2_x1 i0=$abc$30656$new_n5325 i1=$abc$30656$new_n4710 q=$abc$30656$new_n5327
.subckt nand3_x0 i0=$abc$30656$new_n5327 i1=$abc$30656$new_n5326 i2=$abc$30656$new_n5003 nq=$abc$30656$new_n5328
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4710 nq=$abc$30656$new_n5329
.subckt nand2_x0 i0=$abc$30656$new_n4707 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5330
.subckt nand2_x0 i0=$abc$30656$new_n4708 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5331
.subckt and3_x1 i0=$abc$30656$new_n5331 i1=$abc$30656$new_n5330 i2=$abc$30656$new_n5329 q=$abc$30656$new_n5332
.subckt nand2_x0 i0=$abc$30656$new_n5332 i1=$abc$30656$new_n5328 nq=alu_out[29]
.subckt and21nor_x0 i0=$abc$30656$new_n5321 i1=$abc$30656$new_n4709 i2=$abc$30656$new_n4706 nq=$abc$30656$new_n5334
.subckt or21nand_x0 i0=$abc$30656$new_n5311 i1=$abc$30656$new_n4961 i2=$abc$30656$new_n4712 nq=$abc$30656$new_n5335
.subckt and2_x1 i0=$abc$30656$new_n5335 i1=$abc$30656$new_n4967 q=$abc$30656$new_n5336
.subckt mux2_x1 cmd=$abc$30656$new_n3293 i0=$abc$30656$new_n5336 i1=$abc$30656$new_n5334 q=$abc$30656$new_n5337
.subckt nexor2_x0 i0=$abc$30656$new_n5337 i1=$abc$30656$new_n4699 nq=$abc$30656$new_n5338
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4699 nq=$abc$30656$new_n5339
.subckt nand2_x0 i0=$abc$30656$new_n4698 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5340
.subckt nand2_x0 i0=$abc$30656$new_n4697 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5341
.subckt and3_x1 i0=$abc$30656$new_n5341 i1=$abc$30656$new_n5340 i2=$abc$30656$new_n5339 q=$abc$30656$new_n5342
.subckt or21nand_x0 i0=$abc$30656$new_n5004 i1=$abc$30656$new_n5338 i2=$abc$30656$new_n5342 nq=alu_out[30]
.subckt and21nor_x0 i0=$abc$30656$new_n5335 i1=$abc$30656$new_n4967 i2=$abc$30656$new_n4699 nq=$abc$30656$new_n5344
.subckt or21nand_x0 i0=$abc$30656$new_n5344 i1=$abc$30656$new_n4969 i2=$abc$30656$new_n4695 nq=$abc$30656$new_n5345
.subckt nand2_x0 i0=$abc$30656$new_n5345 i1=$abc$30656$new_n4975 nq=$abc$30656$new_n5346
.subckt nand2_x0 i0=$abc$30656$new_n5346 i1=instr_sub nq=$abc$30656$new_n5347
.subckt or21nand_x0 i0=$abc$30656$new_n5334 i1=$abc$30656$new_n4698 i2=$abc$30656$new_n4697 nq=$abc$30656$new_n5348
.subckt nexor2_x0 i0=$abc$30656$new_n5348 i1=$abc$30656$new_n4696 nq=$abc$30656$new_n5349
.subckt or21nand_x0 i0=instr_sub i1=$abc$30656$new_n5349 i2=$abc$30656$new_n5347 nq=$abc$30656$new_n5350
.subckt nand2_x0 i0=$abc$30656$new_n5001 i1=$abc$30656$new_n4695 nq=$abc$30656$new_n5351
.subckt nand2_x0 i0=$abc$30656$new_n4694 i1=$abc$30656$new_n3920 nq=$abc$30656$new_n5352
.subckt nand2_x0 i0=$abc$30656$new_n4693 i1=$abc$30656$new_n3913 nq=$abc$30656$new_n5353
.subckt nand2_x0 i0=$abc$30656$new_n5352 i1=$abc$30656$new_n5351 nq=$abc$30656$new_n5354
.subckt and21nor_x0 i0=$abc$30656$new_n5003 i1=$abc$30656$new_n5350 i2=$abc$30656$new_n5354 nq=$abc$30656$new_n5355
.subckt nand2_x0 i0=$abc$30656$new_n5355 i1=$abc$30656$new_n5353 nq=alu_out[31]
.subckt nand2_x0 i0=reg_op2[0] i1=mem_wordsize[1] nq=$abc$30656$new_n5357
.subckt nand2_x0 i0=reg_op2[8] i1=mem_wordsize[2] nq=$abc$30656$new_n5358
.subckt and2_x1 i0=$abc$30656$new_n5358 i1=$abc$30656$new_n5357 q=$abc$30656$new_n5359
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[8] nq=$abc$30656$new_n5360
.subckt nand2_x0 i0=$abc$30656$new_n5360 i1=$abc$30656$new_n5357 nq=mem_la_wdata[8]
.subckt nand2_x0 i0=reg_op2[1] i1=mem_wordsize[1] nq=$abc$30656$new_n5362
.subckt nand2_x0 i0=reg_op2[9] i1=mem_wordsize[2] nq=$abc$30656$new_n5363
.subckt and2_x1 i0=$abc$30656$new_n5363 i1=$abc$30656$new_n5362 q=$abc$30656$new_n5364
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[9] nq=$abc$30656$new_n5365
.subckt nand2_x0 i0=$abc$30656$new_n5365 i1=$abc$30656$new_n5362 nq=mem_la_wdata[9]
.subckt nand2_x0 i0=reg_op2[2] i1=mem_wordsize[1] nq=$abc$30656$new_n5367
.subckt nand2_x0 i0=reg_op2[10] i1=mem_wordsize[2] nq=$abc$30656$new_n5368
.subckt and2_x1 i0=$abc$30656$new_n5368 i1=$abc$30656$new_n5367 q=$abc$30656$new_n5369
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[10] nq=$abc$30656$new_n5370
.subckt nand2_x0 i0=$abc$30656$new_n5370 i1=$abc$30656$new_n5367 nq=mem_la_wdata[10]
.subckt nand2_x0 i0=reg_op2[3] i1=mem_wordsize[1] nq=$abc$30656$new_n5372
.subckt nand2_x0 i0=reg_op2[11] i1=mem_wordsize[2] nq=$abc$30656$new_n5373
.subckt and2_x1 i0=$abc$30656$new_n5373 i1=$abc$30656$new_n5372 q=$abc$30656$new_n5374
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[11] nq=$abc$30656$new_n5375
.subckt nand2_x0 i0=$abc$30656$new_n5375 i1=$abc$30656$new_n5372 nq=mem_la_wdata[11]
.subckt nand2_x0 i0=reg_op2[4] i1=mem_wordsize[1] nq=$abc$30656$new_n5377
.subckt nand2_x0 i0=reg_op2[12] i1=mem_wordsize[2] nq=$abc$30656$new_n5378
.subckt and2_x1 i0=$abc$30656$new_n5378 i1=$abc$30656$new_n5377 q=$abc$30656$new_n5379
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[12] nq=$abc$30656$new_n5380
.subckt nand2_x0 i0=$abc$30656$new_n5380 i1=$abc$30656$new_n5377 nq=mem_la_wdata[12]
.subckt nand2_x0 i0=reg_op2[5] i1=mem_wordsize[1] nq=$abc$30656$new_n5382
.subckt nand2_x0 i0=reg_op2[13] i1=mem_wordsize[2] nq=$abc$30656$new_n5383
.subckt and2_x1 i0=$abc$30656$new_n5383 i1=$abc$30656$new_n5382 q=$abc$30656$new_n5384
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[13] nq=$abc$30656$new_n5385
.subckt nand2_x0 i0=$abc$30656$new_n5385 i1=$abc$30656$new_n5382 nq=mem_la_wdata[13]
.subckt nand2_x0 i0=reg_op2[6] i1=mem_wordsize[1] nq=$abc$30656$new_n5387
.subckt nand2_x0 i0=reg_op2[14] i1=mem_wordsize[2] nq=$abc$30656$new_n5388
.subckt and2_x1 i0=$abc$30656$new_n5388 i1=$abc$30656$new_n5387 q=$abc$30656$new_n5389
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[14] nq=$abc$30656$new_n5390
.subckt nand2_x0 i0=$abc$30656$new_n5390 i1=$abc$30656$new_n5387 nq=mem_la_wdata[14]
.subckt nand2_x0 i0=reg_op2[7] i1=mem_wordsize[1] nq=$abc$30656$new_n5392
.subckt nand2_x0 i0=reg_op2[15] i1=mem_wordsize[2] nq=$abc$30656$new_n5393
.subckt and2_x1 i0=$abc$30656$new_n5393 i1=$abc$30656$new_n5392 q=$abc$30656$new_n5394
.subckt or21nand_x0 i0=mem_wordsize[2] i1=$abc$30656$new_n3460 i2=reg_op2[15] nq=$abc$30656$new_n5395
.subckt nand2_x0 i0=$abc$30656$new_n5395 i1=$abc$30656$new_n5392 nq=mem_la_wdata[15]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[0] i1=reg_op2[16] q=mem_la_wdata[16]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[1] i1=reg_op2[17] q=mem_la_wdata[17]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[2] i1=reg_op2[18] q=mem_la_wdata[18]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[3] i1=reg_op2[19] q=mem_la_wdata[19]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[4] i1=reg_op2[20] q=mem_la_wdata[20]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[5] i1=reg_op2[21] q=mem_la_wdata[21]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[6] i1=reg_op2[22] q=mem_la_wdata[22]
.subckt mux2_x1 cmd=$abc$30656$new_n3878 i0=reg_op2[7] i1=reg_op2[23] q=mem_la_wdata[23]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[24] nq=$abc$30656$new_n5405
.subckt nand2_x0 i0=$abc$30656$new_n5405 i1=$abc$30656$new_n5359 nq=mem_la_wdata[24]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[25] nq=$abc$30656$new_n5407
.subckt nand2_x0 i0=$abc$30656$new_n5407 i1=$abc$30656$new_n5364 nq=mem_la_wdata[25]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[26] nq=$abc$30656$new_n5409
.subckt nand2_x0 i0=$abc$30656$new_n5409 i1=$abc$30656$new_n5369 nq=mem_la_wdata[26]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[27] nq=$abc$30656$new_n5411
.subckt nand2_x0 i0=$abc$30656$new_n5411 i1=$abc$30656$new_n5374 nq=mem_la_wdata[27]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[28] nq=$abc$30656$new_n5413
.subckt nand2_x0 i0=$abc$30656$new_n5413 i1=$abc$30656$new_n5379 nq=mem_la_wdata[28]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[29] nq=$abc$30656$new_n5415
.subckt nand2_x0 i0=$abc$30656$new_n5415 i1=$abc$30656$new_n5384 nq=mem_la_wdata[29]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[30] nq=$abc$30656$new_n5417
.subckt nand2_x0 i0=$abc$30656$new_n5417 i1=$abc$30656$new_n5389 nq=mem_la_wdata[30]
.subckt nand2_x0 i0=$abc$30656$new_n3878 i1=reg_op2[31] nq=$abc$30656$new_n5419
.subckt nand2_x0 i0=$abc$30656$new_n5419 i1=$abc$30656$new_n5394 nq=mem_la_wdata[31]
.subckt and2_x1 i0=latched_store i1=latched_branch q=$abc$30656$new_n5421
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[2] i1=reg_out[2] q=$abc$30656$new_n5422
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[2] i1=$abc$30656$new_n5422 q=mem_la_addr[2]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[3] i1=reg_out[3] q=$abc$30656$new_n5424
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[3] i1=$abc$30656$new_n5424 q=mem_la_addr[3]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[4] i1=reg_out[4] q=$abc$30656$new_n5426
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[4] i1=$abc$30656$new_n5426 q=mem_la_addr[4]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[5] i1=reg_out[5] q=$abc$30656$new_n5428
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[5] i1=$abc$30656$new_n5428 q=mem_la_addr[5]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[6] i1=reg_out[6] q=$abc$30656$new_n5430
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[6] i1=$abc$30656$new_n5430 q=mem_la_addr[6]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[7] i1=reg_out[7] q=$abc$30656$new_n5432
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[7] i1=$abc$30656$new_n5432 q=mem_la_addr[7]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[8] i1=reg_out[8] q=$abc$30656$new_n5434
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[8] i1=$abc$30656$new_n5434 q=mem_la_addr[8]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[9] i1=reg_out[9] q=$abc$30656$new_n5436
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[9] i1=$abc$30656$new_n5436 q=mem_la_addr[9]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[10] i1=reg_out[10] q=$abc$30656$new_n5438
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[10] i1=$abc$30656$new_n5438 q=mem_la_addr[10]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[11] i1=reg_out[11] q=$abc$30656$new_n5440
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[11] i1=$abc$30656$new_n5440 q=mem_la_addr[11]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[12] i1=reg_out[12] q=$abc$30656$new_n5442
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[12] i1=$abc$30656$new_n5442 q=mem_la_addr[12]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[13] i1=reg_out[13] q=$abc$30656$new_n5444
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[13] i1=$abc$30656$new_n5444 q=mem_la_addr[13]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[14] i1=reg_out[14] q=$abc$30656$new_n5446
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[14] i1=$abc$30656$new_n5446 q=mem_la_addr[14]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[15] i1=reg_out[15] q=$abc$30656$new_n5448
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[15] i1=$abc$30656$new_n5448 q=mem_la_addr[15]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[16] i1=reg_out[16] q=$abc$30656$new_n5450
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[16] i1=$abc$30656$new_n5450 q=mem_la_addr[16]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[17] i1=reg_out[17] q=$abc$30656$new_n5452
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[17] i1=$abc$30656$new_n5452 q=mem_la_addr[17]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[18] i1=reg_out[18] q=$abc$30656$new_n5454
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[18] i1=$abc$30656$new_n5454 q=mem_la_addr[18]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[19] i1=reg_out[19] q=$abc$30656$new_n5456
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[19] i1=$abc$30656$new_n5456 q=mem_la_addr[19]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[20] i1=reg_out[20] q=$abc$30656$new_n5458
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[20] i1=$abc$30656$new_n5458 q=mem_la_addr[20]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[21] i1=reg_out[21] q=$abc$30656$new_n5460
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[21] i1=$abc$30656$new_n5460 q=mem_la_addr[21]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[22] i1=reg_out[22] q=$abc$30656$new_n5462
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[22] i1=$abc$30656$new_n5462 q=mem_la_addr[22]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[23] i1=reg_out[23] q=$abc$30656$new_n5464
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[23] i1=$abc$30656$new_n5464 q=mem_la_addr[23]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[24] i1=reg_out[24] q=$abc$30656$new_n5466
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[24] i1=$abc$30656$new_n5466 q=mem_la_addr[24]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[25] i1=reg_out[25] q=$abc$30656$new_n5468
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[25] i1=$abc$30656$new_n5468 q=mem_la_addr[25]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[26] i1=reg_out[26] q=$abc$30656$new_n5470
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[26] i1=$abc$30656$new_n5470 q=mem_la_addr[26]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[27] i1=reg_out[27] q=$abc$30656$new_n5472
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[27] i1=$abc$30656$new_n5472 q=mem_la_addr[27]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[28] i1=reg_out[28] q=$abc$30656$new_n5474
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[28] i1=$abc$30656$new_n5474 q=mem_la_addr[28]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[29] i1=reg_out[29] q=$abc$30656$new_n5476
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[29] i1=$abc$30656$new_n5476 q=mem_la_addr[29]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[30] i1=reg_out[30] q=$abc$30656$new_n5478
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[30] i1=$abc$30656$new_n5478 q=mem_la_addr[30]
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[31] i1=reg_out[31] q=$abc$30656$new_n5480
.subckt mux2_x1 cmd=$abc$30656$new_n3897 i0=reg_op1[31] i1=$abc$30656$new_n5480 q=mem_la_addr[31]
.subckt and2_x1 i0=$abc$30656$new_n3953 i1=$abc$30656$new_n3929 q=$abc$30656$new_n5482
.subckt nand2_x0 i0=$abc$30656$new_n3953 i1=$abc$30656$new_n3929 nq=$abc$30656$new_n5483
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[20] i1=mem_rdata[20] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[0] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797 q=$abc$20796$auto$rtlil.cc:3270:Mux$4272[0]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[21] i1=mem_rdata[21] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[1] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799 q=$abc$20796$auto$rtlil.cc:3270:Mux$4272[1]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[22] i1=mem_rdata[22] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[2] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801 q=$abc$20796$auto$rtlil.cc:3270:Mux$4272[2]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[23] i1=mem_rdata[23] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[3] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803 q=$abc$20796$auto$rtlil.cc:3270:Mux$4272[3]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[24] i1=mem_rdata[24] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[4] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805 q=$abc$20796$auto$rtlil.cc:3270:Mux$4272[4]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[15] i1=mem_rdata[15] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[0] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787 q=$abc$20796$auto$rtlil.cc:3270:Mux$4275[0]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[16] i1=mem_rdata[16] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[1] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789 q=$abc$20796$auto$rtlil.cc:3270:Mux$4275[1]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[17] i1=mem_rdata[17] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[2] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791 q=$abc$20796$auto$rtlil.cc:3270:Mux$4275[2]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[18] i1=mem_rdata[18] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[3] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793 q=$abc$20796$auto$rtlil.cc:3270:Mux$4275[3]
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[19] i1=mem_rdata[19] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[19] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795 q=$abc$20796$auto$rtlil.cc:3270:Mux$4275[4]
.subckt nand2_x0 i0=$abc$30656$new_n3997 i1=$abc$30656$new_n3967 nq=$abc$30656$new_n5504
.subckt or21nand_x0 i0=$abc$30656$new_n4999 i1=$abc$30656$new_n5504 i2=$abc$30656$new_n5482 nq=$abc$30656$new_n5505
.subckt nand2_x0 i0=$abc$30656$new_n5505 i1=$abc$30656$new_n3995 nq=$0\decoder_trigger[0:0]
.subckt nor2_x0 i0=decoded_imm_j[4] i1=decoded_rs2[0] nq=$abc$30656$new_n5507
.subckt or2_x1 i0=decoded_imm_j[4] i1=decoded_rs2[0] q=$abc$30656$new_n5508
.subckt nor3_x0 i0=decoded_rs2[1] i1=decoded_rs2[2] i2=decoded_rs2[3] nq=$abc$30656$new_n5509
.subckt or3_x1 i0=decoded_rs2[1] i1=decoded_rs2[2] i2=decoded_rs2[3] q=$abc$30656$new_n5510
.subckt and2_x1 i0=$abc$30656$new_n5509 i1=$abc$30656$new_n5507 q=$abc$30656$new_n5511
.subckt nand2_x0 i0=$abc$30656$new_n5509 i1=$abc$30656$new_n5507 nq=$abc$30656$new_n5512
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3609 i1=$abc$30656$new_n3607 q=$abc$30656$new_n5513
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3610 i1=$abc$30656$new_n3608 q=$abc$30656$new_n5514
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n5514 i1=$abc$30656$new_n5513 q=$abc$30656$new_n5515
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][2] i1=cpuregs[21][2] q=$abc$30656$new_n5516
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][2] i1=cpuregs[23][2] q=$abc$30656$new_n5517
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n5517 i1=$abc$30656$new_n5516 q=$abc$30656$new_n5518
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5518 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5519
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5515 i2=$abc$30656$new_n5519 nq=$abc$30656$new_n5520
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[25][2] i1=cpuregs[27][2] q=$abc$30656$new_n5521
.subckt nand2_x0 i0=$abc$30656$new_n5521 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n5522
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[29][2] i1=cpuregs[31][2] q=$abc$30656$new_n5523
.subckt and21nor_x0 i0=$abc$30656$new_n5523 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n5524
.subckt nand2_x0 i0=$abc$30656$new_n5524 i1=$abc$30656$new_n5522 nq=$abc$30656$new_n5525
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[24][2] i1=cpuregs[26][2] q=$abc$30656$new_n5526
.subckt nand2_x0 i0=$abc$30656$new_n5526 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n5527
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[28][2] i1=cpuregs[30][2] q=$abc$30656$new_n5528
.subckt and21nor_x0 i0=$abc$30656$new_n5528 i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5529
.subckt and21nor_x0 i0=$abc$30656$new_n5529 i1=$abc$30656$new_n5527 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5530
.subckt and2_x1 i0=$abc$30656$new_n5530 i1=$abc$30656$new_n5525 q=$abc$30656$new_n5531
.subckt or21nand_x0 i0=$abc$30656$new_n5531 i1=$abc$30656$new_n5520 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n5532
.subckt nand2_x0 i0=$abc$30656$new_n3606 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n5533
.subckt and21nor_x0 i0=$abc$30656$new_n3604 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n5534
.subckt nand2_x0 i0=$abc$30656$new_n5534 i1=$abc$30656$new_n5533 nq=$abc$30656$new_n5535
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][2] i1=cpuregs[6][2] q=$abc$30656$new_n5536
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5536 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n5537
.subckt and2_x1 i0=$abc$30656$new_n5537 i1=$abc$30656$new_n5535 q=$abc$30656$new_n5538
.subckt or21nand_x0 i0=cpuregs[1][2] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5539
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3605 i2=$abc$30656$new_n5539 nq=$abc$30656$new_n5540
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][2] i1=cpuregs[4][2] q=$abc$30656$new_n5541
.subckt nand2_x0 i0=$abc$30656$new_n5541 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n5542
.subckt nand2_x0 i0=$abc$30656$new_n5542 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n5543
.subckt or21nand_x0 i0=$abc$30656$new_n5543 i1=$abc$30656$new_n5540 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5544
.subckt nor2_x0 i0=$abc$30656$new_n5544 i1=$abc$30656$new_n5538 nq=$abc$30656$new_n5545
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][2] i1=cpuregs[15][2] q=$abc$30656$new_n5546
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[10][2] i1=cpuregs[11][2] q=$abc$30656$new_n5547
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5547 i1=$abc$30656$new_n5546 q=$abc$30656$new_n5548
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][2] i1=cpuregs[13][2] q=$abc$30656$new_n5549
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[8][2] i1=cpuregs[9][2] q=$abc$30656$new_n5550
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5550 i1=$abc$30656$new_n5549 q=$abc$30656$new_n5551
.subckt nor2_x0 i0=$abc$30656$new_n5551 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n5552
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n5548 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n5553
.subckt nor2_x0 i0=$abc$30656$new_n5553 i1=$abc$30656$new_n5552 nq=$abc$30656$new_n5554
.subckt or21nand_x0 i0=$abc$30656$new_n5554 i1=$abc$30656$new_n5545 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n5555
.subckt nand2_x0 i0=$abc$30656$new_n5555 i1=$abc$30656$new_n5532 nq=$abc$30656$new_n5556
.subckt and21nor_x0 i0=$abc$30656$new_n5556 i1=$abc$30656$new_n5512 i2=is_slli_srli_srai nq=$abc$30656$new_n5557
.subckt or21nand_x0 i0=decoded_rs2[2] i1=$abc$30656$new_n3540 i2=$abc$30656$new_n3464 nq=$abc$30656$new_n5558
.subckt and2_x1 i0=$abc$30656$new_n4001 i1=cpu_state[4] q=$abc$30656$new_n5559
.subckt nand3_x0 i0=$abc$30656$new_n4001 i1=$abc$30656$new_n3538 i2=cpu_state[4] nq=$abc$30656$new_n5560
.subckt and2_x1 i0=$abc$30656$new_n5560 i1=$abc$30656$new_n4004 q=$abc$30656$new_n5561
.subckt or21nand_x0 i0=$abc$30656$new_n5557 i1=$abc$30656$new_n5558 i2=$abc$30656$new_n5561 nq=$0\reg_sh[4:0][2]
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][3] i1=cpuregs[30][3] q=$abc$30656$new_n5563
.subckt and2_x1 i0=$abc$30656$new_n5563 i1=$abc$30656$new_n3589 q=$abc$30656$new_n5564
.subckt or2_x1 i0=cpuregs[27][3] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n5565
.subckt and21nor_x0 i0=$abc$30656$new_n3622 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n5566
.subckt and21nor_x0 i0=$abc$30656$new_n5566 i1=$abc$30656$new_n5565 i2=$abc$30656$new_n5564 nq=$abc$30656$new_n5567
.subckt nand2_x0 i0=$abc$30656$new_n5567 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n5568
.subckt nand2_x0 i0=$abc$30656$new_n3621 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n5569
.subckt or2_x1 i0=cpuregs[25][3] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n5570
.subckt and2_x1 i0=$abc$30656$new_n5570 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n5571
.subckt nand2_x0 i0=$abc$30656$new_n5571 i1=$abc$30656$new_n5569 nq=$abc$30656$new_n5572
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][3] i1=cpuregs[28][3] q=$abc$30656$new_n5573
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5573 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n5574
.subckt and21nor_x0 i0=$abc$30656$new_n5574 i1=$abc$30656$new_n5572 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5575
.subckt and2_x1 i0=$abc$30656$new_n5575 i1=$abc$30656$new_n5568 q=$abc$30656$new_n5576
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3617 i1=$abc$30656$new_n3615 q=$abc$30656$new_n5577
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3618 i1=$abc$30656$new_n3616 q=$abc$30656$new_n5578
.subckt nand2_x0 i0=$abc$30656$new_n5578 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5579
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5577 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n5580
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[20][3] i1=cpuregs[21][3] q=$abc$30656$new_n5581
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[16][3] i1=cpuregs[17][3] q=$abc$30656$new_n5582
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5582 i1=$abc$30656$new_n5581 q=$abc$30656$new_n5583
.subckt and2_x1 i0=$abc$30656$new_n5583 i1=$abc$30656$new_n3590 q=$abc$30656$new_n5584
.subckt and21nor_x0 i0=$abc$30656$new_n5579 i1=$abc$30656$new_n5580 i2=$abc$30656$new_n5584 nq=$abc$30656$new_n5585
.subckt nand2_x0 i0=$abc$30656$new_n3614 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n5586
.subckt and21nor_x0 i0=$abc$30656$new_n3612 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n5587
.subckt nand2_x0 i0=$abc$30656$new_n5587 i1=$abc$30656$new_n5586 nq=$abc$30656$new_n5588
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][3] i1=cpuregs[6][3] q=$abc$30656$new_n5589
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5589 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n5590
.subckt and2_x1 i0=$abc$30656$new_n5590 i1=$abc$30656$new_n5588 q=$abc$30656$new_n5591
.subckt or21nand_x0 i0=cpuregs[1][3] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5592
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3613 i2=$abc$30656$new_n5592 nq=$abc$30656$new_n5593
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][3] i1=cpuregs[4][3] q=$abc$30656$new_n5594
.subckt nand2_x0 i0=$abc$30656$new_n5594 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n5595
.subckt nand2_x0 i0=$abc$30656$new_n5595 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n5596
.subckt or21nand_x0 i0=$abc$30656$new_n5596 i1=$abc$30656$new_n5593 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5597
.subckt nor2_x0 i0=$abc$30656$new_n5597 i1=$abc$30656$new_n5591 nq=$abc$30656$new_n5598
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][3] i1=cpuregs[15][3] q=$abc$30656$new_n5599
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[10][3] i1=cpuregs[11][3] q=$abc$30656$new_n5600
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5600 i1=$abc$30656$new_n5599 q=$abc$30656$new_n5601
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][3] i1=cpuregs[13][3] q=$abc$30656$new_n5602
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[8][3] i1=cpuregs[9][3] q=$abc$30656$new_n5603
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5603 i1=$abc$30656$new_n5602 q=$abc$30656$new_n5604
.subckt nor2_x0 i0=$abc$30656$new_n5604 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n5605
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n5601 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n5606
.subckt nor2_x0 i0=$abc$30656$new_n5606 i1=$abc$30656$new_n5605 nq=$abc$30656$new_n5607
.subckt nor2_x0 i0=$abc$30656$new_n5607 i1=$abc$30656$new_n5598 nq=$abc$30656$new_n5608
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[3] i1=$abc$30656$new_n5585 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n5609
.subckt or2_x1 i0=$abc$30656$new_n5609 i1=$abc$30656$new_n5576 q=$abc$30656$new_n5610
.subckt and21nor_x0 i0=$abc$30656$new_n3599 i1=$abc$30656$new_n5608 i2=$abc$30656$new_n5511 nq=$abc$30656$new_n5611
.subckt and21nor_x0 i0=$abc$30656$new_n5611 i1=$abc$30656$new_n5610 i2=is_slli_srli_srai nq=$abc$30656$new_n5612
.subckt or21nand_x0 i0=decoded_rs2[3] i1=$abc$30656$new_n3540 i2=$abc$30656$new_n3464 nq=$abc$30656$new_n5613
.subckt nexor2_x0 i0=reg_sh[3] i1=reg_sh[2] nq=$abc$30656$new_n5614
.subckt nand3_x0 i0=$abc$30656$new_n5614 i1=$abc$30656$new_n4001 i2=cpu_state[4] nq=$abc$30656$new_n5615
.subckt and2_x1 i0=$abc$30656$new_n5615 i1=$abc$30656$new_n4004 q=$abc$30656$new_n5616
.subckt or21nand_x0 i0=$abc$30656$new_n5612 i1=$abc$30656$new_n5613 i2=$abc$30656$new_n5616 nq=$0\reg_sh[4:0][3]
.subckt or21nand_x0 i0=reg_sh[3] i1=reg_sh[2] i2=reg_sh[4] nq=$abc$30656$new_n5618
.subckt and2_x1 i0=$abc$30656$new_n5618 i1=$abc$30656$new_n4046 q=$abc$30656$new_n5619
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][4] i1=cpuregs[20][4] q=$abc$30656$new_n5620
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][4] i1=cpuregs[22][4] q=$abc$30656$new_n5621
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n5621 i1=$abc$30656$new_n5620 q=$abc$30656$new_n5622
.subckt nor2_x0 i0=$abc$30656$new_n5622 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5623
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][4] i1=cpuregs[21][4] q=$abc$30656$new_n5624
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][4] i1=cpuregs[23][4] q=$abc$30656$new_n5625
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n5625 i1=$abc$30656$new_n5624 q=$abc$30656$new_n5626
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5626 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5627
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[25][4] i1=cpuregs[27][4] q=$abc$30656$new_n5628
.subckt nand2_x0 i0=$abc$30656$new_n5628 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n5629
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[29][4] i1=cpuregs[31][4] q=$abc$30656$new_n5630
.subckt and21nor_x0 i0=$abc$30656$new_n5630 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n5631
.subckt nand2_x0 i0=$abc$30656$new_n5631 i1=$abc$30656$new_n5629 nq=$abc$30656$new_n5632
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[24][4] i1=cpuregs[26][4] q=$abc$30656$new_n5633
.subckt nand2_x0 i0=$abc$30656$new_n5633 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n5634
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[28][4] i1=cpuregs[30][4] q=$abc$30656$new_n5635
.subckt and21nor_x0 i0=$abc$30656$new_n5635 i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5636
.subckt and21nor_x0 i0=$abc$30656$new_n5636 i1=$abc$30656$new_n5634 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n5637
.subckt and2_x1 i0=$abc$30656$new_n3624 i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n5638
.subckt or21nand_x0 i0=cpuregs[3][4] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n5639
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][4] i1=cpuregs[6][4] q=$abc$30656$new_n5640
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5640 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n5641
.subckt or21nand_x0 i0=$abc$30656$new_n5638 i1=$abc$30656$new_n5639 i2=$abc$30656$new_n5641 nq=$abc$30656$new_n5642
.subckt nand2_x0 i0=$abc$30656$new_n3623 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n5643
.subckt or2_x1 i0=cpuregs[1][4] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n5644
.subckt and2_x1 i0=$abc$30656$new_n5644 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n5645
.subckt nand2_x0 i0=$abc$30656$new_n5645 i1=$abc$30656$new_n5643 nq=$abc$30656$new_n5646
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][4] i1=cpuregs[4][4] q=$abc$30656$new_n5647
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n5647 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n5648
.subckt and21nor_x0 i0=$abc$30656$new_n5648 i1=$abc$30656$new_n5646 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n5649
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][4] i1=cpuregs[15][4] q=$abc$30656$new_n5650
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[10][4] i1=cpuregs[11][4] q=$abc$30656$new_n5651
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5651 i1=$abc$30656$new_n5650 q=$abc$30656$new_n5652
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][4] i1=cpuregs[13][4] q=$abc$30656$new_n5653
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[8][4] i1=cpuregs[9][4] q=$abc$30656$new_n5654
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n5654 i1=$abc$30656$new_n5653 q=$abc$30656$new_n5655
.subckt nor2_x0 i0=$abc$30656$new_n5655 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n5656
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n5652 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n5657
.subckt nor2_x0 i0=$abc$30656$new_n5657 i1=$abc$30656$new_n5656 nq=$abc$30656$new_n5658
.subckt and21nor_x0 i0=$abc$30656$new_n5642 i1=$abc$30656$new_n5649 i2=$abc$30656$new_n5658 nq=$abc$30656$new_n5659
.subckt and21nor_x0 i0=$abc$30656$new_n5637 i1=$abc$30656$new_n5632 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n5660
.subckt or21nand_x0 i0=$abc$30656$new_n5623 i1=$abc$30656$new_n5627 i2=$abc$30656$new_n5660 nq=$abc$30656$new_n5661
.subckt and21nor_x0 i0=$abc$30656$new_n3599 i1=$abc$30656$new_n5659 i2=$abc$30656$new_n5511 nq=$abc$30656$new_n5662
.subckt nand3_x0 i0=$abc$30656$new_n5662 i1=$abc$30656$new_n5661 i2=$abc$30656$new_n3540 nq=$abc$30656$new_n5663
.subckt and21nor_x0 i0=decoded_imm_j[4] i1=is_slli_srli_srai i2=cpu_state[4] nq=$abc$30656$new_n5664
.subckt and21nor_x0 i0=$abc$30656$new_n5664 i1=$abc$30656$new_n5663 i2=$abc$30656$new_n5619 nq=$0\reg_sh[4:0][4]
.subckt and2_x1 i0=$abc$30656$new_n3402 i1=latched_rd[3] q=$abc$30656$new_n5666
.subckt and3_x1 i0=$abc$30656$new_n3403 i1=$abc$30656$new_n3402 i2=latched_rd[3] q=$abc$30656$new_n5667
.subckt nand3_x0 i0=$abc$30656$new_n3403 i1=$abc$30656$new_n3402 i2=latched_rd[3] nq=$abc$30656$new_n5668
.subckt nor2_x0 i0=latched_rd[4] i1=latched_rd[3] nq=$abc$30656$new_n5669
.subckt nor3_x0 i0=latched_rd[2] i1=latched_rd[4] i2=latched_rd[3] nq=$abc$30656$new_n5670
.subckt or3_x1 i0=latched_rd[2] i1=latched_rd[4] i2=latched_rd[3] q=$abc$30656$new_n5671
.subckt nor2_x0 i0=latched_rd[0] i1=latched_rd[1] nq=$abc$30656$new_n5672
.subckt or2_x1 i0=latched_store i1=latched_branch q=$abc$30656$new_n5673
.subckt and2_x1 i0=$abc$30656$new_n5673 i1=$abc$30656$new_n3978 q=$abc$30656$new_n5674
.subckt and4_x1 i0=$abc$30656$new_n5673 i1=$abc$30656$new_n3978 i2=latched_rd[0] i3=latched_rd[1] q=$abc$30656$new_n5675
.subckt nand4_x0 i0=$abc$30656$new_n5673 i1=$abc$30656$new_n3978 i2=latched_rd[0] i3=latched_rd[1] nq=$abc$30656$new_n5676
.subckt and2_x1 i0=$abc$30656$new_n5675 i1=$abc$30656$new_n5667 q=$abc$30656$new_n5677
.subckt nand2_x0 i0=$abc$30656$new_n5675 i1=$abc$30656$new_n5667 nq=$abc$30656$new_n5678
.subckt and2_x1 i0=latched_store i1=$abc$30656$new_n3296 q=$abc$30656$new_n5679
.subckt nand2_x0 i0=latched_store i1=$abc$30656$new_n3296 nq=$abc$30656$new_n5680
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[0] i1=alu_out_q[0] q=$abc$30656$new_n5681
.subckt and3_x1 i0=$abc$30656$new_n5681 i1=latched_store i2=$abc$30656$new_n3296 q=$abc$30656$new_n5682
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27247
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[1] i1=alu_out_q[1] q=$abc$30656$new_n5684
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=reg_pc[1] i1=$abc$30656$new_n5684 q=$abc$30656$new_n5685
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27249
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[2] i1=alu_out_q[2] q=$abc$30656$new_n5687
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n3343 i1=$abc$30656$new_n5687 q=$abc$30656$new_n5688
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27251
.subckt and2_x1 i0=reg_pc[2] i1=reg_pc[3] q=$abc$30656$new_n5690
.subckt xor2_x0 i0=reg_pc[2] i1=reg_pc[3] q=$abc$30656$new_n5691
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[3] i1=alu_out_q[3] q=$abc$30656$new_n5692
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5692 i1=$abc$30656$new_n5691 q=$abc$30656$new_n5693
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27253
.subckt and3_x1 i0=reg_pc[2] i1=reg_pc[3] i2=reg_pc[4] q=$abc$30656$new_n5695
.subckt nexor2_x0 i0=$abc$30656$new_n5690 i1=$abc$30656$new_n3342 nq=$abc$30656$new_n5696
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3434 i1=$abc$30656$new_n3433 q=$abc$30656$new_n5697
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[4] i1=alu_out_q[4] q=$abc$30656$new_n5698
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5698 i1=$abc$30656$new_n5696 q=$abc$30656$new_n5699
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27255
.subckt and4_x1 i0=reg_pc[2] i1=reg_pc[3] i2=reg_pc[4] i3=reg_pc[5] q=$abc$30656$new_n5701
.subckt nexor2_x0 i0=$abc$30656$new_n5695 i1=$abc$30656$new_n3341 nq=$abc$30656$new_n5702
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[5] i1=alu_out_q[5] q=$abc$30656$new_n5703
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5703 i1=$abc$30656$new_n5702 q=$abc$30656$new_n5704
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27257
.subckt and2_x1 i0=$abc$30656$new_n5701 i1=reg_pc[6] q=$abc$30656$new_n5706
.subckt nexor2_x0 i0=$abc$30656$new_n5701 i1=$abc$30656$new_n3340 nq=$abc$30656$new_n5707
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[6] i1=alu_out_q[6] q=$abc$30656$new_n5708
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5708 i1=$abc$30656$new_n5707 q=$abc$30656$new_n5709
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27259
.subckt and3_x1 i0=$abc$30656$new_n5701 i1=reg_pc[6] i2=reg_pc[7] q=$abc$30656$new_n5711
.subckt nexor2_x0 i0=$abc$30656$new_n5706 i1=$abc$30656$new_n3339 nq=$abc$30656$new_n5712
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[7] i1=alu_out_q[7] q=$abc$30656$new_n5713
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5713 i1=$abc$30656$new_n5712 q=$abc$30656$new_n5714
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27261
.subckt and4_x1 i0=$abc$30656$new_n5701 i1=reg_pc[6] i2=reg_pc[7] i3=reg_pc[8] q=$abc$30656$new_n5716
.subckt nexor2_x0 i0=$abc$30656$new_n5711 i1=$abc$30656$new_n3338 nq=$abc$30656$new_n5717
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3436 i1=$abc$30656$new_n3435 q=$abc$30656$new_n5718
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[8] i1=alu_out_q[8] q=$abc$30656$new_n5719
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5719 i1=$abc$30656$new_n5717 q=$abc$30656$new_n5720
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27263
.subckt and2_x1 i0=$abc$30656$new_n5716 i1=reg_pc[9] q=$abc$30656$new_n5722
.subckt nexor2_x0 i0=$abc$30656$new_n5716 i1=$abc$30656$new_n3337 nq=$abc$30656$new_n5723
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[9] i1=alu_out_q[9] q=$abc$30656$new_n5724
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5724 i1=$abc$30656$new_n5723 q=$abc$30656$new_n5725
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27265
.subckt and3_x1 i0=$abc$30656$new_n5716 i1=reg_pc[9] i2=reg_pc[10] q=$abc$30656$new_n5727
.subckt nexor2_x0 i0=$abc$30656$new_n5722 i1=$abc$30656$new_n3336 nq=$abc$30656$new_n5728
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[10] i1=alu_out_q[10] q=$abc$30656$new_n5729
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5729 i1=$abc$30656$new_n5728 q=$abc$30656$new_n5730
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27267
.subckt and4_x1 i0=$abc$30656$new_n5716 i1=reg_pc[9] i2=reg_pc[10] i3=reg_pc[11] q=$abc$30656$new_n5732
.subckt nexor2_x0 i0=$abc$30656$new_n5727 i1=$abc$30656$new_n3335 nq=$abc$30656$new_n5733
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[11] i1=alu_out_q[11] q=$abc$30656$new_n5734
.subckt mux2_x1 cmd=$abc$30656$new_n5680 i0=$abc$30656$new_n5734 i1=$abc$30656$new_n5733 q=$abc$30656$new_n5735
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27269
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3438 i1=$abc$30656$new_n3437 q=$abc$30656$new_n5737
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[12] i1=alu_out_q[12] q=$abc$30656$new_n5738
.subckt and2_x1 i0=$abc$30656$new_n5732 i1=reg_pc[12] q=$abc$30656$new_n5739
.subckt nexor2_x0 i0=$abc$30656$new_n5732 i1=$abc$30656$new_n3334 nq=$abc$30656$new_n5740
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5740 i1=$abc$30656$new_n5738 q=$abc$30656$new_n5741
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27271
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3440 i1=$abc$30656$new_n3439 q=$abc$30656$new_n5743
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[13] i1=alu_out_q[13] q=$abc$30656$new_n5744
.subckt and3_x1 i0=$abc$30656$new_n5732 i1=reg_pc[12] i2=reg_pc[13] q=$abc$30656$new_n5745
.subckt nexor2_x0 i0=$abc$30656$new_n5739 i1=$abc$30656$new_n3333 nq=$abc$30656$new_n5746
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5746 i1=$abc$30656$new_n5744 q=$abc$30656$new_n5747
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27273
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3442 i1=$abc$30656$new_n3441 q=$abc$30656$new_n5749
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[14] i1=alu_out_q[14] q=$abc$30656$new_n5750
.subckt and4_x1 i0=$abc$30656$new_n5732 i1=reg_pc[12] i2=reg_pc[13] i3=reg_pc[14] q=$abc$30656$new_n5751
.subckt nexor2_x0 i0=$abc$30656$new_n5745 i1=$abc$30656$new_n3332 nq=$abc$30656$new_n5752
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5752 i1=$abc$30656$new_n5750 q=$abc$30656$new_n5753
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27275
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[15] i1=alu_out_q[15] q=$abc$30656$new_n5755
.subckt nand2_x0 i0=$abc$30656$new_n5751 i1=reg_pc[15] nq=$abc$30656$new_n5756
.subckt nexor2_x0 i0=$abc$30656$new_n5751 i1=$abc$30656$new_n3331 nq=$abc$30656$new_n5757
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5757 i1=$abc$30656$new_n5755 q=$abc$30656$new_n5758
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27277
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[16] i1=alu_out_q[16] q=$abc$30656$new_n5760
.subckt nand3_x0 i0=$abc$30656$new_n5751 i1=reg_pc[15] i2=reg_pc[16] nq=$abc$30656$new_n5761
.subckt nexor2_x0 i0=$abc$30656$new_n5756 i1=reg_pc[16] nq=$abc$30656$new_n5762
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5762 i1=$abc$30656$new_n5760 q=$abc$30656$new_n5763
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27279
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[17] i1=alu_out_q[17] q=$abc$30656$new_n5765
.subckt and4_x1 i0=$abc$30656$new_n5751 i1=reg_pc[15] i2=reg_pc[16] i3=reg_pc[17] q=$abc$30656$new_n5766
.subckt nexor2_x0 i0=$abc$30656$new_n5761 i1=reg_pc[17] nq=$abc$30656$new_n5767
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5767 i1=$abc$30656$new_n5765 q=$abc$30656$new_n5768
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27281
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[18] i1=alu_out_q[18] q=$abc$30656$new_n5770
.subckt nor3_x0 i0=$abc$30656$new_n5761 i1=$abc$30656$new_n3330 i2=$abc$30656$new_n3329 nq=$abc$30656$new_n5771
.subckt nexor2_x0 i0=$abc$30656$new_n5766 i1=$abc$30656$new_n3329 nq=$abc$30656$new_n5772
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5772 i1=$abc$30656$new_n5770 q=$abc$30656$new_n5773
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27283
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3444 i1=$abc$30656$new_n3443 q=$abc$30656$new_n5775
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[19] i1=alu_out_q[19] q=$abc$30656$new_n5776
.subckt or4_x1 i0=$abc$30656$new_n5761 i1=$abc$30656$new_n3330 i2=$abc$30656$new_n3329 i3=$abc$30656$new_n3328 q=$abc$30656$new_n5777
.subckt nexor2_x0 i0=$abc$30656$new_n5771 i1=$abc$30656$new_n3328 nq=$abc$30656$new_n5778
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5778 i1=$abc$30656$new_n5776 q=$abc$30656$new_n5779
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27285
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[20] i1=alu_out_q[20] q=$abc$30656$new_n5781
.subckt or2_x1 i0=$abc$30656$new_n5777 i1=$abc$30656$new_n3327 q=$abc$30656$new_n5782
.subckt nexor2_x0 i0=$abc$30656$new_n5777 i1=reg_pc[20] nq=$abc$30656$new_n5783
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5783 i1=$abc$30656$new_n5781 q=$abc$30656$new_n5784
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27287
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3446 i1=$abc$30656$new_n3445 q=$abc$30656$new_n5786
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[21] i1=alu_out_q[21] q=$abc$30656$new_n5787
.subckt nor3_x0 i0=$abc$30656$new_n5777 i1=$abc$30656$new_n3327 i2=$abc$30656$new_n3326 nq=$abc$30656$new_n5788
.subckt nexor2_x0 i0=$abc$30656$new_n5782 i1=reg_pc[21] nq=$abc$30656$new_n5789
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5789 i1=$abc$30656$new_n5787 q=$abc$30656$new_n5790
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27289
.subckt or21nand_x0 i0=$abc$30656$new_n5676 i1=$abc$30656$new_n5668 i2=cpuregs[11][22] nq=$abc$30656$new_n5792
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3448 i1=$abc$30656$new_n3447 q=$abc$30656$new_n5793
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[22] i1=alu_out_q[22] q=$abc$30656$new_n5794
.subckt nor4_x0 i0=$abc$30656$new_n5777 i1=$abc$30656$new_n3327 i2=$abc$30656$new_n3326 i3=$abc$30656$new_n3325 nq=$abc$30656$new_n5795
.subckt nexor2_x0 i0=$abc$30656$new_n5788 i1=reg_pc[22] nq=$abc$30656$new_n5796
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5796 i1=$abc$30656$new_n5793 q=$abc$30656$new_n5797
.subckt or21nand_x0 i0=$abc$30656$new_n5678 i1=$abc$30656$new_n5797 i2=$abc$30656$new_n5792 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27291
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[23] i1=alu_out_q[23] q=$abc$30656$new_n5799
.subckt and3_x1 i0=$abc$30656$new_n5788 i1=reg_pc[22] i2=reg_pc[23] q=$abc$30656$new_n5800
.subckt nexor2_x0 i0=$abc$30656$new_n5795 i1=$abc$30656$new_n3324 nq=$abc$30656$new_n5801
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5801 i1=$abc$30656$new_n5799 q=$abc$30656$new_n5802
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27293
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3450 i1=$abc$30656$new_n3449 q=$abc$30656$new_n5804
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[24] i1=alu_out_q[24] q=$abc$30656$new_n5805
.subckt and4_x1 i0=$abc$30656$new_n5788 i1=reg_pc[22] i2=reg_pc[23] i3=reg_pc[24] q=$abc$30656$new_n5806
.subckt nexor2_x0 i0=$abc$30656$new_n5800 i1=$abc$30656$new_n3323 nq=$abc$30656$new_n5807
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5807 i1=$abc$30656$new_n5805 q=$abc$30656$new_n5808
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27295
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[25] i1=alu_out_q[25] q=$abc$30656$new_n5810
.subckt and3_x1 i0=$abc$30656$new_n5800 i1=reg_pc[24] i2=reg_pc[25] q=$abc$30656$new_n5811
.subckt nexor2_x0 i0=$abc$30656$new_n5806 i1=$abc$30656$new_n3322 nq=$abc$30656$new_n5812
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5812 i1=$abc$30656$new_n5810 q=$abc$30656$new_n5813
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27297
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[26] i1=alu_out_q[26] q=$abc$30656$new_n5815
.subckt and4_x1 i0=$abc$30656$new_n5800 i1=reg_pc[24] i2=reg_pc[25] i3=reg_pc[26] q=$abc$30656$new_n5816
.subckt nexor2_x0 i0=$abc$30656$new_n5811 i1=$abc$30656$new_n3321 nq=$abc$30656$new_n5817
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5817 i1=$abc$30656$new_n5815 q=$abc$30656$new_n5818
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27299
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3452 i1=$abc$30656$new_n3451 q=$abc$30656$new_n5820
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[27] i1=alu_out_q[27] q=$abc$30656$new_n5821
.subckt and3_x1 i0=$abc$30656$new_n5811 i1=reg_pc[26] i2=reg_pc[27] q=$abc$30656$new_n5822
.subckt nexor2_x0 i0=$abc$30656$new_n5816 i1=$abc$30656$new_n3320 nq=$abc$30656$new_n5823
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5823 i1=$abc$30656$new_n5821 q=$abc$30656$new_n5824
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27301
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3454 i1=$abc$30656$new_n3453 q=$abc$30656$new_n5826
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[28] i1=alu_out_q[28] q=$abc$30656$new_n5827
.subckt nand4_x0 i0=$abc$30656$new_n5811 i1=reg_pc[26] i2=reg_pc[27] i3=reg_pc[28] nq=$abc$30656$new_n5828
.subckt nexor2_x0 i0=$abc$30656$new_n5822 i1=$abc$30656$new_n3319 nq=$abc$30656$new_n5829
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5829 i1=$abc$30656$new_n5827 q=$abc$30656$new_n5830
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27303
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3456 i1=$abc$30656$new_n3455 q=$abc$30656$new_n5832
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[29] i1=alu_out_q[29] q=$abc$30656$new_n5833
.subckt nor2_x0 i0=$abc$30656$new_n5828 i1=$abc$30656$new_n3318 nq=$abc$30656$new_n5834
.subckt nexor2_x0 i0=$abc$30656$new_n5828 i1=reg_pc[29] nq=$abc$30656$new_n5835
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5835 i1=$abc$30656$new_n5833 q=$abc$30656$new_n5836
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27305
.subckt mux2_x1 cmd=$abc$30656$new_n3297 i0=$abc$30656$new_n3458 i1=$abc$30656$new_n3457 q=$abc$30656$new_n5838
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[30] i1=alu_out_q[30] q=$abc$30656$new_n5839
.subckt nor3_x0 i0=$abc$30656$new_n5828 i1=$abc$30656$new_n3318 i2=$abc$30656$new_n3317 nq=$abc$30656$new_n5840
.subckt nexor2_x0 i0=$abc$30656$new_n5834 i1=$abc$30656$new_n3317 nq=$abc$30656$new_n5841
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5841 i1=$abc$30656$new_n5839 q=$abc$30656$new_n5842
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27307
.subckt mux2_x1 cmd=latched_stalu i0=reg_out[31] i1=alu_out_q[31] q=$abc$30656$new_n5844
.subckt nexor2_x0 i0=$abc$30656$new_n5840 i1=$abc$30656$new_n3316 nq=$abc$30656$new_n5845
.subckt mux2_x1 cmd=$abc$30656$new_n5679 i0=$abc$30656$new_n5845 i1=$abc$30656$new_n5844 q=$abc$30656$new_n5846
.subckt mux2_x1 cmd=$abc$30656$new_n5677 i0=cpuregs[11][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27309
.subckt nor2_x0 i0=instr_srli i1=instr_srl nq=$abc$30656$new_n5848
.subckt nor4_x0 i0=instr_srli i1=instr_srai i2=instr_srl i3=instr_sra nq=$abc$30656$new_n5849
.subckt or4_x1 i0=instr_srli i1=instr_srai i2=instr_srl i3=instr_sra q=$abc$30656$new_n5850
.subckt nand4_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3531 i2=cpu_state[4] i3=$abc$30656$new_n3292 nq=$abc$30656$new_n5851
.subckt nor2_x0 i0=cpu_state[4] i1=cpu_state[2] nq=$abc$30656$new_n5852
.subckt nor3_x0 i0=cpu_state[5] i1=cpu_state[6] i2=cpu_state[4] nq=$abc$30656$new_n5853
.subckt or3_x1 i0=cpu_state[5] i1=cpu_state[6] i2=cpu_state[4] q=$abc$30656$new_n5854
.subckt nor4_x0 i0=cpu_state[5] i1=cpu_state[6] i2=cpu_state[4] i3=cpu_state[2] nq=$abc$30656$new_n5855
.subckt or4_x1 i0=cpu_state[5] i1=cpu_state[6] i2=cpu_state[4] i3=cpu_state[2] q=$abc$30656$new_n5856
.subckt and2_x1 i0=$abc$30656$new_n5856 i1=$abc$30656$new_n4004 q=$abc$30656$new_n5857
.subckt and2_x1 i0=$abc$30656$new_n5857 i1=$abc$30656$new_n5851 q=$abc$30656$new_n5858
.subckt and3_x1 i0=$abc$30656$new_n5858 i1=$abc$30656$new_n3970 i2=$abc$30656$new_n3964 q=$abc$30656$new_n5859
.subckt nand3_x0 i0=$abc$30656$new_n5858 i1=$abc$30656$new_n3970 i2=$abc$30656$new_n3964 nq=$abc$30656$new_n5860
.subckt nor4_x0 i0=decoded_rs1[0] i1=decoded_rs1[2] i2=decoded_rs1[3] i3=decoded_imm_j[19] nq=$abc$30656$new_n5861
.subckt or4_x1 i0=decoded_rs1[0] i1=decoded_rs1[2] i2=decoded_rs1[3] i3=decoded_imm_j[19] q=$abc$30656$new_n5862
.subckt nor4_x0 i0=is_lui_auipc_jal i1=cpu_state[5] i2=cpu_state[6] i3=cpu_state[4] nq=$abc$30656$new_n5863
.subckt and21nor_x0 i0=$abc$30656$new_n5861 i1=$abc$30656$new_n3557 i2=is_lui_auipc_jal nq=$abc$30656$new_n5864
.subckt or21nand_x0 i0=$abc$30656$new_n5862 i1=decoded_rs1[1] i2=$abc$30656$new_n3543 nq=$abc$30656$new_n5865
.subckt and2_x1 i0=$abc$30656$new_n5864 i1=$abc$30656$new_n5853 q=$abc$30656$new_n5866
.subckt or21nand_x0 i0=decoded_rs1[1] i1=$abc$30656$new_n5862 i2=$abc$30656$new_n5863 nq=$abc$30656$new_n5867
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][0] i1=cpuregs[20][0] q=$abc$30656$new_n5868
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][0] i1=cpuregs[22][0] q=$abc$30656$new_n5869
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][0] nq=$abc$30656$new_n5870
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3596 nq=$abc$30656$new_n5871
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[19][0] q=$abc$30656$new_n5872
.subckt and2_x1 i0=$abc$30656$new_n5872 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n5873
.subckt and2_x1 i0=$abc$30656$new_n5869 i1=$abc$30656$new_n3868 q=$abc$30656$new_n5874
.subckt and21nor_x0 i0=$abc$30656$new_n5871 i1=$abc$30656$new_n5873 i2=$abc$30656$new_n5874 nq=$abc$30656$new_n5875
.subckt and2_x1 i0=$abc$30656$new_n5875 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n5876
.subckt or21nand_x0 i0=cpuregs[21][0] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n5877
.subckt nand2_x0 i0=$abc$30656$new_n5868 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n5878
.subckt or21nand_x0 i0=$abc$30656$new_n5870 i1=$abc$30656$new_n5877 i2=$abc$30656$new_n5878 nq=$abc$30656$new_n5879
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n5879 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n5880
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[25][0] i1=cpuregs[27][0] q=$abc$30656$new_n5881
.subckt nand2_x0 i0=$abc$30656$new_n5881 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n5882
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[29][0] i1=cpuregs[31][0] q=$abc$30656$new_n5883
.subckt and21nor_x0 i0=$abc$30656$new_n5883 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n5884
.subckt nand2_x0 i0=$abc$30656$new_n5884 i1=$abc$30656$new_n5882 nq=$abc$30656$new_n5885
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[24][0] i1=cpuregs[26][0] q=$abc$30656$new_n5886
.subckt nand2_x0 i0=$abc$30656$new_n5886 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n5887
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[28][0] i1=cpuregs[30][0] q=$abc$30656$new_n5888
.subckt and21nor_x0 i0=$abc$30656$new_n5888 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n5889
.subckt and21nor_x0 i0=$abc$30656$new_n5889 i1=$abc$30656$new_n5887 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n5890
.subckt nand2_x0 i0=$abc$30656$new_n5890 i1=$abc$30656$new_n5885 nq=$abc$30656$new_n5891
.subckt or21nand_x0 i0=$abc$30656$new_n5876 i1=$abc$30656$new_n5880 i2=$abc$30656$new_n5891 nq=$abc$30656$new_n5892
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3591 nq=$abc$30656$new_n5893
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][0] q=$abc$30656$new_n5894
.subckt and2_x1 i0=$abc$30656$new_n5894 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n5895
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][0] i1=cpuregs[4][0] q=$abc$30656$new_n5896
.subckt and2_x1 i0=$abc$30656$new_n5896 i1=$abc$30656$new_n3868 q=$abc$30656$new_n5897
.subckt and21nor_x0 i0=$abc$30656$new_n5893 i1=$abc$30656$new_n5895 i2=$abc$30656$new_n5897 nq=$abc$30656$new_n5898
.subckt and2_x1 i0=$abc$30656$new_n5898 i1=$abc$30656$new_n3869 q=$abc$30656$new_n5899
.subckt or21nand_x0 i0=cpuregs[3][0] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n5900
.subckt and21nor_x0 i0=$abc$30656$new_n3592 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n5900 nq=$abc$30656$new_n5901
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][0] i1=cpuregs[6][0] q=$abc$30656$new_n5902
.subckt and2_x1 i0=$abc$30656$new_n5902 i1=$abc$30656$new_n3868 q=$abc$30656$new_n5903
.subckt or3_x1 i0=$abc$30656$new_n5903 i1=$abc$30656$new_n5901 i2=$abc$30656$new_n3869 q=$abc$30656$new_n5904
.subckt nand2_x0 i0=$abc$30656$new_n5904 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n5905
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[10][0] i1=cpuregs[11][0] q=$abc$30656$new_n5906
.subckt nand2_x0 i0=$abc$30656$new_n5906 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n5907
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[14][0] i1=cpuregs[15][0] q=$abc$30656$new_n5908
.subckt and21nor_x0 i0=$abc$30656$new_n5908 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3869 nq=$abc$30656$new_n5909
.subckt nand2_x0 i0=$abc$30656$new_n5909 i1=$abc$30656$new_n5907 nq=$abc$30656$new_n5910
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[8][0] i1=cpuregs[9][0] q=$abc$30656$new_n5911
.subckt nand2_x0 i0=$abc$30656$new_n5911 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n5912
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[12][0] i1=cpuregs[13][0] q=$abc$30656$new_n5913
.subckt and21nor_x0 i0=$abc$30656$new_n5913 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n5914
.subckt and21nor_x0 i0=$abc$30656$new_n5914 i1=$abc$30656$new_n5912 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n5915
.subckt nand2_x0 i0=$abc$30656$new_n5915 i1=$abc$30656$new_n5910 nq=$abc$30656$new_n5916
.subckt or21nand_x0 i0=$abc$30656$new_n5899 i1=$abc$30656$new_n5905 i2=$abc$30656$new_n5916 nq=$abc$30656$new_n5917
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[4] i0=$abc$30656$new_n5917 i1=$abc$30656$new_n5892 q=$abc$30656$new_n5918
.subckt and2_x1 i0=$abc$30656$new_n4000 i1=cpu_state[4] q=$abc$30656$new_n5919
.subckt nand2_x0 i0=$abc$30656$new_n4000 i1=cpu_state[4] nq=$abc$30656$new_n5920
.subckt nand3_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n4093 i2=$abc$30656$new_n4000 nq=$abc$30656$new_n5921
.subckt nand4_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n4001 i2=reg_op1[4] i3=cpu_state[4] nq=$abc$30656$new_n5922
.subckt nand2_x0 i0=decoded_imm[0] i1=reg_op1[0] nq=$abc$30656$new_n5923
.subckt xor2_x0 i0=decoded_imm[0] i1=reg_op1[0] q=$abc$30656$new_n5924
.subckt nand2_x0 i0=$abc$30656$new_n5924 i1=$abc$30656$new_n3968 nq=$abc$30656$new_n5925
.subckt nand3_x0 i0=$abc$30656$new_n5925 i1=$abc$30656$new_n5922 i2=$abc$30656$new_n5921 nq=$abc$30656$new_n5926
.subckt and21nor_x0 i0=$abc$30656$new_n5866 i1=$abc$30656$new_n5918 i2=$abc$30656$new_n5926 nq=$abc$30656$new_n5927
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=reg_op1[0] nq=$abc$30656$new_n5928
.subckt or21nand_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n5927 i2=$abc$30656$new_n5928 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27311
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[21][1] nq=$abc$30656$new_n5930
.subckt and21nor_x0 i0=cpuregs[20][1] i1=$abc$30656$new_n3868 i2=$abc$30656$new_n3870 nq=$abc$30656$new_n5931
.subckt nand2_x0 i0=$abc$30656$new_n5931 i1=$abc$30656$new_n5930 nq=$abc$30656$new_n5932
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[17][1] nq=$abc$30656$new_n5933
.subckt and21nor_x0 i0=cpuregs[16][1] i1=$abc$30656$new_n3868 i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n5934
.subckt and21nor_x0 i0=$abc$30656$new_n5934 i1=$abc$30656$new_n5933 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n5935
.subckt nand2_x0 i0=$abc$30656$new_n5935 i1=$abc$30656$new_n5932 nq=$abc$30656$new_n5936
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[23][1] nq=$abc$30656$new_n5937
.subckt and21nor_x0 i0=cpuregs[22][1] i1=$abc$30656$new_n3868 i2=$abc$30656$new_n3870 nq=$abc$30656$new_n5938
.subckt nand2_x0 i0=$abc$30656$new_n5938 i1=$abc$30656$new_n5937 nq=$abc$30656$new_n5939
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[19][1] nq=$abc$30656$new_n5940
.subckt and21nor_x0 i0=cpuregs[18][1] i1=$abc$30656$new_n3868 i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n5941
.subckt and21nor_x0 i0=$abc$30656$new_n5941 i1=$abc$30656$new_n5940 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n5942
.subckt nand2_x0 i0=$abc$30656$new_n5942 i1=$abc$30656$new_n5939 nq=$abc$30656$new_n5943
.subckt and21nor_x0 i0=$abc$30656$new_n5943 i1=$abc$30656$new_n5936 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n5944
.subckt nand2_x0 i0=$abc$30656$new_n3869 i1=cpuregs[24][1] nq=$abc$30656$new_n5945
.subckt and21nor_x0 i0=cpuregs[26][1] i1=$\cpuregs$rdreg[1]$q[1] i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n5946
.subckt and2_x1 i0=$abc$30656$new_n5946 i1=$abc$30656$new_n5945 q=$abc$30656$new_n5947
.subckt nand2_x0 i0=$abc$30656$new_n3869 i1=cpuregs[28][1] nq=$abc$30656$new_n5948
.subckt and21nor_x0 i0=cpuregs[30][1] i1=$\cpuregs$rdreg[1]$q[1] i2=$abc$30656$new_n3870 nq=$abc$30656$new_n5949
.subckt and2_x1 i0=$abc$30656$new_n5949 i1=$abc$30656$new_n5948 q=$abc$30656$new_n5950
.subckt or21nand_x0 i0=$abc$30656$new_n5950 i1=$abc$30656$new_n5947 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n5951
.subckt nand2_x0 i0=$abc$30656$new_n3869 i1=cpuregs[25][1] nq=$abc$30656$new_n5952
.subckt and21nor_x0 i0=cpuregs[27][1] i1=$\cpuregs$rdreg[1]$q[1] i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n5953
.subckt and2_x1 i0=$abc$30656$new_n5953 i1=$abc$30656$new_n5952 q=$abc$30656$new_n5954
.subckt nand2_x0 i0=$abc$30656$new_n3869 i1=cpuregs[29][1] nq=$abc$30656$new_n5955
.subckt and21nor_x0 i0=cpuregs[31][1] i1=$\cpuregs$rdreg[1]$q[1] i2=$abc$30656$new_n3870 nq=$abc$30656$new_n5956
.subckt and2_x1 i0=$abc$30656$new_n5956 i1=$abc$30656$new_n5955 q=$abc$30656$new_n5957
.subckt or21nand_x0 i0=$abc$30656$new_n5957 i1=$abc$30656$new_n5954 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n5958
.subckt and3_x1 i0=$abc$30656$new_n5958 i1=$abc$30656$new_n5951 i2=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n5959
.subckt or21nand_x0 i0=$abc$30656$new_n5959 i1=$abc$30656$new_n5944 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n5960
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][1] i1=cpuregs[12][1] q=$abc$30656$new_n5961
.subckt nor2_x0 i0=$abc$30656$new_n5961 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n5962
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][1] i1=cpuregs[13][1] q=$abc$30656$new_n5963
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n5963 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n5964
.subckt or2_x1 i0=$abc$30656$new_n5964 i1=$abc$30656$new_n5962 q=$abc$30656$new_n5965
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][1] i1=cpuregs[14][1] q=$abc$30656$new_n5966
.subckt nor2_x0 i0=$abc$30656$new_n5966 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n5967
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][1] i1=cpuregs[15][1] q=$abc$30656$new_n5968
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n5968 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n5969
.subckt or2_x1 i0=$abc$30656$new_n5969 i1=$abc$30656$new_n5967 q=$abc$30656$new_n5970
.subckt and2_x1 i0=$abc$30656$new_n5970 i1=$abc$30656$new_n5965 q=$abc$30656$new_n5971
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][1] i1=cpuregs[5][1] q=$abc$30656$new_n5972
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][1] i1=cpuregs[4][1] q=$abc$30656$new_n5973
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n5973 i1=$abc$30656$new_n5972 q=$abc$30656$new_n5974
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][1] i1=cpuregs[7][1] q=$abc$30656$new_n5975
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][1] i1=cpuregs[6][1] q=$abc$30656$new_n5976
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n5976 i1=$abc$30656$new_n5975 q=$abc$30656$new_n5977
.subckt or2_x1 i0=$abc$30656$new_n5977 i1=$abc$30656$new_n3869 q=$abc$30656$new_n5978
.subckt or2_x1 i0=$abc$30656$new_n5974 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n5979
.subckt nand2_x0 i0=$abc$30656$new_n5979 i1=$abc$30656$new_n5978 nq=$abc$30656$new_n5980
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[3] i0=$abc$30656$new_n5980 i1=$abc$30656$new_n5971 q=$abc$30656$new_n5981
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[4] i1=$abc$30656$new_n5981 i2=$abc$30656$new_n5960 nq=$abc$30656$new_n5982
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n4175 nq=$abc$30656$new_n5983
.subckt and2_x1 i0=$abc$30656$new_n5983 i1=$abc$30656$new_n5920 q=$abc$30656$new_n5984
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3462 nq=$abc$30656$new_n5985
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=$abc$30656$new_n3462 i1=$abc$30656$new_n3471 q=$abc$30656$new_n5986
.subckt and2_x1 i0=$abc$30656$new_n5986 i1=$abc$30656$new_n4000 q=$abc$30656$new_n5987
.subckt nand2_x0 i0=decoded_imm[1] i1=reg_op1[1] nq=$abc$30656$new_n5988
.subckt nor2_x0 i0=decoded_imm[1] i1=reg_op1[1] nq=$abc$30656$new_n5989
.subckt xor2_x0 i0=decoded_imm[1] i1=reg_op1[1] q=$abc$30656$new_n5990
.subckt nexor2_x0 i0=$abc$30656$new_n5990 i1=$abc$30656$new_n5923 nq=$abc$30656$new_n5991
.subckt and3_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 q=$abc$30656$new_n5992
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[1] q=$abc$30656$new_n5993
.subckt and21nor_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n5991 i2=$abc$30656$new_n5993 nq=$abc$30656$new_n5994
.subckt or21nand_x0 i0=$abc$30656$new_n5984 i1=$abc$30656$new_n5987 i2=$abc$30656$new_n5994 nq=$abc$30656$new_n5995
.subckt and21nor_x0 i0=$abc$30656$new_n5866 i1=$abc$30656$new_n5982 i2=$abc$30656$new_n5995 nq=$abc$30656$new_n5996
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=reg_op1[1] nq=$abc$30656$new_n5997
.subckt or21nand_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n5996 i2=$abc$30656$new_n5997 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27313
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][2] nq=$abc$30656$new_n5999
.subckt or21nand_x0 i0=cpuregs[31][2] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6000
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][2] i1=cpuregs[30][2] q=$abc$30656$new_n6001
.subckt nand2_x0 i0=$abc$30656$new_n6001 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6002
.subckt or21nand_x0 i0=$abc$30656$new_n5999 i1=$abc$30656$new_n6000 i2=$abc$30656$new_n6002 nq=$abc$30656$new_n6003
.subckt or2_x1 i0=$abc$30656$new_n6003 i1=$abc$30656$new_n3871 q=$abc$30656$new_n6004
.subckt or21nand_x0 i0=cpuregs[19][2] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6005
.subckt and21nor_x0 i0=$abc$30656$new_n3611 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6005 nq=$abc$30656$new_n6006
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][2] i1=cpuregs[22][2] q=$abc$30656$new_n6007
.subckt and2_x1 i0=$abc$30656$new_n6007 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6008
.subckt nor2_x0 i0=$abc$30656$new_n6008 i1=$abc$30656$new_n6006 nq=$abc$30656$new_n6009
.subckt and21nor_x0 i0=$abc$30656$new_n3871 i1=$abc$30656$new_n6009 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6010
.subckt and2_x1 i0=$abc$30656$new_n6010 i1=$abc$30656$new_n6004 q=$abc$30656$new_n6011
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][2] i1=cpuregs[7][2] q=$abc$30656$new_n6012
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][2] i1=cpuregs[6][2] q=$abc$30656$new_n6013
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6013 i1=$abc$30656$new_n6012 q=$abc$30656$new_n6014
.subckt or2_x1 i0=$abc$30656$new_n6014 i1=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n6015
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][2] nq=$abc$30656$new_n6016
.subckt or21nand_x0 i0=cpuregs[15][2] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6017
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][2] i1=cpuregs[14][2] q=$abc$30656$new_n6018
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6018 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6019
.subckt or21nand_x0 i0=$abc$30656$new_n6016 i1=$abc$30656$new_n6017 i2=$abc$30656$new_n6019 nq=$abc$30656$new_n6020
.subckt and3_x1 i0=$abc$30656$new_n6020 i1=$abc$30656$new_n6015 i2=$abc$30656$new_n3872 q=$abc$30656$new_n6021
.subckt or21nand_x0 i0=$abc$30656$new_n6021 i1=$abc$30656$new_n6011 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6022
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][2] nq=$abc$30656$new_n6023
.subckt or21nand_x0 i0=cpuregs[29][2] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6024
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][2] i1=cpuregs[28][2] q=$abc$30656$new_n6025
.subckt nand2_x0 i0=$abc$30656$new_n6025 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6026
.subckt or21nand_x0 i0=$abc$30656$new_n6023 i1=$abc$30656$new_n6024 i2=$abc$30656$new_n6026 nq=$abc$30656$new_n6027
.subckt nor2_x0 i0=$abc$30656$new_n6027 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n6028
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][2] i1=cpuregs[20][2] q=$abc$30656$new_n6029
.subckt nand2_x0 i0=$abc$30656$new_n6029 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6030
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][2] nq=$abc$30656$new_n6031
.subckt or21nand_x0 i0=cpuregs[21][2] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6032
.subckt or21nand_x0 i0=$abc$30656$new_n6032 i1=$abc$30656$new_n6031 i2=$abc$30656$new_n6030 nq=$abc$30656$new_n6033
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[3] i1=$abc$30656$new_n6033 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6034
.subckt nor2_x0 i0=$abc$30656$new_n6034 i1=$abc$30656$new_n6028 nq=$abc$30656$new_n6035
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][2] i1=cpuregs[5][2] q=$abc$30656$new_n6036
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][2] i1=cpuregs[4][2] q=$abc$30656$new_n6037
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6037 i1=$abc$30656$new_n6036 q=$abc$30656$new_n6038
.subckt or2_x1 i0=$abc$30656$new_n6038 i1=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n6039
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][2] nq=$abc$30656$new_n6040
.subckt or21nand_x0 i0=cpuregs[13][2] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6041
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][2] i1=cpuregs[12][2] q=$abc$30656$new_n6042
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6042 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6043
.subckt or21nand_x0 i0=$abc$30656$new_n6040 i1=$abc$30656$new_n6041 i2=$abc$30656$new_n6043 nq=$abc$30656$new_n6044
.subckt and3_x1 i0=$abc$30656$new_n6044 i1=$abc$30656$new_n6039 i2=$abc$30656$new_n3872 q=$abc$30656$new_n6045
.subckt or21nand_x0 i0=$abc$30656$new_n6045 i1=$abc$30656$new_n6035 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6046
.subckt and21nor_x0 i0=$abc$30656$new_n6046 i1=$abc$30656$new_n6022 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6047
.subckt or21nand_x0 i0=$abc$30656$new_n5923 i1=$abc$30656$new_n5989 i2=$abc$30656$new_n5988 nq=$abc$30656$new_n6048
.subckt or2_x1 i0=decoded_imm[2] i1=reg_op1[2] q=$abc$30656$new_n6049
.subckt and2_x1 i0=decoded_imm[2] i1=reg_op1[2] q=$abc$30656$new_n6050
.subckt nexor2_x0 i0=decoded_imm[2] i1=reg_op1[2] nq=$abc$30656$new_n6051
.subckt nexor2_x0 i0=$abc$30656$new_n6051 i1=$abc$30656$new_n6048 nq=$abc$30656$new_n6052
.subckt and2_x1 i0=$abc$30656$new_n6052 i1=$abc$30656$new_n3968 q=$abc$30656$new_n6053
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n4202 nq=$abc$30656$new_n6054
.subckt and2_x1 i0=$abc$30656$new_n6054 i1=$abc$30656$new_n5920 q=$abc$30656$new_n6055
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3461 nq=$abc$30656$new_n6056
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=$abc$30656$new_n3461 i1=$abc$30656$new_n3469 q=$abc$30656$new_n6057
.subckt and2_x1 i0=$abc$30656$new_n6057 i1=$abc$30656$new_n4000 q=$abc$30656$new_n6058
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[2] nq=$abc$30656$new_n6059
.subckt or21nand_x0 i0=$abc$30656$new_n6055 i1=$abc$30656$new_n6058 i2=$abc$30656$new_n6059 nq=$abc$30656$new_n6060
.subckt or2_x1 i0=$abc$30656$new_n6060 i1=$abc$30656$new_n6053 q=$abc$30656$new_n6061
.subckt or2_x1 i0=$abc$30656$new_n6061 i1=$abc$30656$new_n6047 q=$abc$30656$new_n6062
.subckt mux2_x1 cmd=$abc$30656$new_n5859 i0=reg_op1[2] i1=$abc$30656$new_n6062 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27315
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[23][3] nq=$abc$30656$new_n6064
.subckt and21nor_x0 i0=cpuregs[22][3] i1=$abc$30656$new_n3868 i2=$abc$30656$new_n3870 nq=$abc$30656$new_n6065
.subckt nand2_x0 i0=$abc$30656$new_n6065 i1=$abc$30656$new_n6064 nq=$abc$30656$new_n6066
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[19][3] nq=$abc$30656$new_n6067
.subckt and21nor_x0 i0=cpuregs[18][3] i1=$abc$30656$new_n3868 i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6068
.subckt and21nor_x0 i0=$abc$30656$new_n6068 i1=$abc$30656$new_n6067 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6069
.subckt nand2_x0 i0=$abc$30656$new_n6069 i1=$abc$30656$new_n6066 nq=$abc$30656$new_n6070
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[21][3] nq=$abc$30656$new_n6071
.subckt and21nor_x0 i0=cpuregs[20][3] i1=$abc$30656$new_n3868 i2=$abc$30656$new_n3870 nq=$abc$30656$new_n6072
.subckt nand2_x0 i0=$abc$30656$new_n6072 i1=$abc$30656$new_n6071 nq=$abc$30656$new_n6073
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=cpuregs[17][3] nq=$abc$30656$new_n6074
.subckt and21nor_x0 i0=cpuregs[16][3] i1=$abc$30656$new_n3868 i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6075
.subckt and21nor_x0 i0=$abc$30656$new_n6075 i1=$abc$30656$new_n6074 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6076
.subckt and21nor_x0 i0=$abc$30656$new_n6076 i1=$abc$30656$new_n6073 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6077
.subckt nand2_x0 i0=$abc$30656$new_n6077 i1=$abc$30656$new_n6070 nq=$abc$30656$new_n6078
.subckt and21nor_x0 i0=cpuregs[27][3] i1=$\cpuregs$rdreg[1]$q[1] i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6079
.subckt or21nand_x0 i0=$abc$30656$new_n3620 i1=$\cpuregs$rdreg[1]$q[1] i2=$abc$30656$new_n6079 nq=$abc$30656$new_n6080
.subckt nand2_x0 i0=$abc$30656$new_n3869 i1=cpuregs[29][3] nq=$abc$30656$new_n6081
.subckt and21nor_x0 i0=cpuregs[31][3] i1=$\cpuregs$rdreg[1]$q[1] i2=$abc$30656$new_n3870 nq=$abc$30656$new_n6082
.subckt nand2_x0 i0=$abc$30656$new_n6082 i1=$abc$30656$new_n6081 nq=$abc$30656$new_n6083
.subckt and21nor_x0 i0=$abc$30656$new_n6083 i1=$abc$30656$new_n6080 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6084
.subckt and21nor_x0 i0=cpuregs[26][3] i1=$\cpuregs$rdreg[1]$q[1] i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6085
.subckt or21nand_x0 i0=$abc$30656$new_n3619 i1=$\cpuregs$rdreg[1]$q[1] i2=$abc$30656$new_n6085 nq=$abc$30656$new_n6086
.subckt nand2_x0 i0=$abc$30656$new_n3869 i1=cpuregs[28][3] nq=$abc$30656$new_n6087
.subckt and21nor_x0 i0=cpuregs[30][3] i1=$\cpuregs$rdreg[1]$q[1] i2=$abc$30656$new_n3870 nq=$abc$30656$new_n6088
.subckt nand2_x0 i0=$abc$30656$new_n6088 i1=$abc$30656$new_n6087 nq=$abc$30656$new_n6089
.subckt and21nor_x0 i0=$abc$30656$new_n6089 i1=$abc$30656$new_n6086 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6090
.subckt or21nand_x0 i0=$abc$30656$new_n6090 i1=$abc$30656$new_n6084 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6091
.subckt nand3_x0 i0=$abc$30656$new_n6091 i1=$abc$30656$new_n6078 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6092
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][3] i1=cpuregs[14][3] q=$abc$30656$new_n6093
.subckt nor2_x0 i0=$abc$30656$new_n6093 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6094
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][3] i1=cpuregs[15][3] q=$abc$30656$new_n6095
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6095 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6096
.subckt nor2_x0 i0=$abc$30656$new_n6096 i1=$abc$30656$new_n6094 nq=$abc$30656$new_n6097
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][3] i1=cpuregs[12][3] q=$abc$30656$new_n6098
.subckt nor2_x0 i0=$abc$30656$new_n6098 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6099
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][3] i1=cpuregs[13][3] q=$abc$30656$new_n6100
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6100 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6101
.subckt or21nand_x0 i0=$abc$30656$new_n6101 i1=$abc$30656$new_n6099 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6102
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][3] i1=cpuregs[7][3] q=$abc$30656$new_n6103
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][3] i1=cpuregs[6][3] q=$abc$30656$new_n6104
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6104 i1=$abc$30656$new_n6103 q=$abc$30656$new_n6105
.subckt nand2_x0 i0=$abc$30656$new_n6105 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6106
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][3] i1=cpuregs[5][3] q=$abc$30656$new_n6107
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][3] i1=cpuregs[4][3] q=$abc$30656$new_n6108
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6108 i1=$abc$30656$new_n6107 q=$abc$30656$new_n6109
.subckt and21nor_x0 i0=$abc$30656$new_n3869 i1=$abc$30656$new_n6109 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6110
.subckt and21nor_x0 i0=$abc$30656$new_n6110 i1=$abc$30656$new_n6106 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6111
.subckt or21nand_x0 i0=$abc$30656$new_n6097 i1=$abc$30656$new_n6102 i2=$abc$30656$new_n6111 nq=$abc$30656$new_n6112
.subckt and21nor_x0 i0=$abc$30656$new_n6112 i1=$abc$30656$new_n6092 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6113
.subckt and21nor_x0 i0=$abc$30656$new_n6048 i1=$abc$30656$new_n6049 i2=$abc$30656$new_n6050 nq=$abc$30656$new_n6114
.subckt nand2_x0 i0=decoded_imm[3] i1=reg_op1[3] nq=$abc$30656$new_n6115
.subckt nor2_x0 i0=decoded_imm[3] i1=reg_op1[3] nq=$abc$30656$new_n6116
.subckt xor2_x0 i0=decoded_imm[3] i1=reg_op1[3] q=$abc$30656$new_n6117
.subckt nexor2_x0 i0=$abc$30656$new_n6117 i1=$abc$30656$new_n6114 nq=$abc$30656$new_n6118
.subckt and2_x1 i0=$abc$30656$new_n6118 i1=$abc$30656$new_n3968 q=$abc$30656$new_n6119
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n4217 nq=$abc$30656$new_n6120
.subckt and2_x1 i0=$abc$30656$new_n6120 i1=$abc$30656$new_n5920 q=$abc$30656$new_n6121
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=reg_op1[2] nq=$abc$30656$new_n6122
.subckt and21nor_x0 i0=reg_op1[4] i1=$abc$30656$new_n5850 i2=$abc$30656$new_n4001 nq=$abc$30656$new_n6123
.subckt and2_x1 i0=$abc$30656$new_n6123 i1=$abc$30656$new_n6122 q=$abc$30656$new_n6124
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[3] nq=$abc$30656$new_n6125
.subckt or21nand_x0 i0=$abc$30656$new_n6121 i1=$abc$30656$new_n6124 i2=$abc$30656$new_n6125 nq=$abc$30656$new_n6126
.subckt or2_x1 i0=$abc$30656$new_n6126 i1=$abc$30656$new_n6119 q=$abc$30656$new_n6127
.subckt or2_x1 i0=$abc$30656$new_n6127 i1=$abc$30656$new_n6113 q=$abc$30656$new_n6128
.subckt mux2_x1 cmd=$abc$30656$new_n5859 i0=reg_op1[3] i1=$abc$30656$new_n6128 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27317
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3479 q=$abc$30656$new_n6130
.subckt or2_x1 i0=decoded_imm[4] i1=reg_op1[4] q=$abc$30656$new_n6131
.subckt and2_x1 i0=decoded_imm[4] i1=reg_op1[4] q=$abc$30656$new_n6132
.subckt nexor2_x0 i0=decoded_imm[4] i1=reg_op1[4] nq=$abc$30656$new_n6133
.subckt and21nor_x0 i0=$abc$30656$new_n6114 i1=$abc$30656$new_n6115 i2=$abc$30656$new_n6116 nq=$abc$30656$new_n6134
.subckt nexor2_x0 i0=$abc$30656$new_n6134 i1=$abc$30656$new_n6133 nq=$abc$30656$new_n6135
.subckt and2_x1 i0=$abc$30656$new_n6135 i1=$abc$30656$new_n3968 q=$abc$30656$new_n6136
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][4] nq=$abc$30656$new_n6137
.subckt or21nand_x0 i0=cpuregs[31][4] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6138
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][4] i1=cpuregs[30][4] q=$abc$30656$new_n6139
.subckt nand2_x0 i0=$abc$30656$new_n6139 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6140
.subckt or21nand_x0 i0=$abc$30656$new_n6137 i1=$abc$30656$new_n6138 i2=$abc$30656$new_n6140 nq=$abc$30656$new_n6141
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][4] nq=$abc$30656$new_n6142
.subckt or21nand_x0 i0=cpuregs[29][4] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6143
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][4] i1=cpuregs[28][4] q=$abc$30656$new_n6144
.subckt nand2_x0 i0=$abc$30656$new_n6144 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6145
.subckt or21nand_x0 i0=$abc$30656$new_n6142 i1=$abc$30656$new_n6143 i2=$abc$30656$new_n6145 nq=$abc$30656$new_n6146
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6146 i1=$abc$30656$new_n6141 q=$abc$30656$new_n6147
.subckt and2_x1 i0=$abc$30656$new_n6147 i1=$\cpuregs$rdreg[1]$q[4] q=$abc$30656$new_n6148
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][4] q=$abc$30656$new_n6149
.subckt and21nor_x0 i0=$abc$30656$new_n3626 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6150
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][4] i1=cpuregs[14][4] q=$abc$30656$new_n6151
.subckt and2_x1 i0=$abc$30656$new_n6151 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6152
.subckt and21nor_x0 i0=$abc$30656$new_n6149 i1=$abc$30656$new_n6150 i2=$abc$30656$new_n6152 nq=$abc$30656$new_n6153
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][4] q=$abc$30656$new_n6154
.subckt and21nor_x0 i0=$abc$30656$new_n3625 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6155
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][4] i1=cpuregs[12][4] q=$abc$30656$new_n6156
.subckt and2_x1 i0=$abc$30656$new_n6156 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6157
.subckt and21nor_x0 i0=$abc$30656$new_n6154 i1=$abc$30656$new_n6155 i2=$abc$30656$new_n6157 nq=$abc$30656$new_n6158
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6158 i1=$abc$30656$new_n6153 q=$abc$30656$new_n6159
.subckt or21nand_x0 i0=$abc$30656$new_n6159 i1=$\cpuregs$rdreg[1]$q[4] i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6160
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][4] q=$abc$30656$new_n6161
.subckt and21nor_x0 i0=$abc$30656$new_n3627 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6162
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][4] i1=cpuregs[20][4] q=$abc$30656$new_n6163
.subckt and2_x1 i0=$abc$30656$new_n6163 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6164
.subckt and21nor_x0 i0=$abc$30656$new_n6161 i1=$abc$30656$new_n6162 i2=$abc$30656$new_n6164 nq=$abc$30656$new_n6165
.subckt nand2_x0 i0=$abc$30656$new_n6165 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6166
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[18][4] q=$abc$30656$new_n6167
.subckt and21nor_x0 i0=$abc$30656$new_n3628 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6168
.subckt nand2_x0 i0=$abc$30656$new_n6168 i1=$abc$30656$new_n6167 nq=$abc$30656$new_n6169
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[19][4] q=$abc$30656$new_n6170
.subckt and21nor_x0 i0=$abc$30656$new_n3629 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6171
.subckt nand2_x0 i0=$abc$30656$new_n6171 i1=$abc$30656$new_n6170 nq=$abc$30656$new_n6172
.subckt nand3_x0 i0=$abc$30656$new_n6172 i1=$abc$30656$new_n6169 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6173
.subckt nand3_x0 i0=$abc$30656$new_n6173 i1=$abc$30656$new_n6166 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6174
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][4] i1=cpuregs[4][4] q=$abc$30656$new_n6175
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][4] i1=cpuregs[5][4] q=$abc$30656$new_n6176
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6176 i1=$abc$30656$new_n6175 q=$abc$30656$new_n6177
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][4] i1=cpuregs[6][4] q=$abc$30656$new_n6178
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][4] i1=cpuregs[7][4] q=$abc$30656$new_n6179
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6179 i1=$abc$30656$new_n6178 q=$abc$30656$new_n6180
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n6180 i1=$abc$30656$new_n6177 q=$abc$30656$new_n6181
.subckt and21nor_x0 i0=$abc$30656$new_n6181 i1=$abc$30656$new_n3872 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6182
.subckt and2_x1 i0=$abc$30656$new_n6182 i1=$abc$30656$new_n6174 q=$abc$30656$new_n6183
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3477 nq=$abc$30656$new_n6184
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3469 nq=$abc$30656$new_n6185
.subckt nand3_x0 i0=$abc$30656$new_n6185 i1=$abc$30656$new_n6184 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n6186
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3495 nq=$abc$30656$new_n6187
.subckt nand3_x0 i0=$abc$30656$new_n6187 i1=$abc$30656$new_n5985 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n6188
.subckt nand3_x0 i0=is_lui_auipc_jal i1=$abc$30656$new_n3535 i2=reg_pc[4] nq=$abc$30656$new_n6189
.subckt or21nand_x0 i0=$abc$30656$new_n6160 i1=$abc$30656$new_n6148 i2=$abc$30656$new_n5864 nq=$abc$30656$new_n6190
.subckt or21nand_x0 i0=$abc$30656$new_n6183 i1=$abc$30656$new_n6190 i2=$abc$30656$new_n6189 nq=$abc$30656$new_n6191
.subckt nand2_x0 i0=$abc$30656$new_n6191 i1=$abc$30656$new_n5853 nq=$abc$30656$new_n6192
.subckt nand2_x0 i0=$abc$30656$new_n6188 i1=$abc$30656$new_n6186 nq=$abc$30656$new_n6193
.subckt nor3_x0 i0=$abc$30656$new_n6193 i1=$abc$30656$new_n6136 i2=$abc$30656$new_n5860 nq=$abc$30656$new_n6194
.subckt and21nor_x0 i0=$abc$30656$new_n6194 i1=$abc$30656$new_n6192 i2=$abc$30656$new_n6130 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27319
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3477 q=$abc$30656$new_n6196
.subckt and21nor_x0 i0=$abc$30656$new_n6131 i1=$abc$30656$new_n6134 i2=$abc$30656$new_n6132 nq=$abc$30656$new_n6197
.subckt nand2_x0 i0=decoded_imm[5] i1=reg_op1[5] nq=$abc$30656$new_n6198
.subckt nor2_x0 i0=decoded_imm[5] i1=reg_op1[5] nq=$abc$30656$new_n6199
.subckt xor2_x0 i0=decoded_imm[5] i1=reg_op1[5] q=$abc$30656$new_n6200
.subckt nexor2_x0 i0=$abc$30656$new_n6200 i1=$abc$30656$new_n6197 nq=$abc$30656$new_n6201
.subckt nand2_x0 i0=$abc$30656$new_n6201 i1=$abc$30656$new_n3968 nq=$abc$30656$new_n6202
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][5] q=$abc$30656$new_n6203
.subckt and21nor_x0 i0=$abc$30656$new_n3631 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6204
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][5] i1=cpuregs[4][5] q=$abc$30656$new_n6205
.subckt and2_x1 i0=$abc$30656$new_n6205 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6206
.subckt and21nor_x0 i0=$abc$30656$new_n6203 i1=$abc$30656$new_n6204 i2=$abc$30656$new_n6206 nq=$abc$30656$new_n6207
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][5] q=$abc$30656$new_n6208
.subckt and21nor_x0 i0=$abc$30656$new_n3635 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6209
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][5] i1=cpuregs[12][5] q=$abc$30656$new_n6210
.subckt and2_x1 i0=$abc$30656$new_n6210 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6211
.subckt and21nor_x0 i0=$abc$30656$new_n6208 i1=$abc$30656$new_n6209 i2=$abc$30656$new_n6211 nq=$abc$30656$new_n6212
.subckt mux2_x1 cmd=$abc$30656$new_n3871 i0=$abc$30656$new_n6212 i1=$abc$30656$new_n6207 q=$abc$30656$new_n6213
.subckt or2_x1 i0=$abc$30656$new_n6213 i1=$\cpuregs$rdreg[1]$q[4] q=$abc$30656$new_n6214
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][5] i1=cpuregs[28][5] q=$abc$30656$new_n6215
.subckt nor2_x0 i0=$abc$30656$new_n6215 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6216
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[25][5] i1=cpuregs[29][5] q=$abc$30656$new_n6217
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6217 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6218
.subckt nor2_x0 i0=$abc$30656$new_n6218 i1=$abc$30656$new_n6216 nq=$abc$30656$new_n6219
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][5] i1=cpuregs[20][5] q=$abc$30656$new_n6220
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][5] i1=cpuregs[21][5] q=$abc$30656$new_n6221
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6221 i1=$abc$30656$new_n6220 q=$abc$30656$new_n6222
.subckt and2_x1 i0=$abc$30656$new_n6222 i1=$abc$30656$new_n3871 q=$abc$30656$new_n6223
.subckt or21nand_x0 i0=$abc$30656$new_n6223 i1=$abc$30656$new_n6219 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6224
.subckt and2_x1 i0=$abc$30656$new_n6224 i1=$abc$30656$new_n3869 q=$abc$30656$new_n6225
.subckt nand2_x0 i0=$abc$30656$new_n6225 i1=$abc$30656$new_n6214 nq=$abc$30656$new_n6226
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][5] i1=cpuregs[22][5] q=$abc$30656$new_n6227
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][5] i1=cpuregs[23][5] q=$abc$30656$new_n6228
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6228 i1=$abc$30656$new_n6227 q=$abc$30656$new_n6229
.subckt and2_x1 i0=$abc$30656$new_n6229 i1=$abc$30656$new_n3871 q=$abc$30656$new_n6230
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][5] i1=cpuregs[30][5] q=$abc$30656$new_n6231
.subckt nor2_x0 i0=$abc$30656$new_n6231 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6232
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[27][5] i1=cpuregs[31][5] q=$abc$30656$new_n6233
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6233 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6234
.subckt nor2_x0 i0=$abc$30656$new_n6234 i1=$abc$30656$new_n6232 nq=$abc$30656$new_n6235
.subckt or21nand_x0 i0=$abc$30656$new_n6235 i1=$abc$30656$new_n6230 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6236
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][5] i1=cpuregs[6][5] q=$abc$30656$new_n6237
.subckt nor2_x0 i0=$abc$30656$new_n6237 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6238
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][5] i1=cpuregs[7][5] q=$abc$30656$new_n6239
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6239 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6240
.subckt nor2_x0 i0=$abc$30656$new_n6240 i1=$abc$30656$new_n6238 nq=$abc$30656$new_n6241
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][5] i1=cpuregs[15][5] q=$abc$30656$new_n6242
.subckt nor2_x0 i0=$abc$30656$new_n6242 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6243
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][5] i1=cpuregs[14][5] q=$abc$30656$new_n6244
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n6244 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6245
.subckt nor2_x0 i0=$abc$30656$new_n6245 i1=$abc$30656$new_n6243 nq=$abc$30656$new_n6246
.subckt or21nand_x0 i0=$abc$30656$new_n6246 i1=$abc$30656$new_n6241 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6247
.subckt nand3_x0 i0=$abc$30656$new_n6247 i1=$abc$30656$new_n6236 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6248
.subckt and2_x1 i0=$abc$30656$new_n6248 i1=$abc$30656$new_n5866 q=$abc$30656$new_n6249
.subckt nand2_x0 i0=$abc$30656$new_n6249 i1=$abc$30656$new_n6226 nq=$abc$30656$new_n6250
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3493 nq=$abc$30656$new_n6251
.subckt and3_x1 i0=$abc$30656$new_n6251 i1=$abc$30656$new_n6056 i2=$abc$30656$new_n5559 q=$abc$30656$new_n6252
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3479 nq=$abc$30656$new_n6253
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3475 nq=$abc$30656$new_n6254
.subckt and3_x1 i0=$abc$30656$new_n6254 i1=$abc$30656$new_n6253 i2=$abc$30656$new_n5919 q=$abc$30656$new_n6255
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[5] q=$abc$30656$new_n6256
.subckt or3_x1 i0=$abc$30656$new_n6256 i1=$abc$30656$new_n6255 i2=$abc$30656$new_n6252 q=$abc$30656$new_n6257
.subckt nor2_x0 i0=$abc$30656$new_n6257 i1=$abc$30656$new_n5860 nq=$abc$30656$new_n6258
.subckt and2_x1 i0=$abc$30656$new_n6258 i1=$abc$30656$new_n6250 q=$abc$30656$new_n6259
.subckt and21nor_x0 i0=$abc$30656$new_n6259 i1=$abc$30656$new_n6202 i2=$abc$30656$new_n6196 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27321
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3475 q=$abc$30656$new_n6261
.subckt or21nand_x0 i0=$abc$30656$new_n6197 i1=$abc$30656$new_n6199 i2=$abc$30656$new_n6198 nq=$abc$30656$new_n6262
.subckt or2_x1 i0=decoded_imm[6] i1=reg_op1[6] q=$abc$30656$new_n6263
.subckt and2_x1 i0=decoded_imm[6] i1=reg_op1[6] q=$abc$30656$new_n6264
.subckt nexor2_x0 i0=decoded_imm[6] i1=reg_op1[6] nq=$abc$30656$new_n6265
.subckt nexor2_x0 i0=$abc$30656$new_n6265 i1=$abc$30656$new_n6262 nq=$abc$30656$new_n6266
.subckt nand2_x0 i0=$abc$30656$new_n6266 i1=$abc$30656$new_n3968 nq=$abc$30656$new_n6267
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[2][6] i1=cpuregs[3][6] q=$abc$30656$new_n6268
.subckt nor2_x0 i0=$abc$30656$new_n6268 i1=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6269
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[6][6] i1=cpuregs[7][6] q=$abc$30656$new_n6270
.subckt or21nand_x0 i0=$abc$30656$new_n3870 i1=$abc$30656$new_n6270 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6271
.subckt or2_x1 i0=$abc$30656$new_n6271 i1=$abc$30656$new_n6269 q=$abc$30656$new_n6272
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[10][6] i1=cpuregs[11][6] q=$abc$30656$new_n6273
.subckt nor2_x0 i0=$abc$30656$new_n6273 i1=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6274
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[14][6] i1=cpuregs[15][6] q=$abc$30656$new_n6275
.subckt or21nand_x0 i0=$abc$30656$new_n3870 i1=$abc$30656$new_n6275 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6276
.subckt or2_x1 i0=$abc$30656$new_n6276 i1=$abc$30656$new_n6274 q=$abc$30656$new_n6277
.subckt and21nor_x0 i0=$abc$30656$new_n6277 i1=$abc$30656$new_n6272 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6278
.subckt nand2_x0 i0=$abc$30656$new_n3871 i1=cpuregs[0][6] nq=$abc$30656$new_n6279
.subckt and21nor_x0 i0=cpuregs[8][6] i1=$\cpuregs$rdreg[1]$q[3] i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6280
.subckt and2_x1 i0=$abc$30656$new_n6280 i1=$abc$30656$new_n6279 q=$abc$30656$new_n6281
.subckt nand2_x0 i0=$abc$30656$new_n3871 i1=cpuregs[4][6] nq=$abc$30656$new_n6282
.subckt and21nor_x0 i0=cpuregs[12][6] i1=$\cpuregs$rdreg[1]$q[3] i2=$abc$30656$new_n3870 nq=$abc$30656$new_n6283
.subckt and2_x1 i0=$abc$30656$new_n6283 i1=$abc$30656$new_n6282 q=$abc$30656$new_n6284
.subckt or21nand_x0 i0=$abc$30656$new_n6284 i1=$abc$30656$new_n6281 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6285
.subckt nand2_x0 i0=$abc$30656$new_n3871 i1=cpuregs[1][6] nq=$abc$30656$new_n6286
.subckt and21nor_x0 i0=cpuregs[9][6] i1=$\cpuregs$rdreg[1]$q[3] i2=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6287
.subckt and2_x1 i0=$abc$30656$new_n6287 i1=$abc$30656$new_n6286 q=$abc$30656$new_n6288
.subckt nand2_x0 i0=$abc$30656$new_n3871 i1=cpuregs[5][6] nq=$abc$30656$new_n6289
.subckt and21nor_x0 i0=cpuregs[13][6] i1=$\cpuregs$rdreg[1]$q[3] i2=$abc$30656$new_n3870 nq=$abc$30656$new_n6290
.subckt and2_x1 i0=$abc$30656$new_n6290 i1=$abc$30656$new_n6289 q=$abc$30656$new_n6291
.subckt or21nand_x0 i0=$abc$30656$new_n6291 i1=$abc$30656$new_n6288 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6292
.subckt and3_x1 i0=$abc$30656$new_n6292 i1=$abc$30656$new_n6285 i2=$abc$30656$new_n3869 q=$abc$30656$new_n6293
.subckt or21nand_x0 i0=$abc$30656$new_n6293 i1=$abc$30656$new_n6278 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6294
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][6] i1=cpuregs[20][6] q=$abc$30656$new_n6295
.subckt or2_x1 i0=$abc$30656$new_n6295 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6296
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][6] i1=cpuregs[21][6] q=$abc$30656$new_n6297
.subckt or2_x1 i0=$abc$30656$new_n6297 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6298
.subckt nand2_x0 i0=$abc$30656$new_n6298 i1=$abc$30656$new_n6296 nq=$abc$30656$new_n6299
.subckt nand2_x0 i0=$abc$30656$new_n6299 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n6300
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][6] i1=cpuregs[28][6] q=$abc$30656$new_n6301
.subckt nand2_x0 i0=$abc$30656$new_n6301 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6302
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3643 nq=$abc$30656$new_n6303
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][6] q=$abc$30656$new_n6304
.subckt and2_x1 i0=$abc$30656$new_n6304 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6305
.subckt nand2_x0 i0=$abc$30656$new_n6305 i1=$abc$30656$new_n6303 nq=$abc$30656$new_n6306
.subckt nand3_x0 i0=$abc$30656$new_n6306 i1=$abc$30656$new_n6302 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6307
.subckt nand3_x0 i0=$abc$30656$new_n6307 i1=$abc$30656$new_n6300 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6308
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][6] i1=cpuregs[30][6] q=$abc$30656$new_n6309
.subckt and2_x1 i0=$abc$30656$new_n6309 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6310
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][6] q=$abc$30656$new_n6311
.subckt and21nor_x0 i0=$abc$30656$new_n3644 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6312
.subckt and21nor_x0 i0=$abc$30656$new_n6312 i1=$abc$30656$new_n6311 i2=$abc$30656$new_n6310 nq=$abc$30656$new_n6313
.subckt nor2_x0 i0=$abc$30656$new_n6313 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n6314
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][6] i1=cpuregs[22][6] q=$abc$30656$new_n6315
.subckt nor2_x0 i0=$abc$30656$new_n6315 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6316
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][6] i1=cpuregs[23][6] q=$abc$30656$new_n6317
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6317 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6318
.subckt nor2_x0 i0=$abc$30656$new_n6318 i1=$abc$30656$new_n6316 nq=$abc$30656$new_n6319
.subckt or21nand_x0 i0=$abc$30656$new_n6319 i1=$abc$30656$new_n6314 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6320
.subckt nand2_x0 i0=$abc$30656$new_n6320 i1=$abc$30656$new_n6308 nq=$abc$30656$new_n6321
.subckt nand2_x0 i0=$abc$30656$new_n6321 i1=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6322
.subckt and21nor_x0 i0=$abc$30656$new_n6322 i1=$abc$30656$new_n6294 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6323
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=reg_op1[2] i1=reg_op1[10] q=$abc$30656$new_n6324
.subckt nand2_x0 i0=$abc$30656$new_n6324 i1=$abc$30656$new_n5559 nq=$abc$30656$new_n6325
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3473 nq=$abc$30656$new_n6326
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3477 nq=$abc$30656$new_n6327
.subckt nand3_x0 i0=$abc$30656$new_n6327 i1=$abc$30656$new_n6326 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n6328
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[6] nq=$abc$30656$new_n6329
.subckt and2_x1 i0=$abc$30656$new_n6329 i1=$abc$30656$new_n6328 q=$abc$30656$new_n6330
.subckt and2_x1 i0=$abc$30656$new_n6330 i1=$abc$30656$new_n6325 q=$abc$30656$new_n6331
.subckt nand2_x0 i0=$abc$30656$new_n6331 i1=$abc$30656$new_n5859 nq=$abc$30656$new_n6332
.subckt nor2_x0 i0=$abc$30656$new_n6332 i1=$abc$30656$new_n6323 nq=$abc$30656$new_n6333
.subckt and21nor_x0 i0=$abc$30656$new_n6333 i1=$abc$30656$new_n6267 i2=$abc$30656$new_n6261 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27323
.subckt and21nor_x0 i0=$abc$30656$new_n6262 i1=$abc$30656$new_n6263 i2=$abc$30656$new_n6264 nq=$abc$30656$new_n6335
.subckt nand2_x0 i0=decoded_imm[7] i1=reg_op1[7] nq=$abc$30656$new_n6336
.subckt nor2_x0 i0=decoded_imm[7] i1=reg_op1[7] nq=$abc$30656$new_n6337
.subckt xor2_x0 i0=decoded_imm[7] i1=reg_op1[7] q=$abc$30656$new_n6338
.subckt nexor2_x0 i0=$abc$30656$new_n6338 i1=$abc$30656$new_n6335 nq=$abc$30656$new_n6339
.subckt nand2_x0 i0=$abc$30656$new_n6339 i1=$abc$30656$new_n3968 nq=$abc$30656$new_n6340
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][7] i1=cpuregs[23][7] q=$abc$30656$new_n6341
.subckt nor2_x0 i0=$abc$30656$new_n6341 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6342
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][7] i1=cpuregs[22][7] q=$abc$30656$new_n6343
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n6343 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6344
.subckt nor2_x0 i0=$abc$30656$new_n6344 i1=$abc$30656$new_n6342 nq=$abc$30656$new_n6345
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][7] i1=cpuregs[20][7] q=$abc$30656$new_n6346
.subckt nor2_x0 i0=$abc$30656$new_n6346 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6347
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][7] i1=cpuregs[21][7] q=$abc$30656$new_n6348
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6348 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6349
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[0][7] i1=cpuregs[1][7] q=$abc$30656$new_n6350
.subckt nor2_x0 i0=$abc$30656$new_n6350 i1=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6351
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[4][7] i1=cpuregs[5][7] q=$abc$30656$new_n6352
.subckt or21nand_x0 i0=$abc$30656$new_n6352 i1=$abc$30656$new_n3870 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6353
.subckt or2_x1 i0=$abc$30656$new_n6353 i1=$abc$30656$new_n6351 q=$abc$30656$new_n6354
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[2][7] i1=cpuregs[3][7] q=$abc$30656$new_n6355
.subckt nor2_x0 i0=$abc$30656$new_n6355 i1=$\cpuregs$rdreg[1]$q[2] nq=$abc$30656$new_n6356
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[6][7] i1=cpuregs[7][7] q=$abc$30656$new_n6357
.subckt or21nand_x0 i0=$abc$30656$new_n6357 i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6358
.subckt or2_x1 i0=$abc$30656$new_n6358 i1=$abc$30656$new_n6356 q=$abc$30656$new_n6359
.subckt nand3_x0 i0=$abc$30656$new_n6359 i1=$abc$30656$new_n6354 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6360
.subckt or21nand_x0 i0=$abc$30656$new_n6349 i1=$abc$30656$new_n6347 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6361
.subckt or2_x1 i0=$abc$30656$new_n6361 i1=$abc$30656$new_n6345 q=$abc$30656$new_n6362
.subckt nand3_x0 i0=$abc$30656$new_n6362 i1=$abc$30656$new_n6360 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6363
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][7] i1=cpuregs[14][7] q=$abc$30656$new_n6364
.subckt nand2_x0 i0=$abc$30656$new_n6364 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6365
.subckt and2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3648 q=$abc$30656$new_n6366
.subckt or21nand_x0 i0=cpuregs[11][7] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6367
.subckt or21nand_x0 i0=$abc$30656$new_n6367 i1=$abc$30656$new_n6366 i2=$abc$30656$new_n6365 nq=$abc$30656$new_n6368
.subckt and2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3647 q=$abc$30656$new_n6369
.subckt or21nand_x0 i0=cpuregs[9][7] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6370
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][7] i1=cpuregs[12][7] q=$abc$30656$new_n6371
.subckt nand2_x0 i0=$abc$30656$new_n6371 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6372
.subckt or21nand_x0 i0=$abc$30656$new_n6369 i1=$abc$30656$new_n6370 i2=$abc$30656$new_n6372 nq=$abc$30656$new_n6373
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6373 i1=$abc$30656$new_n6368 q=$abc$30656$new_n6374
.subckt and2_x1 i0=$abc$30656$new_n6374 i1=$abc$30656$new_n3872 q=$abc$30656$new_n6375
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][7] i1=cpuregs[30][7] q=$abc$30656$new_n6376
.subckt and2_x1 i0=$abc$30656$new_n6376 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6377
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][7] q=$abc$30656$new_n6378
.subckt and21nor_x0 i0=$abc$30656$new_n3650 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6379
.subckt and21nor_x0 i0=$abc$30656$new_n6379 i1=$abc$30656$new_n6378 i2=$abc$30656$new_n6377 nq=$abc$30656$new_n6380
.subckt nand2_x0 i0=$abc$30656$new_n6380 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6381
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3649 nq=$abc$30656$new_n6382
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][7] q=$abc$30656$new_n6383
.subckt and2_x1 i0=$abc$30656$new_n6383 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6384
.subckt nand2_x0 i0=$abc$30656$new_n6384 i1=$abc$30656$new_n6382 nq=$abc$30656$new_n6385
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][7] i1=cpuregs[28][7] q=$abc$30656$new_n6386
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6386 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6387
.subckt and21nor_x0 i0=$abc$30656$new_n6387 i1=$abc$30656$new_n6385 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6388
.subckt and2_x1 i0=$abc$30656$new_n6388 i1=$abc$30656$new_n6381 q=$abc$30656$new_n6389
.subckt or21nand_x0 i0=$abc$30656$new_n6389 i1=$abc$30656$new_n6375 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6390
.subckt and21nor_x0 i0=$abc$30656$new_n6390 i1=$abc$30656$new_n6363 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6391
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3489 nq=$abc$30656$new_n6392
.subckt and3_x1 i0=$abc$30656$new_n6392 i1=$abc$30656$new_n6185 i2=$abc$30656$new_n5559 q=$abc$30656$new_n6393
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3475 nq=$abc$30656$new_n6394
.subckt and3_x1 i0=$abc$30656$new_n6394 i1=$abc$30656$new_n6187 i2=$abc$30656$new_n5919 q=$abc$30656$new_n6395
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[7] q=$abc$30656$new_n6396
.subckt or3_x1 i0=$abc$30656$new_n6396 i1=$abc$30656$new_n6395 i2=$abc$30656$new_n6393 q=$abc$30656$new_n6397
.subckt nor3_x0 i0=$abc$30656$new_n6397 i1=$abc$30656$new_n6391 i2=$abc$30656$new_n5860 nq=$abc$30656$new_n6398
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3473 q=$abc$30656$new_n6399
.subckt and21nor_x0 i0=$abc$30656$new_n6340 i1=$abc$30656$new_n6398 i2=$abc$30656$new_n6399 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27325
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3495 q=$abc$30656$new_n6401
.subckt or2_x1 i0=decoded_imm[8] i1=reg_op1[8] q=$abc$30656$new_n6402
.subckt and2_x1 i0=decoded_imm[8] i1=reg_op1[8] q=$abc$30656$new_n6403
.subckt nand2_x0 i0=decoded_imm[8] i1=reg_op1[8] nq=$abc$30656$new_n6404
.subckt xor2_x0 i0=decoded_imm[8] i1=reg_op1[8] q=$abc$30656$new_n6405
.subckt and21nor_x0 i0=$abc$30656$new_n6335 i1=$abc$30656$new_n6336 i2=$abc$30656$new_n6337 nq=$abc$30656$new_n6406
.subckt nexor2_x0 i0=$abc$30656$new_n6406 i1=$abc$30656$new_n6405 nq=$abc$30656$new_n6407
.subckt or2_x1 i0=$abc$30656$new_n6407 i1=$abc$30656$new_n3967 q=$abc$30656$new_n6408
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3652 nq=$abc$30656$new_n6409
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][8] q=$abc$30656$new_n6410
.subckt and2_x1 i0=$abc$30656$new_n6410 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6411
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][8] i1=cpuregs[4][8] q=$abc$30656$new_n6412
.subckt and2_x1 i0=$abc$30656$new_n6412 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6413
.subckt and21nor_x0 i0=$abc$30656$new_n6409 i1=$abc$30656$new_n6411 i2=$abc$30656$new_n6413 nq=$abc$30656$new_n6414
.subckt nand2_x0 i0=$abc$30656$new_n6414 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6415
.subckt or21nand_x0 i0=cpuregs[3][8] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6416
.subckt and21nor_x0 i0=$abc$30656$new_n3653 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6416 nq=$abc$30656$new_n6417
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][8] i1=cpuregs[6][8] q=$abc$30656$new_n6418
.subckt and2_x1 i0=$abc$30656$new_n6418 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6419
.subckt nor2_x0 i0=$abc$30656$new_n6419 i1=$abc$30656$new_n6417 nq=$abc$30656$new_n6420
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6420 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6421
.subckt and2_x1 i0=$abc$30656$new_n6421 i1=$abc$30656$new_n6415 q=$abc$30656$new_n6422
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[16][8] i1=cpuregs[17][8] q=$abc$30656$new_n6423
.subckt nand2_x0 i0=$abc$30656$new_n6423 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n6424
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[20][8] i1=cpuregs[21][8] q=$abc$30656$new_n6425
.subckt and21nor_x0 i0=$abc$30656$new_n6425 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6426
.subckt nand2_x0 i0=$abc$30656$new_n6426 i1=$abc$30656$new_n6424 nq=$abc$30656$new_n6427
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[18][8] i1=cpuregs[19][8] q=$abc$30656$new_n6428
.subckt nand2_x0 i0=$abc$30656$new_n6428 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n6429
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[22][8] i1=cpuregs[23][8] q=$abc$30656$new_n6430
.subckt and21nor_x0 i0=$abc$30656$new_n6430 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6431
.subckt and21nor_x0 i0=$abc$30656$new_n6431 i1=$abc$30656$new_n6429 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6432
.subckt and2_x1 i0=$abc$30656$new_n6432 i1=$abc$30656$new_n6427 q=$abc$30656$new_n6433
.subckt or21nand_x0 i0=$abc$30656$new_n6433 i1=$abc$30656$new_n6422 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6434
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][8] i1=cpuregs[14][8] q=$abc$30656$new_n6435
.subckt and2_x1 i0=$abc$30656$new_n6435 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6436
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][8] q=$abc$30656$new_n6437
.subckt and21nor_x0 i0=$abc$30656$new_n3654 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6438
.subckt and21nor_x0 i0=$abc$30656$new_n6438 i1=$abc$30656$new_n6437 i2=$abc$30656$new_n6436 nq=$abc$30656$new_n6439
.subckt and2_x1 i0=$abc$30656$new_n6439 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n6440
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][8] nq=$abc$30656$new_n6441
.subckt or21nand_x0 i0=cpuregs[13][8] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6442
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][8] i1=cpuregs[12][8] q=$abc$30656$new_n6443
.subckt nand2_x0 i0=$abc$30656$new_n6443 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6444
.subckt or21nand_x0 i0=$abc$30656$new_n6441 i1=$abc$30656$new_n6442 i2=$abc$30656$new_n6444 nq=$abc$30656$new_n6445
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6445 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6446
.subckt nor2_x0 i0=$abc$30656$new_n6446 i1=$abc$30656$new_n6440 nq=$abc$30656$new_n6447
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][8] i1=cpuregs[30][8] q=$abc$30656$new_n6448
.subckt and2_x1 i0=$abc$30656$new_n6448 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6449
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][8] q=$abc$30656$new_n6450
.subckt and21nor_x0 i0=$abc$30656$new_n3658 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6451
.subckt and21nor_x0 i0=$abc$30656$new_n6451 i1=$abc$30656$new_n6450 i2=$abc$30656$new_n6449 nq=$abc$30656$new_n6452
.subckt nand2_x0 i0=$abc$30656$new_n6452 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6453
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3657 nq=$abc$30656$new_n6454
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][8] q=$abc$30656$new_n6455
.subckt and2_x1 i0=$abc$30656$new_n6455 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6456
.subckt nand2_x0 i0=$abc$30656$new_n6456 i1=$abc$30656$new_n6454 nq=$abc$30656$new_n6457
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][8] i1=cpuregs[28][8] q=$abc$30656$new_n6458
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6458 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6459
.subckt and21nor_x0 i0=$abc$30656$new_n6459 i1=$abc$30656$new_n6457 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6460
.subckt and2_x1 i0=$abc$30656$new_n6460 i1=$abc$30656$new_n6453 q=$abc$30656$new_n6461
.subckt or21nand_x0 i0=$abc$30656$new_n6461 i1=$abc$30656$new_n6447 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6462
.subckt and21nor_x0 i0=$abc$30656$new_n6462 i1=$abc$30656$new_n6434 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6463
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3487 nq=$abc$30656$new_n6464
.subckt and3_x1 i0=$abc$30656$new_n6464 i1=$abc$30656$new_n6253 i2=$abc$30656$new_n5559 q=$abc$30656$new_n6465
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3473 nq=$abc$30656$new_n6466
.subckt and3_x1 i0=$abc$30656$new_n6466 i1=$abc$30656$new_n6251 i2=$abc$30656$new_n5919 q=$abc$30656$new_n6467
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[8] q=$abc$30656$new_n6468
.subckt or3_x1 i0=$abc$30656$new_n6468 i1=$abc$30656$new_n6467 i2=$abc$30656$new_n6465 q=$abc$30656$new_n6469
.subckt or2_x1 i0=$abc$30656$new_n6469 i1=$abc$30656$new_n5860 q=$abc$30656$new_n6470
.subckt nor2_x0 i0=$abc$30656$new_n6470 i1=$abc$30656$new_n6463 nq=$abc$30656$new_n6471
.subckt and21nor_x0 i0=$abc$30656$new_n6471 i1=$abc$30656$new_n6408 i2=$abc$30656$new_n6401 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27327
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3493 q=$abc$30656$new_n6473
.subckt and2_x1 i0=decoded_imm[9] i1=reg_op1[9] q=$abc$30656$new_n6474
.subckt nand2_x0 i0=decoded_imm[9] i1=reg_op1[9] nq=$abc$30656$new_n6475
.subckt xor2_x0 i0=decoded_imm[9] i1=reg_op1[9] q=$abc$30656$new_n6476
.subckt nexor2_x0 i0=decoded_imm[9] i1=reg_op1[9] nq=$abc$30656$new_n6477
.subckt and21nor_x0 i0=$abc$30656$new_n6402 i1=$abc$30656$new_n6406 i2=$abc$30656$new_n6403 nq=$abc$30656$new_n6478
.subckt nand2_x0 i0=$abc$30656$new_n6478 i1=$abc$30656$new_n6477 nq=$abc$30656$new_n6479
.subckt and3_x1 i0=$abc$30656$new_n6476 i1=$abc$30656$new_n6406 i2=$abc$30656$new_n6405 q=$abc$30656$new_n6480
.subckt nand3_x0 i0=$abc$30656$new_n6476 i1=$abc$30656$new_n6406 i2=$abc$30656$new_n6405 nq=$abc$30656$new_n6481
.subckt and21nor_x0 i0=$abc$30656$new_n6476 i1=$abc$30656$new_n6403 i2=$abc$30656$new_n3967 nq=$abc$30656$new_n6482
.subckt and2_x1 i0=$abc$30656$new_n6482 i1=$abc$30656$new_n6481 q=$abc$30656$new_n6483
.subckt nand2_x0 i0=$abc$30656$new_n6483 i1=$abc$30656$new_n6479 nq=$abc$30656$new_n6484
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][9] nq=$abc$30656$new_n6485
.subckt or21nand_x0 i0=cpuregs[31][9] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6486
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][9] i1=cpuregs[30][9] q=$abc$30656$new_n6487
.subckt nand2_x0 i0=$abc$30656$new_n6487 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6488
.subckt or21nand_x0 i0=$abc$30656$new_n6485 i1=$abc$30656$new_n6486 i2=$abc$30656$new_n6488 nq=$abc$30656$new_n6489
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][9] nq=$abc$30656$new_n6490
.subckt or21nand_x0 i0=cpuregs[29][9] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6491
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][9] i1=cpuregs[28][9] q=$abc$30656$new_n6492
.subckt nand2_x0 i0=$abc$30656$new_n6492 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6493
.subckt or21nand_x0 i0=$abc$30656$new_n6490 i1=$abc$30656$new_n6491 i2=$abc$30656$new_n6493 nq=$abc$30656$new_n6494
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6494 i1=$abc$30656$new_n6489 q=$abc$30656$new_n6495
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][9] nq=$abc$30656$new_n6496
.subckt or21nand_x0 i0=cpuregs[15][9] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6497
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][9] i1=cpuregs[14][9] q=$abc$30656$new_n6498
.subckt nand2_x0 i0=$abc$30656$new_n6498 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6499
.subckt or21nand_x0 i0=$abc$30656$new_n6496 i1=$abc$30656$new_n6497 i2=$abc$30656$new_n6499 nq=$abc$30656$new_n6500
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][9] nq=$abc$30656$new_n6501
.subckt or21nand_x0 i0=cpuregs[13][9] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6502
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][9] i1=cpuregs[12][9] q=$abc$30656$new_n6503
.subckt nand2_x0 i0=$abc$30656$new_n6503 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6504
.subckt or21nand_x0 i0=$abc$30656$new_n6501 i1=$abc$30656$new_n6502 i2=$abc$30656$new_n6504 nq=$abc$30656$new_n6505
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6505 i1=$abc$30656$new_n6500 q=$abc$30656$new_n6506
.subckt nand2_x0 i0=$abc$30656$new_n6506 i1=$abc$30656$new_n3872 nq=$abc$30656$new_n6507
.subckt and21nor_x0 i0=$abc$30656$new_n6495 i1=$\cpuregs$rdreg[1]$q[4] i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6508
.subckt nand2_x0 i0=$abc$30656$new_n6508 i1=$abc$30656$new_n6507 nq=$abc$30656$new_n6509
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3661 nq=$abc$30656$new_n6510
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[2][9] q=$abc$30656$new_n6511
.subckt and2_x1 i0=$abc$30656$new_n6511 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6512
.subckt and2_x1 i0=$abc$30656$new_n6512 i1=$abc$30656$new_n6510 q=$abc$30656$new_n6513
.subckt or21nand_x0 i0=cpuregs[3][9] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6514
.subckt and21nor_x0 i0=$abc$30656$new_n3662 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6514 nq=$abc$30656$new_n6515
.subckt or21nand_x0 i0=$abc$30656$new_n6515 i1=$abc$30656$new_n6513 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6516
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][9] i1=cpuregs[4][9] q=$abc$30656$new_n6517
.subckt nand2_x0 i0=$abc$30656$new_n6517 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6518
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][9] nq=$abc$30656$new_n6519
.subckt or21nand_x0 i0=cpuregs[5][9] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6520
.subckt or21nand_x0 i0=$abc$30656$new_n6520 i1=$abc$30656$new_n6519 i2=$abc$30656$new_n6518 nq=$abc$30656$new_n6521
.subckt nand2_x0 i0=$abc$30656$new_n6521 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6522
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][9] i1=cpuregs[23][9] q=$abc$30656$new_n6523
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][9] i1=cpuregs[22][9] q=$abc$30656$new_n6524
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6524 i1=$abc$30656$new_n6523 q=$abc$30656$new_n6525
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][9] i1=cpuregs[21][9] q=$abc$30656$new_n6526
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][9] i1=cpuregs[20][9] q=$abc$30656$new_n6527
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6527 i1=$abc$30656$new_n6526 q=$abc$30656$new_n6528
.subckt and2_x1 i0=$abc$30656$new_n6522 i1=$abc$30656$new_n6516 q=$abc$30656$new_n6529
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6528 i1=$abc$30656$new_n6525 q=$abc$30656$new_n6530
.subckt and21nor_x0 i0=$abc$30656$new_n6530 i1=$\cpuregs$rdreg[1]$q[4] i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6531
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[4] i1=$abc$30656$new_n6529 i2=$abc$30656$new_n6531 nq=$abc$30656$new_n6532
.subckt and2_x1 i0=$abc$30656$new_n6532 i1=$abc$30656$new_n5866 q=$abc$30656$new_n6533
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=reg_op1[5] i1=reg_op1[13] q=$abc$30656$new_n6534
.subckt nand2_x0 i0=$abc$30656$new_n6534 i1=$abc$30656$new_n5559 nq=$abc$30656$new_n6535
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=reg_op1[10] i1=reg_op1[8] q=$abc$30656$new_n6536
.subckt nand2_x0 i0=$abc$30656$new_n6536 i1=$abc$30656$new_n5919 nq=$abc$30656$new_n6537
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[9] nq=$abc$30656$new_n6538
.subckt and2_x1 i0=$abc$30656$new_n6538 i1=$abc$30656$new_n6537 q=$abc$30656$new_n6539
.subckt nand3_x0 i0=$abc$30656$new_n6539 i1=$abc$30656$new_n6535 i2=$abc$30656$new_n5859 nq=$abc$30656$new_n6540
.subckt and21nor_x0 i0=$abc$30656$new_n6509 i1=$abc$30656$new_n6533 i2=$abc$30656$new_n6540 nq=$abc$30656$new_n6541
.subckt and21nor_x0 i0=$abc$30656$new_n6541 i1=$abc$30656$new_n6484 i2=$abc$30656$new_n6473 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27329
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3491 nq=$abc$30656$new_n6543
.subckt and21nor_x0 i0=$abc$30656$new_n6403 i1=$abc$30656$new_n6476 i2=$abc$30656$new_n6474 nq=$abc$30656$new_n6544
.subckt or21nand_x0 i0=$abc$30656$new_n6404 i1=$abc$30656$new_n6477 i2=$abc$30656$new_n6475 nq=$abc$30656$new_n6545
.subckt and2_x1 i0=decoded_imm[10] i1=reg_op1[10] q=$abc$30656$new_n6546
.subckt nand2_x0 i0=decoded_imm[10] i1=reg_op1[10] nq=$abc$30656$new_n6547
.subckt xor2_x0 i0=decoded_imm[10] i1=reg_op1[10] q=$abc$30656$new_n6548
.subckt nexor2_x0 i0=decoded_imm[10] i1=reg_op1[10] nq=$abc$30656$new_n6549
.subckt or21nand_x0 i0=$abc$30656$new_n6480 i1=$abc$30656$new_n6545 i2=$abc$30656$new_n6548 nq=$abc$30656$new_n6550
.subckt nand3_x0 i0=$abc$30656$new_n6549 i1=$abc$30656$new_n6544 i2=$abc$30656$new_n6481 nq=$abc$30656$new_n6551
.subckt nand2_x0 i0=$abc$30656$new_n6551 i1=$abc$30656$new_n6550 nq=$abc$30656$new_n6552
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][10] nq=$abc$30656$new_n6553
.subckt or21nand_x0 i0=cpuregs[21][10] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6554
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][10] i1=cpuregs[20][10] q=$abc$30656$new_n6555
.subckt nand2_x0 i0=$abc$30656$new_n6555 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6556
.subckt or21nand_x0 i0=$abc$30656$new_n6553 i1=$abc$30656$new_n6554 i2=$abc$30656$new_n6556 nq=$abc$30656$new_n6557
.subckt nand2_x0 i0=$abc$30656$new_n6557 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6558
.subckt nand2_x0 i0=$abc$30656$new_n3870 i1=cpuregs[19][10] nq=$abc$30656$new_n6559
.subckt and21nor_x0 i0=cpuregs[23][10] i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6560
.subckt nand2_x0 i0=$abc$30656$new_n6560 i1=$abc$30656$new_n6559 nq=$abc$30656$new_n6561
.subckt and21nor_x0 i0=cpuregs[22][10] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6562
.subckt or21nand_x0 i0=$abc$30656$new_n3675 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6562 nq=$abc$30656$new_n6563
.subckt and2_x1 i0=$abc$30656$new_n6563 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n6564
.subckt nand2_x0 i0=$abc$30656$new_n6564 i1=$abc$30656$new_n6561 nq=$abc$30656$new_n6565
.subckt nand2_x0 i0=$abc$30656$new_n6565 i1=$abc$30656$new_n6558 nq=$abc$30656$new_n6566
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][10] nq=$abc$30656$new_n6567
.subckt or21nand_x0 i0=cpuregs[5][10] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6568
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][10] i1=cpuregs[4][10] q=$abc$30656$new_n6569
.subckt nand2_x0 i0=$abc$30656$new_n6569 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6570
.subckt or21nand_x0 i0=$abc$30656$new_n6567 i1=$abc$30656$new_n6568 i2=$abc$30656$new_n6570 nq=$abc$30656$new_n6571
.subckt nand2_x0 i0=$abc$30656$new_n6571 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6572
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[2][10] q=$abc$30656$new_n6573
.subckt and21nor_x0 i0=$abc$30656$new_n3671 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6574
.subckt and2_x1 i0=$abc$30656$new_n6574 i1=$abc$30656$new_n6573 q=$abc$30656$new_n6575
.subckt or21nand_x0 i0=cpuregs[3][10] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6576
.subckt and21nor_x0 i0=$abc$30656$new_n3672 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6576 nq=$abc$30656$new_n6577
.subckt or21nand_x0 i0=$abc$30656$new_n6577 i1=$abc$30656$new_n6575 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6578
.subckt and21nor_x0 i0=$abc$30656$new_n6578 i1=$abc$30656$new_n6572 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6579
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[4] i1=$abc$30656$new_n6566 i2=$abc$30656$new_n6579 nq=$abc$30656$new_n6580
.subckt or2_x1 i0=$abc$30656$new_n6580 i1=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n6581
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][10] q=$abc$30656$new_n6582
.subckt and21nor_x0 i0=$abc$30656$new_n3673 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6583
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][10] i1=cpuregs[12][10] q=$abc$30656$new_n6584
.subckt and2_x1 i0=$abc$30656$new_n6584 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6585
.subckt and21nor_x0 i0=$abc$30656$new_n6582 i1=$abc$30656$new_n6583 i2=$abc$30656$new_n6585 nq=$abc$30656$new_n6586
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][10] q=$abc$30656$new_n6587
.subckt and21nor_x0 i0=$abc$30656$new_n3674 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6588
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][10] i1=cpuregs[14][10] q=$abc$30656$new_n6589
.subckt and2_x1 i0=$abc$30656$new_n6589 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6590
.subckt and21nor_x0 i0=$abc$30656$new_n6587 i1=$abc$30656$new_n6588 i2=$abc$30656$new_n6590 nq=$abc$30656$new_n6591
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n6591 i1=$abc$30656$new_n6586 q=$abc$30656$new_n6592
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][10] q=$abc$30656$new_n6593
.subckt and21nor_x0 i0=$abc$30656$new_n3678 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6594
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][10] i1=cpuregs[28][10] q=$abc$30656$new_n6595
.subckt and2_x1 i0=$abc$30656$new_n6595 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6596
.subckt and21nor_x0 i0=$abc$30656$new_n6593 i1=$abc$30656$new_n6594 i2=$abc$30656$new_n6596 nq=$abc$30656$new_n6597
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][10] q=$abc$30656$new_n6598
.subckt and21nor_x0 i0=$abc$30656$new_n3679 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6599
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][10] i1=cpuregs[30][10] q=$abc$30656$new_n6600
.subckt and2_x1 i0=$abc$30656$new_n6600 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6601
.subckt and21nor_x0 i0=$abc$30656$new_n6598 i1=$abc$30656$new_n6599 i2=$abc$30656$new_n6601 nq=$abc$30656$new_n6602
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n6602 i1=$abc$30656$new_n6597 q=$abc$30656$new_n6603
.subckt mux2_x1 cmd=$abc$30656$new_n3872 i0=$abc$30656$new_n6603 i1=$abc$30656$new_n6592 q=$abc$30656$new_n6604
.subckt or2_x1 i0=$abc$30656$new_n6604 i1=$abc$30656$new_n3871 q=$abc$30656$new_n6605
.subckt and21nor_x0 i0=$abc$30656$new_n6605 i1=$abc$30656$new_n6581 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6606
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3483 nq=$abc$30656$new_n6607
.subckt and3_x1 i0=$abc$30656$new_n6607 i1=$abc$30656$new_n6394 i2=$abc$30656$new_n5559 q=$abc$30656$new_n6608
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3493 nq=$abc$30656$new_n6609
.subckt and3_x1 i0=$abc$30656$new_n6609 i1=$abc$30656$new_n6392 i2=$abc$30656$new_n5919 q=$abc$30656$new_n6610
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[10] q=$abc$30656$new_n6611
.subckt or3_x1 i0=$abc$30656$new_n6611 i1=$abc$30656$new_n6610 i2=$abc$30656$new_n6608 q=$abc$30656$new_n6612
.subckt or2_x1 i0=$abc$30656$new_n6612 i1=$abc$30656$new_n5860 q=$abc$30656$new_n6613
.subckt nor2_x0 i0=$abc$30656$new_n6613 i1=$abc$30656$new_n6606 nq=$abc$30656$new_n6614
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n6552 i2=$abc$30656$new_n6614 nq=$abc$30656$new_n6615
.subckt and2_x1 i0=$abc$30656$new_n6615 i1=$abc$30656$new_n6543 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27331
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3489 q=$abc$30656$new_n6617
.subckt and2_x1 i0=decoded_imm[11] i1=reg_op1[11] q=$abc$30656$new_n6618
.subckt xor2_x0 i0=decoded_imm[11] i1=reg_op1[11] q=$abc$30656$new_n6619
.subckt nexor2_x0 i0=decoded_imm[11] i1=reg_op1[11] nq=$abc$30656$new_n6620
.subckt and2_x1 i0=$abc$30656$new_n6620 i1=$abc$30656$new_n6547 q=$abc$30656$new_n6621
.subckt and2_x1 i0=$abc$30656$new_n6621 i1=$abc$30656$new_n6550 q=$abc$30656$new_n6622
.subckt nor2_x0 i0=$abc$30656$new_n6620 i1=$abc$30656$new_n6550 nq=$abc$30656$new_n6623
.subckt or21nand_x0 i0=$abc$30656$new_n6620 i1=$abc$30656$new_n6547 i2=$abc$30656$new_n3968 nq=$abc$30656$new_n6624
.subckt or3_x1 i0=$abc$30656$new_n6624 i1=$abc$30656$new_n6623 i2=$abc$30656$new_n6622 q=$abc$30656$new_n6625
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][11] nq=$abc$30656$new_n6626
.subckt or21nand_x0 i0=cpuregs[29][11] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6627
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][11] i1=cpuregs[28][11] q=$abc$30656$new_n6628
.subckt nand2_x0 i0=$abc$30656$new_n6628 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6629
.subckt or21nand_x0 i0=$abc$30656$new_n6626 i1=$abc$30656$new_n6627 i2=$abc$30656$new_n6629 nq=$abc$30656$new_n6630
.subckt nor2_x0 i0=$abc$30656$new_n6630 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n6631
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][11] i1=cpuregs[20][11] q=$abc$30656$new_n6632
.subckt nand2_x0 i0=$abc$30656$new_n6632 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6633
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][11] nq=$abc$30656$new_n6634
.subckt or21nand_x0 i0=cpuregs[21][11] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6635
.subckt or21nand_x0 i0=$abc$30656$new_n6635 i1=$abc$30656$new_n6634 i2=$abc$30656$new_n6633 nq=$abc$30656$new_n6636
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[3] i1=$abc$30656$new_n6636 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6637
.subckt nor2_x0 i0=$abc$30656$new_n6637 i1=$abc$30656$new_n6631 nq=$abc$30656$new_n6638
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][11] i1=cpuregs[5][11] q=$abc$30656$new_n6639
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][11] i1=cpuregs[4][11] q=$abc$30656$new_n6640
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6640 i1=$abc$30656$new_n6639 q=$abc$30656$new_n6641
.subckt or2_x1 i0=$abc$30656$new_n6641 i1=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n6642
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][11] nq=$abc$30656$new_n6643
.subckt or21nand_x0 i0=cpuregs[13][11] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6644
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][11] i1=cpuregs[12][11] q=$abc$30656$new_n6645
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6645 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6646
.subckt or21nand_x0 i0=$abc$30656$new_n6643 i1=$abc$30656$new_n6644 i2=$abc$30656$new_n6646 nq=$abc$30656$new_n6647
.subckt and3_x1 i0=$abc$30656$new_n6647 i1=$abc$30656$new_n6642 i2=$abc$30656$new_n3872 q=$abc$30656$new_n6648
.subckt or2_x1 i0=$abc$30656$new_n6648 i1=$abc$30656$new_n6638 q=$abc$30656$new_n6649
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][11] i1=cpuregs[6][11] q=$abc$30656$new_n6650
.subckt or2_x1 i0=$abc$30656$new_n6650 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6651
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][11] i1=cpuregs[7][11] q=$abc$30656$new_n6652
.subckt or2_x1 i0=$abc$30656$new_n6652 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6653
.subckt nand2_x0 i0=$abc$30656$new_n6653 i1=$abc$30656$new_n6651 nq=$abc$30656$new_n6654
.subckt nand2_x0 i0=$abc$30656$new_n6654 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n6655
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][11] i1=cpuregs[14][11] q=$abc$30656$new_n6656
.subckt nand2_x0 i0=$abc$30656$new_n6656 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6657
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3681 nq=$abc$30656$new_n6658
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][11] q=$abc$30656$new_n6659
.subckt and2_x1 i0=$abc$30656$new_n6659 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6660
.subckt nand2_x0 i0=$abc$30656$new_n6660 i1=$abc$30656$new_n6658 nq=$abc$30656$new_n6661
.subckt nand3_x0 i0=$abc$30656$new_n6661 i1=$abc$30656$new_n6657 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6662
.subckt nand3_x0 i0=$abc$30656$new_n6662 i1=$abc$30656$new_n6655 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6663
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[27][11] i1=cpuregs[31][11] q=$abc$30656$new_n6664
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][11] i1=cpuregs[30][11] q=$abc$30656$new_n6665
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6665 i1=$abc$30656$new_n6664 q=$abc$30656$new_n6666
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][11] i1=cpuregs[23][11] q=$abc$30656$new_n6667
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][11] i1=cpuregs[22][11] q=$abc$30656$new_n6668
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n6668 i1=$abc$30656$new_n6667 q=$abc$30656$new_n6669
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[3] i0=$abc$30656$new_n6669 i1=$abc$30656$new_n6666 q=$abc$30656$new_n6670
.subckt nand2_x0 i0=$abc$30656$new_n6670 i1=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6671
.subckt nand2_x0 i0=$abc$30656$new_n6671 i1=$abc$30656$new_n6663 nq=$abc$30656$new_n6672
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n6672 i1=$abc$30656$new_n6649 q=$abc$30656$new_n6673
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3481 nq=$abc$30656$new_n6674
.subckt nand3_x0 i0=$abc$30656$new_n6674 i1=$abc$30656$new_n6466 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n6675
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3491 nq=$abc$30656$new_n6676
.subckt and3_x1 i0=$abc$30656$new_n6676 i1=$abc$30656$new_n6464 i2=$abc$30656$new_n5919 q=$abc$30656$new_n6677
.subckt and21nor_x0 i0=reg_pc[11] i1=$abc$30656$new_n5992 i2=$abc$30656$new_n6677 nq=$abc$30656$new_n6678
.subckt nand3_x0 i0=$abc$30656$new_n6678 i1=$abc$30656$new_n6675 i2=$abc$30656$new_n5859 nq=$abc$30656$new_n6679
.subckt and21nor_x0 i0=$abc$30656$new_n5866 i1=$abc$30656$new_n6673 i2=$abc$30656$new_n6679 nq=$abc$30656$new_n6680
.subckt and21nor_x0 i0=$abc$30656$new_n6680 i1=$abc$30656$new_n6625 i2=$abc$30656$new_n6617 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27333
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3487 nq=$abc$30656$new_n6682
.subckt and21nor_x0 i0=$abc$30656$new_n6546 i1=$abc$30656$new_n6619 i2=$abc$30656$new_n6618 nq=$abc$30656$new_n6683
.subckt or21nand_x0 i0=$abc$30656$new_n6550 i1=$abc$30656$new_n6620 i2=$abc$30656$new_n6683 nq=$abc$30656$new_n6684
.subckt or2_x1 i0=decoded_imm[12] i1=reg_op1[12] q=$abc$30656$new_n6685
.subckt and2_x1 i0=decoded_imm[12] i1=reg_op1[12] q=$abc$30656$new_n6686
.subckt nand2_x0 i0=decoded_imm[12] i1=reg_op1[12] nq=$abc$30656$new_n6687
.subckt xor2_x0 i0=decoded_imm[12] i1=reg_op1[12] q=$abc$30656$new_n6688
.subckt nexor2_x0 i0=$abc$30656$new_n6688 i1=$abc$30656$new_n6684 nq=$abc$30656$new_n6689
.subckt or21nand_x0 i0=cpuregs[3][12] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6690
.subckt and21nor_x0 i0=$abc$30656$new_n3693 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6690 nq=$abc$30656$new_n6691
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][12] i1=cpuregs[6][12] q=$abc$30656$new_n6692
.subckt and2_x1 i0=$abc$30656$new_n6692 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6693
.subckt nor3_x0 i0=$abc$30656$new_n6693 i1=$abc$30656$new_n6691 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6694
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][12] nq=$abc$30656$new_n6695
.subckt or21nand_x0 i0=cpuregs[5][12] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6696
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][12] i1=cpuregs[4][12] q=$abc$30656$new_n6697
.subckt nand2_x0 i0=$abc$30656$new_n6697 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6698
.subckt or21nand_x0 i0=$abc$30656$new_n6695 i1=$abc$30656$new_n6696 i2=$abc$30656$new_n6698 nq=$abc$30656$new_n6699
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][12] i1=cpuregs[14][12] q=$abc$30656$new_n6700
.subckt nand2_x0 i0=$abc$30656$new_n6700 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6701
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][12] nq=$abc$30656$new_n6702
.subckt or21nand_x0 i0=cpuregs[15][12] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6703
.subckt or21nand_x0 i0=$abc$30656$new_n6703 i1=$abc$30656$new_n6702 i2=$abc$30656$new_n6701 nq=$abc$30656$new_n6704
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][12] nq=$abc$30656$new_n6705
.subckt or21nand_x0 i0=cpuregs[13][12] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6706
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][12] i1=cpuregs[12][12] q=$abc$30656$new_n6707
.subckt nand2_x0 i0=$abc$30656$new_n6707 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6708
.subckt or21nand_x0 i0=$abc$30656$new_n6705 i1=$abc$30656$new_n6706 i2=$abc$30656$new_n6708 nq=$abc$30656$new_n6709
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3489 nq=$abc$30656$new_n6710
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=reg_op1[8] i1=reg_op1[16] q=$abc$30656$new_n6711
.subckt and2_x1 i0=$abc$30656$new_n6711 i1=$abc$30656$new_n4001 q=$abc$30656$new_n6712
.subckt and21nor_x0 i0=$abc$30656$new_n3485 i1=$abc$30656$new_n5850 i2=$abc$30656$new_n4001 nq=$abc$30656$new_n6713
.subckt and2_x1 i0=$abc$30656$new_n6713 i1=$abc$30656$new_n6710 q=$abc$30656$new_n6714
.subckt or21nand_x0 i0=$abc$30656$new_n6714 i1=$abc$30656$new_n6712 i2=cpu_state[4] nq=$abc$30656$new_n6715
.subckt nand3_x0 i0=is_lui_auipc_jal i1=$abc$30656$new_n3535 i2=reg_pc[12] nq=$abc$30656$new_n6716
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n6709 i1=$abc$30656$new_n6704 q=$abc$30656$new_n6717
.subckt nand2_x0 i0=$abc$30656$new_n6717 i1=$abc$30656$new_n3872 nq=$abc$30656$new_n6718
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][12] i1=cpuregs[28][12] q=$abc$30656$new_n6719
.subckt nand2_x0 i0=$abc$30656$new_n6719 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6720
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][12] nq=$abc$30656$new_n6721
.subckt or21nand_x0 i0=cpuregs[29][12] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6722
.subckt or21nand_x0 i0=$abc$30656$new_n6722 i1=$abc$30656$new_n6721 i2=$abc$30656$new_n6720 nq=$abc$30656$new_n6723
.subckt or2_x1 i0=$abc$30656$new_n6723 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n6724
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3703 nq=$abc$30656$new_n6725
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][12] q=$abc$30656$new_n6726
.subckt and2_x1 i0=$abc$30656$new_n6726 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6727
.subckt nand2_x0 i0=$abc$30656$new_n6727 i1=$abc$30656$new_n6725 nq=$abc$30656$new_n6728
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][12] i1=cpuregs[30][12] q=$abc$30656$new_n6729
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6729 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6730
.subckt and21nor_x0 i0=$abc$30656$new_n6730 i1=$abc$30656$new_n6728 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6731
.subckt nand2_x0 i0=$abc$30656$new_n6731 i1=$abc$30656$new_n6724 nq=$abc$30656$new_n6732
.subckt nand3_x0 i0=$abc$30656$new_n6732 i1=$abc$30656$new_n6718 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6733
.subckt or21nand_x0 i0=cpuregs[19][12] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6734
.subckt and21nor_x0 i0=$abc$30656$new_n3701 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6734 nq=$abc$30656$new_n6735
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][12] i1=cpuregs[22][12] q=$abc$30656$new_n6736
.subckt and2_x1 i0=$abc$30656$new_n6736 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6737
.subckt or3_x1 i0=$abc$30656$new_n6737 i1=$abc$30656$new_n6735 i2=$abc$30656$new_n3869 q=$abc$30656$new_n6738
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3700 nq=$abc$30656$new_n6739
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][12] q=$abc$30656$new_n6740
.subckt and2_x1 i0=$abc$30656$new_n6740 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6741
.subckt nand2_x0 i0=$abc$30656$new_n6741 i1=$abc$30656$new_n6739 nq=$abc$30656$new_n6742
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][12] i1=cpuregs[20][12] q=$abc$30656$new_n6743
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6743 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6744
.subckt and21nor_x0 i0=$abc$30656$new_n6744 i1=$abc$30656$new_n6742 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6745
.subckt and2_x1 i0=$abc$30656$new_n6745 i1=$abc$30656$new_n6738 q=$abc$30656$new_n6746
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6699 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6747
.subckt nor2_x0 i0=$abc$30656$new_n6747 i1=$abc$30656$new_n6694 nq=$abc$30656$new_n6748
.subckt or3_x1 i0=$abc$30656$new_n6748 i1=$abc$30656$new_n6746 i2=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n6749
.subckt nand3_x0 i0=$abc$30656$new_n6749 i1=$abc$30656$new_n6733 i2=$abc$30656$new_n5864 nq=$abc$30656$new_n6750
.subckt nand2_x0 i0=$abc$30656$new_n6750 i1=$abc$30656$new_n6716 nq=$abc$30656$new_n6751
.subckt nand2_x0 i0=$abc$30656$new_n6715 i1=$abc$30656$new_n5859 nq=$abc$30656$new_n6752
.subckt and21nor_x0 i0=$abc$30656$new_n5853 i1=$abc$30656$new_n6751 i2=$abc$30656$new_n6752 nq=$abc$30656$new_n6753
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n6689 i2=$abc$30656$new_n6753 nq=$abc$30656$new_n6754
.subckt and2_x1 i0=$abc$30656$new_n6754 i1=$abc$30656$new_n6682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27335
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3485 q=$abc$30656$new_n6756
.subckt nand2_x0 i0=decoded_imm[13] i1=reg_op1[13] nq=$abc$30656$new_n6757
.subckt xor2_x0 i0=decoded_imm[13] i1=reg_op1[13] q=$abc$30656$new_n6758
.subckt nexor2_x0 i0=decoded_imm[13] i1=reg_op1[13] nq=$abc$30656$new_n6759
.subckt and21nor_x0 i0=$abc$30656$new_n6684 i1=$abc$30656$new_n6685 i2=$abc$30656$new_n6686 nq=$abc$30656$new_n6760
.subckt and3_x1 i0=$abc$30656$new_n6758 i1=$abc$30656$new_n6688 i2=$abc$30656$new_n6684 q=$abc$30656$new_n6761
.subckt nand3_x0 i0=$abc$30656$new_n6758 i1=$abc$30656$new_n6688 i2=$abc$30656$new_n6684 nq=$abc$30656$new_n6762
.subckt or21nand_x0 i0=$abc$30656$new_n6759 i1=$abc$30656$new_n6687 i2=$abc$30656$new_n3968 nq=$abc$30656$new_n6763
.subckt and21nor_x0 i0=$abc$30656$new_n6759 i1=$abc$30656$new_n6760 i2=$abc$30656$new_n6763 nq=$abc$30656$new_n6764
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][13] i1=cpuregs[28][13] q=$abc$30656$new_n6765
.subckt nor2_x0 i0=$abc$30656$new_n6765 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6766
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[25][13] i1=cpuregs[29][13] q=$abc$30656$new_n6767
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6767 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6768
.subckt nor2_x0 i0=$abc$30656$new_n6768 i1=$abc$30656$new_n6766 nq=$abc$30656$new_n6769
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][13] i1=cpuregs[20][13] q=$abc$30656$new_n6770
.subckt nor2_x0 i0=$abc$30656$new_n6770 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6771
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][13] i1=cpuregs[21][13] q=$abc$30656$new_n6772
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6772 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6773
.subckt nor2_x0 i0=$abc$30656$new_n6773 i1=$abc$30656$new_n6771 nq=$abc$30656$new_n6774
.subckt or21nand_x0 i0=$abc$30656$new_n6774 i1=$abc$30656$new_n6769 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6775
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][13] i1=cpuregs[13][13] q=$abc$30656$new_n6776
.subckt nor2_x0 i0=$abc$30656$new_n6776 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6777
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][13] i1=cpuregs[12][13] q=$abc$30656$new_n6778
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n6778 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6779
.subckt nor2_x0 i0=$abc$30656$new_n6779 i1=$abc$30656$new_n6777 nq=$abc$30656$new_n6780
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][13] i1=cpuregs[4][13] q=$abc$30656$new_n6781
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][13] i1=cpuregs[5][13] q=$abc$30656$new_n6782
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6782 i1=$abc$30656$new_n6781 q=$abc$30656$new_n6783
.subckt and2_x1 i0=$abc$30656$new_n6783 i1=$abc$30656$new_n3871 q=$abc$30656$new_n6784
.subckt or21nand_x0 i0=$abc$30656$new_n6784 i1=$abc$30656$new_n6780 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6785
.subckt nand2_x0 i0=$abc$30656$new_n6785 i1=$abc$30656$new_n6775 nq=$abc$30656$new_n6786
.subckt nand2_x0 i0=$abc$30656$new_n6786 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6787
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][13] i1=cpuregs[15][13] q=$abc$30656$new_n6788
.subckt nor2_x0 i0=$abc$30656$new_n6788 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6789
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][13] i1=cpuregs[14][13] q=$abc$30656$new_n6790
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n6790 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6791
.subckt nor2_x0 i0=$abc$30656$new_n6791 i1=$abc$30656$new_n6789 nq=$abc$30656$new_n6792
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][13] i1=cpuregs[6][13] q=$abc$30656$new_n6793
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][13] i1=cpuregs[7][13] q=$abc$30656$new_n6794
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6794 i1=$abc$30656$new_n6793 q=$abc$30656$new_n6795
.subckt and2_x1 i0=$abc$30656$new_n6795 i1=$abc$30656$new_n3871 q=$abc$30656$new_n6796
.subckt nor2_x0 i0=$abc$30656$new_n6796 i1=$abc$30656$new_n6792 nq=$abc$30656$new_n6797
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][13] i1=cpuregs[30][13] q=$abc$30656$new_n6798
.subckt nor2_x0 i0=$abc$30656$new_n6798 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6799
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[27][13] i1=cpuregs[31][13] q=$abc$30656$new_n6800
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n6800 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6801
.subckt nor2_x0 i0=$abc$30656$new_n6801 i1=$abc$30656$new_n6799 nq=$abc$30656$new_n6802
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][13] i1=cpuregs[22][13] q=$abc$30656$new_n6803
.subckt or2_x1 i0=$abc$30656$new_n6803 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6804
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=$abc$30656$new_n3708 i1=$abc$30656$new_n3709 q=$abc$30656$new_n6805
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n6805 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6806
.subckt and21nor_x0 i0=$abc$30656$new_n6806 i1=$abc$30656$new_n6804 i2=$abc$30656$new_n6802 nq=$abc$30656$new_n6807
.subckt mux2_x1 cmd=$abc$30656$new_n3872 i0=$abc$30656$new_n6807 i1=$abc$30656$new_n6797 q=$abc$30656$new_n6808
.subckt or2_x1 i0=$abc$30656$new_n6808 i1=$abc$30656$new_n3869 q=$abc$30656$new_n6809
.subckt and21nor_x0 i0=$abc$30656$new_n6809 i1=$abc$30656$new_n6787 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6810
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3525 nq=$abc$30656$new_n6811
.subckt and3_x1 i0=$abc$30656$new_n6811 i1=$abc$30656$new_n6609 i2=$abc$30656$new_n5559 q=$abc$30656$new_n6812
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3487 nq=$abc$30656$new_n6813
.subckt and3_x1 i0=$abc$30656$new_n6813 i1=$abc$30656$new_n6607 i2=$abc$30656$new_n5919 q=$abc$30656$new_n6814
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[13] q=$abc$30656$new_n6815
.subckt or3_x1 i0=$abc$30656$new_n6815 i1=$abc$30656$new_n6814 i2=$abc$30656$new_n6812 q=$abc$30656$new_n6816
.subckt or2_x1 i0=$abc$30656$new_n6816 i1=$abc$30656$new_n5860 q=$abc$30656$new_n6817
.subckt or2_x1 i0=$abc$30656$new_n6817 i1=$abc$30656$new_n6810 q=$abc$30656$new_n6818
.subckt and21nor_x0 i0=$abc$30656$new_n6762 i1=$abc$30656$new_n6764 i2=$abc$30656$new_n6818 nq=$abc$30656$new_n6819
.subckt nor2_x0 i0=$abc$30656$new_n6819 i1=$abc$30656$new_n6756 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27337
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3483 nq=$abc$30656$new_n6821
.subckt or21nand_x0 i0=$abc$30656$new_n6687 i1=$abc$30656$new_n6759 i2=$abc$30656$new_n6757 nq=$abc$30656$new_n6822
.subckt or2_x1 i0=$abc$30656$new_n6822 i1=$abc$30656$new_n6761 q=$abc$30656$new_n6823
.subckt nand2_x0 i0=decoded_imm[14] i1=reg_op1[14] nq=$abc$30656$new_n6824
.subckt xor2_x0 i0=decoded_imm[14] i1=reg_op1[14] q=$abc$30656$new_n6825
.subckt or21nand_x0 i0=$abc$30656$new_n6761 i1=$abc$30656$new_n6822 i2=$abc$30656$new_n6825 nq=$abc$30656$new_n6826
.subckt nexor2_x0 i0=$abc$30656$new_n6825 i1=$abc$30656$new_n6823 nq=$abc$30656$new_n6827
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][14] i1=cpuregs[6][14] q=$abc$30656$new_n6828
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][14] i1=cpuregs[7][14] q=$abc$30656$new_n6829
.subckt nor2_x0 i0=$abc$30656$new_n6829 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6830
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n6828 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6831
.subckt nor2_x0 i0=$abc$30656$new_n6831 i1=$abc$30656$new_n6830 nq=$abc$30656$new_n6832
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[4][14] i1=cpuregs[5][14] q=$abc$30656$new_n6833
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[0][14] i1=cpuregs[1][14] q=$abc$30656$new_n6834
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=$abc$30656$new_n6834 i1=$abc$30656$new_n6833 q=$abc$30656$new_n6835
.subckt and2_x1 i0=$abc$30656$new_n6835 i1=$abc$30656$new_n3869 q=$abc$30656$new_n6836
.subckt and2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3717 q=$abc$30656$new_n6837
.subckt or21nand_x0 i0=cpuregs[11][14] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6838
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][14] i1=cpuregs[14][14] q=$abc$30656$new_n6839
.subckt nand2_x0 i0=$abc$30656$new_n6839 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6840
.subckt or21nand_x0 i0=$abc$30656$new_n6837 i1=$abc$30656$new_n6838 i2=$abc$30656$new_n6840 nq=$abc$30656$new_n6841
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][14] i1=cpuregs[12][14] q=$abc$30656$new_n6842
.subckt and2_x1 i0=$abc$30656$new_n6842 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6843
.subckt or21nand_x0 i0=cpuregs[9][14] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6844
.subckt and21nor_x0 i0=$abc$30656$new_n3716 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6844 nq=$abc$30656$new_n6845
.subckt nor3_x0 i0=$abc$30656$new_n6845 i1=$abc$30656$new_n6843 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6846
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3523 nq=$abc$30656$new_n6847
.subckt nand3_x0 i0=$abc$30656$new_n6847 i1=$abc$30656$new_n6676 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n6848
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3485 nq=$abc$30656$new_n6849
.subckt nand3_x0 i0=$abc$30656$new_n6849 i1=$abc$30656$new_n6674 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n6850
.subckt nand3_x0 i0=is_lui_auipc_jal i1=$abc$30656$new_n3535 i2=reg_pc[14] nq=$abc$30656$new_n6851
.subckt or21nand_x0 i0=$abc$30656$new_n3869 i1=$abc$30656$new_n6841 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6852
.subckt nor2_x0 i0=$abc$30656$new_n6852 i1=$abc$30656$new_n6846 nq=$abc$30656$new_n6853
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][14] i1=cpuregs[28][14] q=$abc$30656$new_n6854
.subckt nand2_x0 i0=$abc$30656$new_n6854 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6855
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][14] nq=$abc$30656$new_n6856
.subckt or21nand_x0 i0=cpuregs[29][14] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6857
.subckt or21nand_x0 i0=$abc$30656$new_n6857 i1=$abc$30656$new_n6856 i2=$abc$30656$new_n6855 nq=$abc$30656$new_n6858
.subckt nor2_x0 i0=$abc$30656$new_n6858 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6859
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][14] nq=$abc$30656$new_n6860
.subckt or21nand_x0 i0=cpuregs[31][14] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6861
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][14] i1=cpuregs[30][14] q=$abc$30656$new_n6862
.subckt nand2_x0 i0=$abc$30656$new_n6862 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6863
.subckt or21nand_x0 i0=$abc$30656$new_n6860 i1=$abc$30656$new_n6861 i2=$abc$30656$new_n6863 nq=$abc$30656$new_n6864
.subckt or21nand_x0 i0=$abc$30656$new_n3869 i1=$abc$30656$new_n6864 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6865
.subckt or21nand_x0 i0=$abc$30656$new_n6865 i1=$abc$30656$new_n6859 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6866
.subckt nor2_x0 i0=$abc$30656$new_n6866 i1=$abc$30656$new_n6853 nq=$abc$30656$new_n6867
.subckt or21nand_x0 i0=$abc$30656$new_n6836 i1=$abc$30656$new_n6832 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6868
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][14] nq=$abc$30656$new_n6869
.subckt or21nand_x0 i0=cpuregs[21][14] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6870
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][14] i1=cpuregs[20][14] q=$abc$30656$new_n6871
.subckt nand2_x0 i0=$abc$30656$new_n6871 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6872
.subckt or21nand_x0 i0=$abc$30656$new_n6869 i1=$abc$30656$new_n6870 i2=$abc$30656$new_n6872 nq=$abc$30656$new_n6873
.subckt or2_x1 i0=$abc$30656$new_n6873 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n6874
.subckt or21nand_x0 i0=cpuregs[19][14] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6875
.subckt and21nor_x0 i0=$abc$30656$new_n3718 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6875 nq=$abc$30656$new_n6876
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][14] i1=cpuregs[22][14] q=$abc$30656$new_n6877
.subckt and2_x1 i0=$abc$30656$new_n6877 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6878
.subckt nor2_x0 i0=$abc$30656$new_n6878 i1=$abc$30656$new_n6876 nq=$abc$30656$new_n6879
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6879 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6880
.subckt nand2_x0 i0=$abc$30656$new_n6880 i1=$abc$30656$new_n6874 nq=$abc$30656$new_n6881
.subckt nand3_x0 i0=$abc$30656$new_n6881 i1=$abc$30656$new_n6868 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6882
.subckt nand2_x0 i0=$abc$30656$new_n6882 i1=$abc$30656$new_n5864 nq=$abc$30656$new_n6883
.subckt or21nand_x0 i0=$abc$30656$new_n6883 i1=$abc$30656$new_n6867 i2=$abc$30656$new_n6851 nq=$abc$30656$new_n6884
.subckt nand3_x0 i0=$abc$30656$new_n6850 i1=$abc$30656$new_n6848 i2=$abc$30656$new_n5859 nq=$abc$30656$new_n6885
.subckt and21nor_x0 i0=$abc$30656$new_n5853 i1=$abc$30656$new_n6884 i2=$abc$30656$new_n6885 nq=$abc$30656$new_n6886
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n6827 i2=$abc$30656$new_n6886 nq=$abc$30656$new_n6887
.subckt and2_x1 i0=$abc$30656$new_n6887 i1=$abc$30656$new_n6821 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27339
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3481 nq=$abc$30656$new_n6889
.subckt and2_x1 i0=decoded_imm[15] i1=reg_op1[15] q=$abc$30656$new_n6890
.subckt nexor2_x0 i0=decoded_imm[15] i1=reg_op1[15] nq=$abc$30656$new_n6891
.subckt and21nor_x0 i0=$abc$30656$new_n6824 i1=$abc$30656$new_n6826 i2=$abc$30656$new_n6891 nq=$abc$30656$new_n6892
.subckt and3_x1 i0=$abc$30656$new_n6891 i1=$abc$30656$new_n6826 i2=$abc$30656$new_n6824 q=$abc$30656$new_n6893
.subckt or2_x1 i0=$abc$30656$new_n6893 i1=$abc$30656$new_n6892 q=$abc$30656$new_n6894
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][15] nq=$abc$30656$new_n6895
.subckt or21nand_x0 i0=cpuregs[31][15] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6896
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][15] i1=cpuregs[30][15] q=$abc$30656$new_n6897
.subckt nand2_x0 i0=$abc$30656$new_n6897 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6898
.subckt or21nand_x0 i0=$abc$30656$new_n6895 i1=$abc$30656$new_n6896 i2=$abc$30656$new_n6898 nq=$abc$30656$new_n6899
.subckt nand2_x0 i0=$abc$30656$new_n6899 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6900
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][15] i1=cpuregs[22][15] q=$abc$30656$new_n6901
.subckt or2_x1 i0=$abc$30656$new_n6901 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6902
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][15] i1=cpuregs[23][15] q=$abc$30656$new_n6903
.subckt or2_x1 i0=$abc$30656$new_n6903 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6904
.subckt nand3_x0 i0=$abc$30656$new_n6904 i1=$abc$30656$new_n6902 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6905
.subckt and2_x1 i0=$abc$30656$new_n6905 i1=$\cpuregs$rdreg[1]$q[4] q=$abc$30656$new_n6906
.subckt nand2_x0 i0=$abc$30656$new_n6906 i1=$abc$30656$new_n6900 nq=$abc$30656$new_n6907
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][15] i1=cpuregs[6][15] q=$abc$30656$new_n6908
.subckt or2_x1 i0=$abc$30656$new_n6908 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6909
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][15] i1=cpuregs[7][15] q=$abc$30656$new_n6910
.subckt or2_x1 i0=$abc$30656$new_n6910 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6911
.subckt nand3_x0 i0=$abc$30656$new_n6911 i1=$abc$30656$new_n6909 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6912
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][15] nq=$abc$30656$new_n6913
.subckt or21nand_x0 i0=cpuregs[15][15] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6914
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][15] i1=cpuregs[14][15] q=$abc$30656$new_n6915
.subckt nand2_x0 i0=$abc$30656$new_n6915 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6916
.subckt or21nand_x0 i0=$abc$30656$new_n6913 i1=$abc$30656$new_n6914 i2=$abc$30656$new_n6916 nq=$abc$30656$new_n6917
.subckt nand2_x0 i0=$abc$30656$new_n6917 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6918
.subckt nand3_x0 i0=$abc$30656$new_n6918 i1=$abc$30656$new_n6912 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6919
.subckt nand3_x0 i0=$abc$30656$new_n6919 i1=$abc$30656$new_n6907 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n6920
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][15] q=$abc$30656$new_n6921
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][15] i1=cpuregs[20][15] q=$abc$30656$new_n6922
.subckt or2_x1 i0=$abc$30656$new_n6922 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6923
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][15] i1=cpuregs[21][15] q=$abc$30656$new_n6924
.subckt or2_x1 i0=$abc$30656$new_n6924 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6925
.subckt nand3_x0 i0=$abc$30656$new_n6925 i1=$abc$30656$new_n6923 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n6926
.subckt and21nor_x0 i0=$abc$30656$new_n3728 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n6927
.subckt and2_x1 i0=$abc$30656$new_n6927 i1=$abc$30656$new_n6921 q=$abc$30656$new_n6928
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][15] i1=cpuregs[28][15] q=$abc$30656$new_n6929
.subckt and2_x1 i0=$abc$30656$new_n6929 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6930
.subckt or21nand_x0 i0=$abc$30656$new_n6930 i1=$abc$30656$new_n6928 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6931
.subckt nand3_x0 i0=$abc$30656$new_n6931 i1=$abc$30656$new_n6926 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n6932
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][15] i1=cpuregs[4][15] q=$abc$30656$new_n6933
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][15] i1=cpuregs[5][15] q=$abc$30656$new_n6934
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6934 i1=$abc$30656$new_n6933 q=$abc$30656$new_n6935
.subckt nand2_x0 i0=$abc$30656$new_n6935 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n6936
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][15] nq=$abc$30656$new_n6937
.subckt or21nand_x0 i0=cpuregs[13][15] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6938
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][15] i1=cpuregs[12][15] q=$abc$30656$new_n6939
.subckt nand2_x0 i0=$abc$30656$new_n6939 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6940
.subckt or21nand_x0 i0=$abc$30656$new_n6937 i1=$abc$30656$new_n6938 i2=$abc$30656$new_n6940 nq=$abc$30656$new_n6941
.subckt nand2_x0 i0=$abc$30656$new_n6941 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n6942
.subckt nand3_x0 i0=$abc$30656$new_n6942 i1=$abc$30656$new_n6936 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6943
.subckt nand3_x0 i0=$abc$30656$new_n6943 i1=$abc$30656$new_n6932 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n6944
.subckt and21nor_x0 i0=$abc$30656$new_n6944 i1=$abc$30656$new_n6920 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n6945
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=reg_op1[11] i1=reg_op1[19] q=$abc$30656$new_n6946
.subckt nand2_x0 i0=$abc$30656$new_n6946 i1=$abc$30656$new_n5559 nq=$abc$30656$new_n6947
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[15] nq=$abc$30656$new_n6948
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=reg_op1[14] i1=reg_op1[16] q=$abc$30656$new_n6949
.subckt nand2_x0 i0=$abc$30656$new_n6949 i1=$abc$30656$new_n5919 nq=$abc$30656$new_n6950
.subckt and3_x1 i0=$abc$30656$new_n6950 i1=$abc$30656$new_n6948 i2=$abc$30656$new_n6947 q=$abc$30656$new_n6951
.subckt nand4_x0 i0=$abc$30656$new_n6951 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n6952
.subckt nor2_x0 i0=$abc$30656$new_n6952 i1=$abc$30656$new_n6945 nq=$abc$30656$new_n6953
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n6894 i2=$abc$30656$new_n6953 nq=$abc$30656$new_n6954
.subckt and2_x1 i0=$abc$30656$new_n6954 i1=$abc$30656$new_n6889 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27341
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3527 q=$abc$30656$new_n6956
.subckt nor2_x0 i0=$abc$30656$new_n6892 i1=$abc$30656$new_n6890 nq=$abc$30656$new_n6957
.subckt nand2_x0 i0=decoded_imm[16] i1=reg_op1[16] nq=$abc$30656$new_n6958
.subckt xor2_x0 i0=decoded_imm[16] i1=reg_op1[16] q=$abc$30656$new_n6959
.subckt or21nand_x0 i0=$abc$30656$new_n6890 i1=$abc$30656$new_n6892 i2=$abc$30656$new_n6959 nq=$abc$30656$new_n6960
.subckt nexor2_x0 i0=$abc$30656$new_n6959 i1=$abc$30656$new_n6957 nq=$abc$30656$new_n6961
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][16] i1=cpuregs[14][16] q=$abc$30656$new_n6962
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][16] i1=cpuregs[15][16] q=$abc$30656$new_n6963
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6963 i1=$abc$30656$new_n6962 q=$abc$30656$new_n6964
.subckt nor2_x0 i0=$abc$30656$new_n6964 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6965
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][16] i1=cpuregs[12][16] q=$abc$30656$new_n6966
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][16] i1=cpuregs[13][16] q=$abc$30656$new_n6967
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n6967 i1=$abc$30656$new_n6966 q=$abc$30656$new_n6968
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6968 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6969
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3736 nq=$abc$30656$new_n6970
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][16] q=$abc$30656$new_n6971
.subckt and2_x1 i0=$abc$30656$new_n6971 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6972
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][16] i1=cpuregs[28][16] q=$abc$30656$new_n6973
.subckt and2_x1 i0=$abc$30656$new_n6973 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6974
.subckt and21nor_x0 i0=$abc$30656$new_n6970 i1=$abc$30656$new_n6972 i2=$abc$30656$new_n6974 nq=$abc$30656$new_n6975
.subckt nand2_x0 i0=$abc$30656$new_n6975 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n6976
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][16] i1=cpuregs[30][16] q=$abc$30656$new_n6977
.subckt and2_x1 i0=$abc$30656$new_n6977 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6978
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3737 nq=$abc$30656$new_n6979
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][16] q=$abc$30656$new_n6980
.subckt and2_x1 i0=$abc$30656$new_n6980 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n6981
.subckt and21nor_x0 i0=$abc$30656$new_n6981 i1=$abc$30656$new_n6979 i2=$abc$30656$new_n6978 nq=$abc$30656$new_n6982
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6982 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6983
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][16] nq=$abc$30656$new_n6984
.subckt or21nand_x0 i0=cpuregs[21][16] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6985
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][16] i1=cpuregs[20][16] q=$abc$30656$new_n6986
.subckt nand2_x0 i0=$abc$30656$new_n6986 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n6987
.subckt or21nand_x0 i0=$abc$30656$new_n6984 i1=$abc$30656$new_n6985 i2=$abc$30656$new_n6987 nq=$abc$30656$new_n6988
.subckt or2_x1 i0=$abc$30656$new_n6988 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n6989
.subckt or21nand_x0 i0=cpuregs[19][16] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n6990
.subckt and21nor_x0 i0=$abc$30656$new_n3735 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n6990 nq=$abc$30656$new_n6991
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][16] i1=cpuregs[22][16] q=$abc$30656$new_n6992
.subckt and2_x1 i0=$abc$30656$new_n6992 i1=$abc$30656$new_n3868 q=$abc$30656$new_n6993
.subckt nor2_x0 i0=$abc$30656$new_n6993 i1=$abc$30656$new_n6991 nq=$abc$30656$new_n6994
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n6994 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n6995
.subckt and2_x1 i0=$abc$30656$new_n6995 i1=$abc$30656$new_n6989 q=$abc$30656$new_n6996
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[4][16] i1=cpuregs[5][16] q=$abc$30656$new_n6997
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[0][16] i1=cpuregs[1][16] q=$abc$30656$new_n6998
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=$abc$30656$new_n6998 i1=$abc$30656$new_n6997 q=$abc$30656$new_n6999
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[6][16] i1=cpuregs[7][16] q=$abc$30656$new_n7000
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[2][16] i1=cpuregs[3][16] q=$abc$30656$new_n7001
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=$abc$30656$new_n7001 i1=$abc$30656$new_n7000 q=$abc$30656$new_n7002
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n7002 i1=$abc$30656$new_n6999 q=$abc$30656$new_n7003
.subckt and2_x1 i0=$abc$30656$new_n7003 i1=$abc$30656$new_n3872 q=$abc$30656$new_n7004
.subckt or21nand_x0 i0=$abc$30656$new_n6969 i1=$abc$30656$new_n6965 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7005
.subckt and21nor_x0 i0=$abc$30656$new_n6976 i1=$abc$30656$new_n6983 i2=$abc$30656$new_n7005 nq=$abc$30656$new_n7006
.subckt nor3_x0 i0=$abc$30656$new_n7004 i1=$abc$30656$new_n6996 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7007
.subckt nor4_x0 i0=$abc$30656$new_n7007 i1=$abc$30656$new_n7006 i2=$abc$30656$new_n5865 i3=$abc$30656$new_n5854 nq=$abc$30656$new_n7008
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3519 nq=$abc$30656$new_n7009
.subckt nand3_x0 i0=$abc$30656$new_n7009 i1=$abc$30656$new_n6813 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7010
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3481 nq=$abc$30656$new_n7011
.subckt nand3_x0 i0=$abc$30656$new_n7011 i1=$abc$30656$new_n6811 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7012
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[16] nq=$abc$30656$new_n7013
.subckt and3_x1 i0=$abc$30656$new_n7013 i1=$abc$30656$new_n7012 i2=$abc$30656$new_n7010 q=$abc$30656$new_n7014
.subckt nand4_x0 i0=$abc$30656$new_n7014 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n7015
.subckt or2_x1 i0=$abc$30656$new_n7015 i1=$abc$30656$new_n7008 q=$abc$30656$new_n7016
.subckt and21nor_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n6961 i2=$abc$30656$new_n7016 nq=$abc$30656$new_n7017
.subckt nor2_x0 i0=$abc$30656$new_n7017 i1=$abc$30656$new_n6956 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27343
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3525 nq=$abc$30656$new_n7019
.subckt or2_x1 i0=decoded_imm[17] i1=reg_op1[17] q=$abc$30656$new_n7020
.subckt nand2_x0 i0=decoded_imm[17] i1=reg_op1[17] nq=$abc$30656$new_n7021
.subckt nexor2_x0 i0=decoded_imm[17] i1=reg_op1[17] nq=$abc$30656$new_n7022
.subckt and2_x1 i0=$abc$30656$new_n6960 i1=$abc$30656$new_n6958 q=$abc$30656$new_n7023
.subckt nexor2_x0 i0=$abc$30656$new_n7023 i1=$abc$30656$new_n7022 nq=$abc$30656$new_n7024
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][17] i1=cpuregs[14][17] q=$abc$30656$new_n7025
.subckt and2_x1 i0=$abc$30656$new_n7025 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7026
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][17] q=$abc$30656$new_n7027
.subckt and21nor_x0 i0=$abc$30656$new_n3738 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7028
.subckt and21nor_x0 i0=$abc$30656$new_n7028 i1=$abc$30656$new_n7027 i2=$abc$30656$new_n7026 nq=$abc$30656$new_n7029
.subckt and2_x1 i0=$abc$30656$new_n7029 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7030
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][17] nq=$abc$30656$new_n7031
.subckt or21nand_x0 i0=cpuregs[13][17] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7032
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][17] i1=cpuregs[12][17] q=$abc$30656$new_n7033
.subckt nand2_x0 i0=$abc$30656$new_n7033 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7034
.subckt or21nand_x0 i0=$abc$30656$new_n7031 i1=$abc$30656$new_n7032 i2=$abc$30656$new_n7034 nq=$abc$30656$new_n7035
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7035 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7036
.subckt nor2_x0 i0=$abc$30656$new_n7036 i1=$abc$30656$new_n7030 nq=$abc$30656$new_n7037
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][17] i1=cpuregs[28][17] q=$abc$30656$new_n7038
.subckt nand2_x0 i0=$abc$30656$new_n7038 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7039
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3741 nq=$abc$30656$new_n7040
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][17] q=$abc$30656$new_n7041
.subckt and2_x1 i0=$abc$30656$new_n7041 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7042
.subckt nand2_x0 i0=$abc$30656$new_n7042 i1=$abc$30656$new_n7040 nq=$abc$30656$new_n7043
.subckt nand3_x0 i0=$abc$30656$new_n7043 i1=$abc$30656$new_n7039 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7044
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3742 nq=$abc$30656$new_n7045
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][17] q=$abc$30656$new_n7046
.subckt and2_x1 i0=$abc$30656$new_n7046 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7047
.subckt nand2_x0 i0=$abc$30656$new_n7047 i1=$abc$30656$new_n7045 nq=$abc$30656$new_n7048
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][17] i1=cpuregs[30][17] q=$abc$30656$new_n7049
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7049 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7050
.subckt and21nor_x0 i0=$abc$30656$new_n7050 i1=$abc$30656$new_n7048 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7051
.subckt and2_x1 i0=$abc$30656$new_n7051 i1=$abc$30656$new_n7044 q=$abc$30656$new_n7052
.subckt or21nand_x0 i0=$abc$30656$new_n7052 i1=$abc$30656$new_n7037 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7053
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][17] i1=cpuregs[7][17] q=$abc$30656$new_n7054
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][17] i1=cpuregs[6][17] q=$abc$30656$new_n7055
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7055 i1=$abc$30656$new_n7054 q=$abc$30656$new_n7056
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][17] i1=cpuregs[5][17] q=$abc$30656$new_n7057
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][17] i1=cpuregs[4][17] q=$abc$30656$new_n7058
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7058 i1=$abc$30656$new_n7057 q=$abc$30656$new_n7059
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7059 i1=$abc$30656$new_n7056 q=$abc$30656$new_n7060
.subckt and2_x1 i0=$abc$30656$new_n7060 i1=$abc$30656$new_n3872 q=$abc$30656$new_n7061
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][17] i1=cpuregs[22][17] q=$abc$30656$new_n7062
.subckt and2_x1 i0=$abc$30656$new_n7062 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7063
.subckt or21nand_x0 i0=cpuregs[19][17] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7064
.subckt and21nor_x0 i0=$abc$30656$new_n3740 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7064 nq=$abc$30656$new_n7065
.subckt nor3_x0 i0=$abc$30656$new_n7065 i1=$abc$30656$new_n7063 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7066
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][17] i1=cpuregs[20][17] q=$abc$30656$new_n7067
.subckt nand2_x0 i0=$abc$30656$new_n7067 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7068
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][17] nq=$abc$30656$new_n7069
.subckt or21nand_x0 i0=cpuregs[21][17] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7070
.subckt or21nand_x0 i0=$abc$30656$new_n7070 i1=$abc$30656$new_n7069 i2=$abc$30656$new_n7068 nq=$abc$30656$new_n7071
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7071 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7072
.subckt nor2_x0 i0=$abc$30656$new_n7072 i1=$abc$30656$new_n7066 nq=$abc$30656$new_n7073
.subckt or21nand_x0 i0=$abc$30656$new_n7073 i1=$abc$30656$new_n7061 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7074
.subckt and21nor_x0 i0=$abc$30656$new_n7074 i1=$abc$30656$new_n7053 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7075
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3517 nq=$abc$30656$new_n7076
.subckt nand3_x0 i0=$abc$30656$new_n7076 i1=$abc$30656$new_n6849 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7077
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3527 nq=$abc$30656$new_n7078
.subckt nand3_x0 i0=$abc$30656$new_n7078 i1=$abc$30656$new_n6847 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7079
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[17] nq=$abc$30656$new_n7080
.subckt and3_x1 i0=$abc$30656$new_n7080 i1=$abc$30656$new_n7079 i2=$abc$30656$new_n7077 q=$abc$30656$new_n7081
.subckt nand4_x0 i0=$abc$30656$new_n7081 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n7082
.subckt nor2_x0 i0=$abc$30656$new_n7082 i1=$abc$30656$new_n7075 nq=$abc$30656$new_n7083
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n7024 i2=$abc$30656$new_n7083 nq=$abc$30656$new_n7084
.subckt and2_x1 i0=$abc$30656$new_n7084 i1=$abc$30656$new_n7019 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27345
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3523 q=$abc$30656$new_n7086
.subckt nand2_x0 i0=decoded_imm[18] i1=reg_op1[18] nq=$abc$30656$new_n7087
.subckt xor2_x0 i0=decoded_imm[18] i1=reg_op1[18] q=$abc$30656$new_n7088
.subckt nand3_x0 i0=$abc$30656$new_n7021 i1=$abc$30656$new_n6960 i2=$abc$30656$new_n6958 nq=$abc$30656$new_n7089
.subckt and3_x1 i0=$abc$30656$new_n7089 i1=$abc$30656$new_n7088 i2=$abc$30656$new_n7020 q=$abc$30656$new_n7090
.subckt nand3_x0 i0=$abc$30656$new_n7089 i1=$abc$30656$new_n7088 i2=$abc$30656$new_n7020 nq=$abc$30656$new_n7091
.subckt and21nor_x0 i0=$abc$30656$new_n7020 i1=$abc$30656$new_n7089 i2=$abc$30656$new_n7088 nq=$abc$30656$new_n7092
.subckt or3_x1 i0=$abc$30656$new_n7092 i1=$abc$30656$new_n7090 i2=$abc$30656$new_n3967 q=$abc$30656$new_n7093
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3749 nq=$abc$30656$new_n7094
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][18] q=$abc$30656$new_n7095
.subckt and2_x1 i0=$abc$30656$new_n7095 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7096
.subckt nand2_x0 i0=$abc$30656$new_n7096 i1=$abc$30656$new_n7094 nq=$abc$30656$new_n7097
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][18] i1=cpuregs[28][18] q=$abc$30656$new_n7098
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7098 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7099
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][18] i1=cpuregs[30][18] q=$abc$30656$new_n7100
.subckt nand2_x0 i0=$abc$30656$new_n7100 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7101
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][18] nq=$abc$30656$new_n7102
.subckt or21nand_x0 i0=cpuregs[31][18] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7103
.subckt or21nand_x0 i0=$abc$30656$new_n7103 i1=$abc$30656$new_n7102 i2=$abc$30656$new_n7101 nq=$abc$30656$new_n7104
.subckt or2_x1 i0=$abc$30656$new_n7104 i1=$abc$30656$new_n3869 q=$abc$30656$new_n7105
.subckt and21nor_x0 i0=$abc$30656$new_n7099 i1=$abc$30656$new_n7097 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7106
.subckt and2_x1 i0=$abc$30656$new_n7106 i1=$abc$30656$new_n7105 q=$abc$30656$new_n7107
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][18] i1=cpuregs[13][18] q=$abc$30656$new_n7108
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][18] i1=cpuregs[12][18] q=$abc$30656$new_n7109
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7109 i1=$abc$30656$new_n7108 q=$abc$30656$new_n7110
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][18] i1=cpuregs[15][18] q=$abc$30656$new_n7111
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][18] i1=cpuregs[14][18] q=$abc$30656$new_n7112
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7112 i1=$abc$30656$new_n7111 q=$abc$30656$new_n7113
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n7113 i1=$abc$30656$new_n7110 q=$abc$30656$new_n7114
.subckt and2_x1 i0=$abc$30656$new_n7114 i1=$abc$30656$new_n3872 q=$abc$30656$new_n7115
.subckt or21nand_x0 i0=$abc$30656$new_n7115 i1=$abc$30656$new_n7107 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7116
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][18] i1=cpuregs[23][18] q=$abc$30656$new_n7117
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][18] i1=cpuregs[21][18] q=$abc$30656$new_n7118
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7118 i1=$abc$30656$new_n7117 q=$abc$30656$new_n7119
.subckt nand2_x0 i0=$abc$30656$new_n7119 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7120
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][18] i1=cpuregs[22][18] q=$abc$30656$new_n7121
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][18] i1=cpuregs[20][18] q=$abc$30656$new_n7122
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7122 i1=$abc$30656$new_n7121 q=$abc$30656$new_n7123
.subckt nand2_x0 i0=$abc$30656$new_n7123 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7124
.subckt and21nor_x0 i0=$abc$30656$new_n7124 i1=$abc$30656$new_n7120 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7125
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][18] i1=cpuregs[4][18] q=$abc$30656$new_n7126
.subckt nand2_x0 i0=$abc$30656$new_n7126 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7127
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3744 nq=$abc$30656$new_n7128
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][18] q=$abc$30656$new_n7129
.subckt and2_x1 i0=$abc$30656$new_n7129 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7130
.subckt nand2_x0 i0=$abc$30656$new_n7130 i1=$abc$30656$new_n7128 nq=$abc$30656$new_n7131
.subckt nand3_x0 i0=$abc$30656$new_n7131 i1=$abc$30656$new_n7127 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7132
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][18] i1=cpuregs[6][18] q=$abc$30656$new_n7133
.subckt and2_x1 i0=$abc$30656$new_n7133 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7134
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3745 nq=$abc$30656$new_n7135
.subckt and21nor_x0 i0=$abc$30656$new_n3743 i1=$abc$30656$new_n3870 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7136
.subckt and21nor_x0 i0=$abc$30656$new_n7136 i1=$abc$30656$new_n7135 i2=$abc$30656$new_n7134 nq=$abc$30656$new_n7137
.subckt nand2_x0 i0=$abc$30656$new_n7137 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7138
.subckt and3_x1 i0=$abc$30656$new_n7138 i1=$abc$30656$new_n7132 i2=$abc$30656$new_n3872 q=$abc$30656$new_n7139
.subckt or21nand_x0 i0=$abc$30656$new_n7139 i1=$abc$30656$new_n7125 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7140
.subckt and21nor_x0 i0=$abc$30656$new_n7140 i1=$abc$30656$new_n7116 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7141
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3525 nq=$abc$30656$new_n7142
.subckt mux2_x1 cmd=$abc$30656$new_n5850 i0=reg_op1[14] i1=reg_op1[22] q=$abc$30656$new_n7143
.subckt and2_x1 i0=$abc$30656$new_n7143 i1=$abc$30656$new_n4001 q=$abc$30656$new_n7144
.subckt and21nor_x0 i0=$abc$30656$new_n3521 i1=$abc$30656$new_n5850 i2=$abc$30656$new_n4001 nq=$abc$30656$new_n7145
.subckt and2_x1 i0=$abc$30656$new_n7145 i1=$abc$30656$new_n7142 q=$abc$30656$new_n7146
.subckt or21nand_x0 i0=$abc$30656$new_n7146 i1=$abc$30656$new_n7144 i2=cpu_state[4] nq=$abc$30656$new_n7147
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[18] nq=$abc$30656$new_n7148
.subckt and2_x1 i0=$abc$30656$new_n7148 i1=$abc$30656$new_n7147 q=$abc$30656$new_n7149
.subckt nand2_x0 i0=$abc$30656$new_n7149 i1=$abc$30656$new_n5859 nq=$abc$30656$new_n7150
.subckt nor2_x0 i0=$abc$30656$new_n7150 i1=$abc$30656$new_n7141 nq=$abc$30656$new_n7151
.subckt and21nor_x0 i0=$abc$30656$new_n7151 i1=$abc$30656$new_n7093 i2=$abc$30656$new_n7086 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27347
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3521 nq=$abc$30656$new_n7153
.subckt nand2_x0 i0=$abc$30656$new_n7091 i1=$abc$30656$new_n7087 nq=$abc$30656$new_n7154
.subckt or2_x1 i0=decoded_imm[19] i1=reg_op1[19] q=$abc$30656$new_n7155
.subckt nand2_x0 i0=decoded_imm[19] i1=reg_op1[19] nq=$abc$30656$new_n7156
.subckt xor2_x0 i0=decoded_imm[19] i1=reg_op1[19] q=$abc$30656$new_n7157
.subckt nexor2_x0 i0=$abc$30656$new_n7157 i1=$abc$30656$new_n7154 nq=$abc$30656$new_n7158
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[6][19] i1=cpuregs[7][19] q=$abc$30656$new_n7159
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[2][19] i1=cpuregs[3][19] q=$abc$30656$new_n7160
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=$abc$30656$new_n7160 i1=$abc$30656$new_n7159 q=$abc$30656$new_n7161
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[4][19] i1=cpuregs[5][19] q=$abc$30656$new_n7162
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[0][19] i1=cpuregs[1][19] q=$abc$30656$new_n7163
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=$abc$30656$new_n7163 i1=$abc$30656$new_n7162 q=$abc$30656$new_n7164
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7164 i1=$abc$30656$new_n7161 q=$abc$30656$new_n7165
.subckt nand2_x0 i0=$abc$30656$new_n7165 i1=$abc$30656$new_n3872 nq=$abc$30656$new_n7166
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3753 nq=$abc$30656$new_n7167
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][19] q=$abc$30656$new_n7168
.subckt and2_x1 i0=$abc$30656$new_n7168 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7169
.subckt nand2_x0 i0=$abc$30656$new_n7169 i1=$abc$30656$new_n7167 nq=$abc$30656$new_n7170
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][19] i1=cpuregs[20][19] q=$abc$30656$new_n7171
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7171 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7172
.subckt nand2_x0 i0=$abc$30656$new_n7172 i1=$abc$30656$new_n7170 nq=$abc$30656$new_n7173
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3754 nq=$abc$30656$new_n7174
.subckt and21nor_x0 i0=$abc$30656$new_n3752 i1=$abc$30656$new_n3870 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7175
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][19] i1=cpuregs[22][19] q=$abc$30656$new_n7176
.subckt and2_x1 i0=$abc$30656$new_n7176 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7177
.subckt and21nor_x0 i0=$abc$30656$new_n7174 i1=$abc$30656$new_n7175 i2=$abc$30656$new_n7177 nq=$abc$30656$new_n7178
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7178 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7179
.subckt nand2_x0 i0=$abc$30656$new_n7179 i1=$abc$30656$new_n7173 nq=$abc$30656$new_n7180
.subckt nand3_x0 i0=$abc$30656$new_n7180 i1=$abc$30656$new_n7166 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7181
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[24][19] i1=cpuregs[26][19] q=$abc$30656$new_n7182
.subckt nand2_x0 i0=$abc$30656$new_n7182 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n7183
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[28][19] i1=cpuregs[30][19] q=$abc$30656$new_n7184
.subckt and21nor_x0 i0=$abc$30656$new_n7184 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7185
.subckt and2_x1 i0=$abc$30656$new_n7185 i1=$abc$30656$new_n7183 q=$abc$30656$new_n7186
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[25][19] i1=cpuregs[27][19] q=$abc$30656$new_n7187
.subckt nand2_x0 i0=$abc$30656$new_n7187 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n7188
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[29][19] i1=cpuregs[31][19] q=$abc$30656$new_n7189
.subckt and21nor_x0 i0=$abc$30656$new_n7189 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7190
.subckt and2_x1 i0=$abc$30656$new_n7190 i1=$abc$30656$new_n7188 q=$abc$30656$new_n7191
.subckt or21nand_x0 i0=$abc$30656$new_n7191 i1=$abc$30656$new_n7186 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7192
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][19] i1=cpuregs[14][19] q=$abc$30656$new_n7193
.subckt nand2_x0 i0=$abc$30656$new_n7193 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7194
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][19] nq=$abc$30656$new_n7195
.subckt or21nand_x0 i0=cpuregs[15][19] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7196
.subckt or21nand_x0 i0=$abc$30656$new_n7196 i1=$abc$30656$new_n7195 i2=$abc$30656$new_n7194 nq=$abc$30656$new_n7197
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][19] nq=$abc$30656$new_n7198
.subckt or21nand_x0 i0=cpuregs[13][19] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7199
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][19] i1=cpuregs[12][19] q=$abc$30656$new_n7200
.subckt nand2_x0 i0=$abc$30656$new_n7200 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7201
.subckt or21nand_x0 i0=$abc$30656$new_n7198 i1=$abc$30656$new_n7199 i2=$abc$30656$new_n7201 nq=$abc$30656$new_n7202
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7202 i1=$abc$30656$new_n7197 q=$abc$30656$new_n7203
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[4] i1=$abc$30656$new_n7203 i2=$abc$30656$new_n7192 nq=$abc$30656$new_n7204
.subckt nand2_x0 i0=$abc$30656$new_n7204 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7205
.subckt nand3_x0 i0=$abc$30656$new_n7205 i1=$abc$30656$new_n7181 i2=$abc$30656$new_n5866 nq=$abc$30656$new_n7206
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3523 nq=$abc$30656$new_n7207
.subckt nand3_x0 i0=$abc$30656$new_n7207 i1=$abc$30656$new_n7009 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7208
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[19] nq=$abc$30656$new_n7209
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3513 nq=$abc$30656$new_n7210
.subckt nand3_x0 i0=$abc$30656$new_n7210 i1=$abc$30656$new_n7011 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7211
.subckt and3_x1 i0=$abc$30656$new_n7211 i1=$abc$30656$new_n7209 i2=$abc$30656$new_n7208 q=$abc$30656$new_n7212
.subckt and4_x1 i0=$abc$30656$new_n7212 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 q=$abc$30656$new_n7213
.subckt and2_x1 i0=$abc$30656$new_n7213 i1=$abc$30656$new_n7206 q=$abc$30656$new_n7214
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n7158 i2=$abc$30656$new_n7214 nq=$abc$30656$new_n7215
.subckt and2_x1 i0=$abc$30656$new_n7215 i1=$abc$30656$new_n7153 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27349
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3519 q=$abc$30656$new_n7217
.subckt and2_x1 i0=decoded_imm[20] i1=reg_op1[20] q=$abc$30656$new_n7218
.subckt xor2_x0 i0=decoded_imm[20] i1=reg_op1[20] q=$abc$30656$new_n7219
.subckt nand3_x0 i0=$abc$30656$new_n7156 i1=$abc$30656$new_n7091 i2=$abc$30656$new_n7087 nq=$abc$30656$new_n7220
.subckt and3_x1 i0=$abc$30656$new_n7220 i1=$abc$30656$new_n7219 i2=$abc$30656$new_n7155 q=$abc$30656$new_n7221
.subckt and21nor_x0 i0=$abc$30656$new_n7155 i1=$abc$30656$new_n7220 i2=$abc$30656$new_n7219 nq=$abc$30656$new_n7222
.subckt nor3_x0 i0=$abc$30656$new_n7222 i1=$abc$30656$new_n7221 i2=$abc$30656$new_n3967 nq=$abc$30656$new_n7223
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][20] q=$abc$30656$new_n7224
.subckt and21nor_x0 i0=$abc$30656$new_n3758 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7225
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][20] i1=cpuregs[12][20] q=$abc$30656$new_n7226
.subckt and2_x1 i0=$abc$30656$new_n7226 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7227
.subckt and21nor_x0 i0=$abc$30656$new_n7224 i1=$abc$30656$new_n7225 i2=$abc$30656$new_n7227 nq=$abc$30656$new_n7228
.subckt nand2_x0 i0=$abc$30656$new_n7228 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7229
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][20] q=$abc$30656$new_n7230
.subckt and21nor_x0 i0=$abc$30656$new_n3759 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7231
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][20] i1=cpuregs[14][20] q=$abc$30656$new_n7232
.subckt and2_x1 i0=$abc$30656$new_n7232 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7233
.subckt and21nor_x0 i0=$abc$30656$new_n7230 i1=$abc$30656$new_n7231 i2=$abc$30656$new_n7233 nq=$abc$30656$new_n7234
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7234 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7235
.subckt nand2_x0 i0=$abc$30656$new_n7235 i1=$abc$30656$new_n7229 nq=$abc$30656$new_n7236
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][20] q=$abc$30656$new_n7237
.subckt and21nor_x0 i0=$abc$30656$new_n3760 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7238
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][20] i1=cpuregs[28][20] q=$abc$30656$new_n7239
.subckt and2_x1 i0=$abc$30656$new_n7239 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7240
.subckt and21nor_x0 i0=$abc$30656$new_n7237 i1=$abc$30656$new_n7238 i2=$abc$30656$new_n7240 nq=$abc$30656$new_n7241
.subckt nand2_x0 i0=$abc$30656$new_n7241 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7242
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][20] q=$abc$30656$new_n7243
.subckt and21nor_x0 i0=$abc$30656$new_n3761 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7244
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][20] i1=cpuregs[30][20] q=$abc$30656$new_n7245
.subckt and2_x1 i0=$abc$30656$new_n7245 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7246
.subckt and21nor_x0 i0=$abc$30656$new_n7243 i1=$abc$30656$new_n7244 i2=$abc$30656$new_n7246 nq=$abc$30656$new_n7247
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7247 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7248
.subckt nand2_x0 i0=$abc$30656$new_n7248 i1=$abc$30656$new_n7242 nq=$abc$30656$new_n7249
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][20] i1=cpuregs[5][20] q=$abc$30656$new_n7250
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][20] i1=cpuregs[4][20] q=$abc$30656$new_n7251
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7251 i1=$abc$30656$new_n7250 q=$abc$30656$new_n7252
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][20] i1=cpuregs[7][20] q=$abc$30656$new_n7253
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][20] i1=cpuregs[6][20] q=$abc$30656$new_n7254
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7254 i1=$abc$30656$new_n7253 q=$abc$30656$new_n7255
.subckt and2_x1 i0=$abc$30656$new_n7255 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7256
.subckt and2_x1 i0=$abc$30656$new_n7252 i1=$abc$30656$new_n3869 q=$abc$30656$new_n7257
.subckt nor3_x0 i0=$abc$30656$new_n7257 i1=$abc$30656$new_n7256 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7258
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][20] i1=cpuregs[20][20] q=$abc$30656$new_n7259
.subckt or2_x1 i0=$abc$30656$new_n7259 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7260
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][20] i1=cpuregs[21][20] q=$abc$30656$new_n7261
.subckt or2_x1 i0=$abc$30656$new_n7261 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7262
.subckt nand3_x0 i0=$abc$30656$new_n7262 i1=$abc$30656$new_n7260 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7263
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][20] i1=cpuregs[22][20] q=$abc$30656$new_n7264
.subckt or2_x1 i0=$abc$30656$new_n7264 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7265
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][20] i1=cpuregs[23][20] q=$abc$30656$new_n7266
.subckt or2_x1 i0=$abc$30656$new_n7266 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7267
.subckt nand3_x0 i0=$abc$30656$new_n7267 i1=$abc$30656$new_n7265 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7268
.subckt and3_x1 i0=$abc$30656$new_n7268 i1=$abc$30656$new_n7263 i2=$\cpuregs$rdreg[1]$q[4] q=$abc$30656$new_n7269
.subckt or21nand_x0 i0=$abc$30656$new_n7269 i1=$abc$30656$new_n7258 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7270
.subckt nand3_x0 i0=$abc$30656$new_n7249 i1=$abc$30656$new_n7236 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7271
.subckt nand4_x0 i0=$abc$30656$new_n7271 i1=$abc$30656$new_n7270 i2=$abc$30656$new_n5864 i3=$abc$30656$new_n5853 nq=$abc$30656$new_n7272
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3521 nq=$abc$30656$new_n7273
.subckt nand3_x0 i0=$abc$30656$new_n7273 i1=$abc$30656$new_n7076 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7274
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[20] nq=$abc$30656$new_n7275
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3511 nq=$abc$30656$new_n7276
.subckt nand3_x0 i0=$abc$30656$new_n7276 i1=$abc$30656$new_n7078 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7277
.subckt and3_x1 i0=$abc$30656$new_n7277 i1=$abc$30656$new_n7275 i2=$abc$30656$new_n7274 q=$abc$30656$new_n7278
.subckt and2_x1 i0=$abc$30656$new_n7278 i1=$abc$30656$new_n5859 q=$abc$30656$new_n7279
.subckt nand2_x0 i0=$abc$30656$new_n7279 i1=$abc$30656$new_n7272 nq=$abc$30656$new_n7280
.subckt nor2_x0 i0=$abc$30656$new_n7280 i1=$abc$30656$new_n7223 nq=$abc$30656$new_n7281
.subckt nor2_x0 i0=$abc$30656$new_n7281 i1=$abc$30656$new_n7217 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27351
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3517 q=$abc$30656$new_n7283
.subckt nand2_x0 i0=decoded_imm[21] i1=reg_op1[21] nq=$abc$30656$new_n7284
.subckt xor2_x0 i0=decoded_imm[21] i1=reg_op1[21] q=$abc$30656$new_n7285
.subckt nand2_x0 i0=$abc$30656$new_n7285 i1=$abc$30656$new_n7218 nq=$abc$30656$new_n7286
.subckt nand4_x0 i0=$abc$30656$new_n7285 i1=$abc$30656$new_n7220 i2=$abc$30656$new_n7219 i3=$abc$30656$new_n7155 nq=$abc$30656$new_n7287
.subckt nand2_x0 i0=$abc$30656$new_n7287 i1=$abc$30656$new_n7286 nq=$abc$30656$new_n7288
.subckt nor3_x0 i0=$abc$30656$new_n7285 i1=$abc$30656$new_n7221 i2=$abc$30656$new_n7218 nq=$abc$30656$new_n7289
.subckt or3_x1 i0=$abc$30656$new_n7289 i1=$abc$30656$new_n7288 i2=$abc$30656$new_n3967 q=$abc$30656$new_n7290
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][21] i1=cpuregs[14][21] q=$abc$30656$new_n7291
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][21] i1=cpuregs[15][21] q=$abc$30656$new_n7292
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7292 i1=$abc$30656$new_n7291 q=$abc$30656$new_n7293
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][21] i1=cpuregs[12][21] q=$abc$30656$new_n7294
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][21] i1=cpuregs[13][21] q=$abc$30656$new_n7295
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7295 i1=$abc$30656$new_n7294 q=$abc$30656$new_n7296
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7296 i1=$abc$30656$new_n7293 q=$abc$30656$new_n7297
.subckt nand2_x0 i0=$abc$30656$new_n7297 i1=$abc$30656$new_n3872 nq=$abc$30656$new_n7298
.subckt and2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3768 q=$abc$30656$new_n7299
.subckt or21nand_x0 i0=cpuregs[25][21] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7300
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][21] i1=cpuregs[28][21] q=$abc$30656$new_n7301
.subckt nand2_x0 i0=$abc$30656$new_n7301 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7302
.subckt or21nand_x0 i0=$abc$30656$new_n7299 i1=$abc$30656$new_n7300 i2=$abc$30656$new_n7302 nq=$abc$30656$new_n7303
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][21] i1=cpuregs[30][21] q=$abc$30656$new_n7304
.subckt and2_x1 i0=$abc$30656$new_n7304 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7305
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3769 nq=$abc$30656$new_n7306
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][21] q=$abc$30656$new_n7307
.subckt and2_x1 i0=$abc$30656$new_n7307 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7308
.subckt and21nor_x0 i0=$abc$30656$new_n7308 i1=$abc$30656$new_n7306 i2=$abc$30656$new_n7305 nq=$abc$30656$new_n7309
.subckt and2_x1 i0=$abc$30656$new_n7309 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7310
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7303 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7311
.subckt or21nand_x0 i0=$abc$30656$new_n7311 i1=$abc$30656$new_n7310 i2=$abc$30656$new_n7298 nq=$abc$30656$new_n7312
.subckt nand2_x0 i0=$abc$30656$new_n7312 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7313
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][21] i1=cpuregs[5][21] q=$abc$30656$new_n7314
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][21] i1=cpuregs[4][21] q=$abc$30656$new_n7315
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7315 i1=$abc$30656$new_n7314 q=$abc$30656$new_n7316
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][21] i1=cpuregs[7][21] q=$abc$30656$new_n7317
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][21] i1=cpuregs[6][21] q=$abc$30656$new_n7318
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7318 i1=$abc$30656$new_n7317 q=$abc$30656$new_n7319
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n7319 i1=$abc$30656$new_n7316 q=$abc$30656$new_n7320
.subckt and2_x1 i0=$abc$30656$new_n7320 i1=$abc$30656$new_n3872 q=$abc$30656$new_n7321
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][21] i1=cpuregs[20][21] q=$abc$30656$new_n7322
.subckt and2_x1 i0=$abc$30656$new_n7322 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7323
.subckt or21nand_x0 i0=cpuregs[17][21] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7324
.subckt and21nor_x0 i0=$abc$30656$new_n3766 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7324 nq=$abc$30656$new_n7325
.subckt nor3_x0 i0=$abc$30656$new_n7325 i1=$abc$30656$new_n7323 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7326
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][21] i1=cpuregs[22][21] q=$abc$30656$new_n7327
.subckt and2_x1 i0=$abc$30656$new_n7327 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7328
.subckt or21nand_x0 i0=cpuregs[19][21] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7329
.subckt and21nor_x0 i0=$abc$30656$new_n3767 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7329 nq=$abc$30656$new_n7330
.subckt or2_x1 i0=$abc$30656$new_n7330 i1=$abc$30656$new_n7328 q=$abc$30656$new_n7331
.subckt or21nand_x0 i0=$abc$30656$new_n3869 i1=$abc$30656$new_n7331 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7332
.subckt nor2_x0 i0=$abc$30656$new_n7332 i1=$abc$30656$new_n7326 nq=$abc$30656$new_n7333
.subckt or21nand_x0 i0=$abc$30656$new_n7333 i1=$abc$30656$new_n7321 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7334
.subckt and21nor_x0 i0=$abc$30656$new_n7334 i1=$abc$30656$new_n7313 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7335
.subckt and2_x1 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3509 q=$abc$30656$new_n7336
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=reg_op1[25] i1=reg_op1[17] q=$abc$30656$new_n7337
.subckt nand2_x0 i0=$abc$30656$new_n7337 i1=$abc$30656$new_n5559 nq=$abc$30656$new_n7338
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=reg_op1[22] i1=reg_op1[20] q=$abc$30656$new_n7339
.subckt and4_x1 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[21] q=$abc$30656$new_n7340
.subckt and21nor_x0 i0=$abc$30656$new_n5919 i1=$abc$30656$new_n7339 i2=$abc$30656$new_n7340 nq=$abc$30656$new_n7341
.subckt and2_x1 i0=$abc$30656$new_n7341 i1=$abc$30656$new_n7338 q=$abc$30656$new_n7342
.subckt nand4_x0 i0=$abc$30656$new_n7342 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n7343
.subckt nor2_x0 i0=$abc$30656$new_n7343 i1=$abc$30656$new_n7335 nq=$abc$30656$new_n7344
.subckt and21nor_x0 i0=$abc$30656$new_n7344 i1=$abc$30656$new_n7290 i2=$abc$30656$new_n7283 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27353
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3515 q=$abc$30656$new_n7346
.subckt nor2_x0 i0=decoded_imm[22] i1=reg_op1[22] nq=$abc$30656$new_n7347
.subckt or2_x1 i0=decoded_imm[22] i1=reg_op1[22] q=$abc$30656$new_n7348
.subckt and2_x1 i0=decoded_imm[22] i1=reg_op1[22] q=$abc$30656$new_n7349
.subckt nand2_x0 i0=decoded_imm[22] i1=reg_op1[22] nq=$abc$30656$new_n7350
.subckt xor2_x0 i0=decoded_imm[22] i1=reg_op1[22] q=$abc$30656$new_n7351
.subckt and3_x1 i0=$abc$30656$new_n7287 i1=$abc$30656$new_n7286 i2=$abc$30656$new_n7284 q=$abc$30656$new_n7352
.subckt nand3_x0 i0=$abc$30656$new_n7287 i1=$abc$30656$new_n7286 i2=$abc$30656$new_n7284 nq=$abc$30656$new_n7353
.subckt nexor2_x0 i0=$abc$30656$new_n7352 i1=$abc$30656$new_n7351 nq=$abc$30656$new_n7354
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][22] i1=cpuregs[14][22] q=$abc$30656$new_n7355
.subckt and2_x1 i0=$abc$30656$new_n7355 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7356
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][22] q=$abc$30656$new_n7357
.subckt and21nor_x0 i0=$abc$30656$new_n3773 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7358
.subckt and21nor_x0 i0=$abc$30656$new_n7358 i1=$abc$30656$new_n7357 i2=$abc$30656$new_n7356 nq=$abc$30656$new_n7359
.subckt and2_x1 i0=$abc$30656$new_n7359 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7360
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][22] nq=$abc$30656$new_n7361
.subckt or21nand_x0 i0=cpuregs[13][22] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7362
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][22] i1=cpuregs[12][22] q=$abc$30656$new_n7363
.subckt nand2_x0 i0=$abc$30656$new_n7363 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7364
.subckt or21nand_x0 i0=$abc$30656$new_n7361 i1=$abc$30656$new_n7362 i2=$abc$30656$new_n7364 nq=$abc$30656$new_n7365
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7365 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7366
.subckt nor2_x0 i0=$abc$30656$new_n7366 i1=$abc$30656$new_n7360 nq=$abc$30656$new_n7367
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][22] i1=cpuregs[28][22] q=$abc$30656$new_n7368
.subckt nand2_x0 i0=$abc$30656$new_n7368 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7369
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3776 nq=$abc$30656$new_n7370
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][22] q=$abc$30656$new_n7371
.subckt and2_x1 i0=$abc$30656$new_n7371 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7372
.subckt nand2_x0 i0=$abc$30656$new_n7372 i1=$abc$30656$new_n7370 nq=$abc$30656$new_n7373
.subckt nand3_x0 i0=$abc$30656$new_n7373 i1=$abc$30656$new_n7369 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7374
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3777 nq=$abc$30656$new_n7375
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][22] q=$abc$30656$new_n7376
.subckt and2_x1 i0=$abc$30656$new_n7376 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7377
.subckt nand2_x0 i0=$abc$30656$new_n7377 i1=$abc$30656$new_n7375 nq=$abc$30656$new_n7378
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][22] i1=cpuregs[30][22] q=$abc$30656$new_n7379
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7379 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7380
.subckt and21nor_x0 i0=$abc$30656$new_n7380 i1=$abc$30656$new_n7378 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7381
.subckt and2_x1 i0=$abc$30656$new_n7381 i1=$abc$30656$new_n7374 q=$abc$30656$new_n7382
.subckt or21nand_x0 i0=$abc$30656$new_n7382 i1=$abc$30656$new_n7367 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7383
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][22] i1=cpuregs[23][22] q=$abc$30656$new_n7384
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][22] i1=cpuregs[21][22] q=$abc$30656$new_n7385
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7385 i1=$abc$30656$new_n7384 q=$abc$30656$new_n7386
.subckt nand2_x0 i0=$abc$30656$new_n7386 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7387
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][22] i1=cpuregs[22][22] q=$abc$30656$new_n7388
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][22] i1=cpuregs[20][22] q=$abc$30656$new_n7389
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7389 i1=$abc$30656$new_n7388 q=$abc$30656$new_n7390
.subckt nand2_x0 i0=$abc$30656$new_n7390 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7391
.subckt and21nor_x0 i0=$abc$30656$new_n7391 i1=$abc$30656$new_n7387 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7392
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][22] i1=cpuregs[4][22] q=$abc$30656$new_n7393
.subckt nand2_x0 i0=$abc$30656$new_n7393 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7394
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3771 nq=$abc$30656$new_n7395
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][22] q=$abc$30656$new_n7396
.subckt and2_x1 i0=$abc$30656$new_n7396 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7397
.subckt nand2_x0 i0=$abc$30656$new_n7397 i1=$abc$30656$new_n7395 nq=$abc$30656$new_n7398
.subckt nand3_x0 i0=$abc$30656$new_n7398 i1=$abc$30656$new_n7394 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7399
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][22] i1=cpuregs[6][22] q=$abc$30656$new_n7400
.subckt and2_x1 i0=$abc$30656$new_n7400 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7401
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3772 nq=$abc$30656$new_n7402
.subckt and21nor_x0 i0=$abc$30656$new_n3770 i1=$abc$30656$new_n3870 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7403
.subckt and21nor_x0 i0=$abc$30656$new_n7403 i1=$abc$30656$new_n7402 i2=$abc$30656$new_n7401 nq=$abc$30656$new_n7404
.subckt nand2_x0 i0=$abc$30656$new_n7404 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7405
.subckt and3_x1 i0=$abc$30656$new_n7405 i1=$abc$30656$new_n7399 i2=$abc$30656$new_n3872 q=$abc$30656$new_n7406
.subckt or21nand_x0 i0=$abc$30656$new_n7406 i1=$abc$30656$new_n7392 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7407
.subckt and21nor_x0 i0=$abc$30656$new_n7407 i1=$abc$30656$new_n7383 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7408
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3507 nq=$abc$30656$new_n7409
.subckt nand3_x0 i0=$abc$30656$new_n7409 i1=$abc$30656$new_n7207 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7410
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3517 nq=$abc$30656$new_n7411
.subckt nand3_x0 i0=$abc$30656$new_n7411 i1=$abc$30656$new_n7210 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7412
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[22] nq=$abc$30656$new_n7413
.subckt and3_x1 i0=$abc$30656$new_n7413 i1=$abc$30656$new_n7412 i2=$abc$30656$new_n7410 q=$abc$30656$new_n7414
.subckt nand4_x0 i0=$abc$30656$new_n7414 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n7415
.subckt or2_x1 i0=$abc$30656$new_n7415 i1=$abc$30656$new_n7408 q=$abc$30656$new_n7416
.subckt and21nor_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n7354 i2=$abc$30656$new_n7416 nq=$abc$30656$new_n7417
.subckt nor2_x0 i0=$abc$30656$new_n7417 i1=$abc$30656$new_n7346 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27355
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3513 nq=$abc$30656$new_n7419
.subckt and21nor_x0 i0=$abc$30656$new_n7348 i1=$abc$30656$new_n7353 i2=$abc$30656$new_n7349 nq=$abc$30656$new_n7420
.subckt or21nand_x0 i0=$abc$30656$new_n7347 i1=$abc$30656$new_n7352 i2=$abc$30656$new_n7350 nq=$abc$30656$new_n7421
.subckt nor2_x0 i0=decoded_imm[23] i1=reg_op1[23] nq=$abc$30656$new_n7422
.subckt or2_x1 i0=decoded_imm[23] i1=reg_op1[23] q=$abc$30656$new_n7423
.subckt and2_x1 i0=decoded_imm[23] i1=reg_op1[23] q=$abc$30656$new_n7424
.subckt nand2_x0 i0=decoded_imm[23] i1=reg_op1[23] nq=$abc$30656$new_n7425
.subckt xor2_x0 i0=decoded_imm[23] i1=reg_op1[23] q=$abc$30656$new_n7426
.subckt nexor2_x0 i0=$abc$30656$new_n7426 i1=$abc$30656$new_n7421 nq=$abc$30656$new_n7427
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][23] q=$abc$30656$new_n7428
.subckt and21nor_x0 i0=$abc$30656$new_n3782 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7429
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][23] i1=cpuregs[12][23] q=$abc$30656$new_n7430
.subckt and2_x1 i0=$abc$30656$new_n7430 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7431
.subckt and21nor_x0 i0=$abc$30656$new_n7428 i1=$abc$30656$new_n7429 i2=$abc$30656$new_n7431 nq=$abc$30656$new_n7432
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][23] q=$abc$30656$new_n7433
.subckt and21nor_x0 i0=$abc$30656$new_n3783 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7434
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][23] i1=cpuregs[14][23] q=$abc$30656$new_n7435
.subckt and2_x1 i0=$abc$30656$new_n7435 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7436
.subckt and21nor_x0 i0=$abc$30656$new_n7433 i1=$abc$30656$new_n7434 i2=$abc$30656$new_n7436 nq=$abc$30656$new_n7437
.subckt mux2_x1 cmd=$abc$30656$new_n3869 i0=$abc$30656$new_n7437 i1=$abc$30656$new_n7432 q=$abc$30656$new_n7438
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][23] q=$abc$30656$new_n7439
.subckt and21nor_x0 i0=$abc$30656$new_n3786 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7440
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][23] i1=cpuregs[30][23] q=$abc$30656$new_n7441
.subckt and2_x1 i0=$abc$30656$new_n7441 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7442
.subckt and21nor_x0 i0=$abc$30656$new_n7439 i1=$abc$30656$new_n7440 i2=$abc$30656$new_n7442 nq=$abc$30656$new_n7443
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][23] q=$abc$30656$new_n7444
.subckt and21nor_x0 i0=$abc$30656$new_n3785 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7445
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][23] i1=cpuregs[28][23] q=$abc$30656$new_n7446
.subckt and2_x1 i0=$abc$30656$new_n7446 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7447
.subckt and21nor_x0 i0=$abc$30656$new_n7444 i1=$abc$30656$new_n7445 i2=$abc$30656$new_n7447 nq=$abc$30656$new_n7448
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7448 i1=$abc$30656$new_n7443 q=$abc$30656$new_n7449
.subckt mux2_x1 cmd=$abc$30656$new_n3872 i0=$abc$30656$new_n7449 i1=$abc$30656$new_n7438 q=$abc$30656$new_n7450
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[2][23] q=$abc$30656$new_n7451
.subckt and21nor_x0 i0=$abc$30656$new_n3780 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7452
.subckt and2_x1 i0=$abc$30656$new_n7452 i1=$abc$30656$new_n7451 q=$abc$30656$new_n7453
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[3][23] q=$abc$30656$new_n7454
.subckt and21nor_x0 i0=$abc$30656$new_n3781 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7455
.subckt and2_x1 i0=$abc$30656$new_n7455 i1=$abc$30656$new_n7454 q=$abc$30656$new_n7456
.subckt or21nand_x0 i0=$abc$30656$new_n7456 i1=$abc$30656$new_n7453 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7457
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][23] nq=$abc$30656$new_n7458
.subckt or21nand_x0 i0=cpuregs[5][23] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7459
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][23] i1=cpuregs[4][23] q=$abc$30656$new_n7460
.subckt nand2_x0 i0=$abc$30656$new_n7460 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7461
.subckt or21nand_x0 i0=$abc$30656$new_n7458 i1=$abc$30656$new_n7459 i2=$abc$30656$new_n7461 nq=$abc$30656$new_n7462
.subckt nand2_x0 i0=$abc$30656$new_n7462 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7463
.subckt and2_x1 i0=$abc$30656$new_n7463 i1=$abc$30656$new_n7457 q=$abc$30656$new_n7464
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][23] nq=$abc$30656$new_n7465
.subckt or21nand_x0 i0=cpuregs[21][23] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7466
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][23] i1=cpuregs[20][23] q=$abc$30656$new_n7467
.subckt nand2_x0 i0=$abc$30656$new_n7467 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7468
.subckt or21nand_x0 i0=$abc$30656$new_n7465 i1=$abc$30656$new_n7466 i2=$abc$30656$new_n7468 nq=$abc$30656$new_n7469
.subckt nand2_x0 i0=$abc$30656$new_n7469 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7470
.subckt nand2_x0 i0=$abc$30656$new_n3870 i1=cpuregs[19][23] nq=$abc$30656$new_n7471
.subckt and21nor_x0 i0=cpuregs[23][23] i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7472
.subckt nand2_x0 i0=$abc$30656$new_n7472 i1=$abc$30656$new_n7471 nq=$abc$30656$new_n7473
.subckt and21nor_x0 i0=cpuregs[22][23] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7474
.subckt or21nand_x0 i0=$abc$30656$new_n3784 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7474 nq=$abc$30656$new_n7475
.subckt and2_x1 i0=$abc$30656$new_n7475 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7476
.subckt nand2_x0 i0=$abc$30656$new_n7476 i1=$abc$30656$new_n7473 nq=$abc$30656$new_n7477
.subckt and2_x1 i0=$abc$30656$new_n7477 i1=$abc$30656$new_n7470 q=$abc$30656$new_n7478
.subckt mux2_x1 cmd=$abc$30656$new_n3872 i0=$abc$30656$new_n7478 i1=$abc$30656$new_n7464 q=$abc$30656$new_n7479
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[3] i0=$abc$30656$new_n7479 i1=$abc$30656$new_n7450 q=$abc$30656$new_n7480
.subckt or2_x1 i0=$abc$30656$new_n7480 i1=$abc$30656$new_n5867 q=$abc$30656$new_n7481
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3515 nq=$abc$30656$new_n7482
.subckt nand3_x0 i0=$abc$30656$new_n7482 i1=$abc$30656$new_n7276 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7483
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3505 nq=$abc$30656$new_n7484
.subckt nand3_x0 i0=$abc$30656$new_n7484 i1=$abc$30656$new_n7273 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7485
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[23] nq=$abc$30656$new_n7486
.subckt and3_x1 i0=$abc$30656$new_n7486 i1=$abc$30656$new_n7485 i2=$abc$30656$new_n7483 q=$abc$30656$new_n7487
.subckt and4_x1 i0=$abc$30656$new_n7487 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 q=$abc$30656$new_n7488
.subckt and2_x1 i0=$abc$30656$new_n7488 i1=$abc$30656$new_n7481 q=$abc$30656$new_n7489
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n7427 i2=$abc$30656$new_n7489 nq=$abc$30656$new_n7490
.subckt and2_x1 i0=$abc$30656$new_n7490 i1=$abc$30656$new_n7419 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27357
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3511 q=$abc$30656$new_n7492
.subckt nor2_x0 i0=decoded_imm[24] i1=reg_op1[24] nq=$abc$30656$new_n7493
.subckt or2_x1 i0=decoded_imm[24] i1=reg_op1[24] q=$abc$30656$new_n7494
.subckt and2_x1 i0=decoded_imm[24] i1=reg_op1[24] q=$abc$30656$new_n7495
.subckt nand2_x0 i0=decoded_imm[24] i1=reg_op1[24] nq=$abc$30656$new_n7496
.subckt xor2_x0 i0=decoded_imm[24] i1=reg_op1[24] q=$abc$30656$new_n7497
.subckt or21nand_x0 i0=$abc$30656$new_n7421 i1=$abc$30656$new_n7424 i2=$abc$30656$new_n7423 nq=$abc$30656$new_n7498
.subckt and21nor_x0 i0=$abc$30656$new_n7420 i1=$abc$30656$new_n7425 i2=$abc$30656$new_n7422 nq=$abc$30656$new_n7499
.subckt nexor2_x0 i0=$abc$30656$new_n7498 i1=$abc$30656$new_n7497 nq=$abc$30656$new_n7500
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][24] i1=cpuregs[23][24] q=$abc$30656$new_n7501
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][24] i1=cpuregs[22][24] q=$abc$30656$new_n7502
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7502 i1=$abc$30656$new_n7501 q=$abc$30656$new_n7503
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3789 nq=$abc$30656$new_n7504
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[2][24] q=$abc$30656$new_n7505
.subckt and2_x1 i0=$abc$30656$new_n7505 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7506
.subckt nand2_x0 i0=$abc$30656$new_n7506 i1=$abc$30656$new_n7504 nq=$abc$30656$new_n7507
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3790 nq=$abc$30656$new_n7508
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[3][24] q=$abc$30656$new_n7509
.subckt and2_x1 i0=$abc$30656$new_n7509 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7510
.subckt nand2_x0 i0=$abc$30656$new_n7510 i1=$abc$30656$new_n7508 nq=$abc$30656$new_n7511
.subckt nand2_x0 i0=$abc$30656$new_n7511 i1=$abc$30656$new_n7507 nq=$abc$30656$new_n7512
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][24] i1=cpuregs[21][24] q=$abc$30656$new_n7513
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][24] i1=cpuregs[20][24] q=$abc$30656$new_n7514
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7514 i1=$abc$30656$new_n7513 q=$abc$30656$new_n7515
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][24] i1=cpuregs[4][24] q=$abc$30656$new_n7516
.subckt nand2_x0 i0=$abc$30656$new_n7516 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7517
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][24] nq=$abc$30656$new_n7518
.subckt or21nand_x0 i0=cpuregs[5][24] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7519
.subckt or21nand_x0 i0=$abc$30656$new_n7519 i1=$abc$30656$new_n7518 i2=$abc$30656$new_n7517 nq=$abc$30656$new_n7520
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7520 i1=$abc$30656$new_n7512 q=$abc$30656$new_n7521
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7515 i1=$abc$30656$new_n7503 q=$abc$30656$new_n7522
.subckt nand2_x0 i0=$abc$30656$new_n7522 i1=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7523
.subckt nand2_x0 i0=$abc$30656$new_n7523 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n7524
.subckt and21nor_x0 i0=$abc$30656$new_n3872 i1=$abc$30656$new_n7521 i2=$abc$30656$new_n7524 nq=$abc$30656$new_n7525
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][24] q=$abc$30656$new_n7526
.subckt and21nor_x0 i0=$abc$30656$new_n3794 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7527
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][24] i1=cpuregs[30][24] q=$abc$30656$new_n7528
.subckt and2_x1 i0=$abc$30656$new_n7528 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7529
.subckt and21nor_x0 i0=$abc$30656$new_n7526 i1=$abc$30656$new_n7527 i2=$abc$30656$new_n7529 nq=$abc$30656$new_n7530
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][24] q=$abc$30656$new_n7531
.subckt and21nor_x0 i0=$abc$30656$new_n3793 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7532
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][24] i1=cpuregs[28][24] q=$abc$30656$new_n7533
.subckt and2_x1 i0=$abc$30656$new_n7533 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7534
.subckt and21nor_x0 i0=$abc$30656$new_n7531 i1=$abc$30656$new_n7532 i2=$abc$30656$new_n7534 nq=$abc$30656$new_n7535
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7535 i1=$abc$30656$new_n7530 q=$abc$30656$new_n7536
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][24] nq=$abc$30656$new_n7537
.subckt or21nand_x0 i0=cpuregs[15][24] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7538
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][24] i1=cpuregs[14][24] q=$abc$30656$new_n7539
.subckt nand2_x0 i0=$abc$30656$new_n7539 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7540
.subckt or21nand_x0 i0=$abc$30656$new_n7537 i1=$abc$30656$new_n7538 i2=$abc$30656$new_n7540 nq=$abc$30656$new_n7541
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][24] nq=$abc$30656$new_n7542
.subckt or21nand_x0 i0=cpuregs[13][24] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7543
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][24] i1=cpuregs[12][24] q=$abc$30656$new_n7544
.subckt nand2_x0 i0=$abc$30656$new_n7544 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7545
.subckt or21nand_x0 i0=$abc$30656$new_n7542 i1=$abc$30656$new_n7543 i2=$abc$30656$new_n7545 nq=$abc$30656$new_n7546
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7546 i1=$abc$30656$new_n7541 q=$abc$30656$new_n7547
.subckt and2_x1 i0=$abc$30656$new_n7547 i1=$abc$30656$new_n3872 q=$abc$30656$new_n7548
.subckt or21nand_x0 i0=$abc$30656$new_n7536 i1=$abc$30656$new_n3872 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7549
.subckt or21nand_x0 i0=$abc$30656$new_n7549 i1=$abc$30656$new_n7548 i2=$abc$30656$new_n5864 nq=$abc$30656$new_n7550
.subckt or3_x1 i0=$abc$30656$new_n7550 i1=$abc$30656$new_n7525 i2=$abc$30656$new_n5854 q=$abc$30656$new_n7551
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3503 nq=$abc$30656$new_n7552
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=reg_op1[28] i1=reg_op1[20] q=$abc$30656$new_n7553
.subckt or2_x1 i0=$abc$30656$new_n7553 i1=$abc$30656$new_n4000 q=$abc$30656$new_n7554
.subckt and2_x1 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3513 q=$abc$30656$new_n7555
.subckt or21nand_x0 i0=$abc$30656$new_n7555 i1=$abc$30656$new_n7336 i2=$abc$30656$new_n4000 nq=$abc$30656$new_n7556
.subckt nand3_x0 i0=$abc$30656$new_n7556 i1=$abc$30656$new_n7554 i2=cpu_state[4] nq=$abc$30656$new_n7557
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[24] nq=$abc$30656$new_n7558
.subckt and2_x1 i0=$abc$30656$new_n7558 i1=$abc$30656$new_n7557 q=$abc$30656$new_n7559
.subckt and2_x1 i0=$abc$30656$new_n7559 i1=$abc$30656$new_n5859 q=$abc$30656$new_n7560
.subckt nand2_x0 i0=$abc$30656$new_n7560 i1=$abc$30656$new_n7551 nq=$abc$30656$new_n7561
.subckt and21nor_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n7500 i2=$abc$30656$new_n7561 nq=$abc$30656$new_n7562
.subckt nor2_x0 i0=$abc$30656$new_n7562 i1=$abc$30656$new_n7492 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27359
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3509 nq=$abc$30656$new_n7564
.subckt and21nor_x0 i0=$abc$30656$new_n7494 i1=$abc$30656$new_n7499 i2=$abc$30656$new_n7495 nq=$abc$30656$new_n7565
.subckt or21nand_x0 i0=$abc$30656$new_n7493 i1=$abc$30656$new_n7498 i2=$abc$30656$new_n7496 nq=$abc$30656$new_n7566
.subckt nor2_x0 i0=decoded_imm[25] i1=reg_op1[25] nq=$abc$30656$new_n7567
.subckt or2_x1 i0=decoded_imm[25] i1=reg_op1[25] q=$abc$30656$new_n7568
.subckt and2_x1 i0=decoded_imm[25] i1=reg_op1[25] q=$abc$30656$new_n7569
.subckt nand2_x0 i0=decoded_imm[25] i1=reg_op1[25] nq=$abc$30656$new_n7570
.subckt xor2_x0 i0=decoded_imm[25] i1=reg_op1[25] q=$abc$30656$new_n7571
.subckt nexor2_x0 i0=$abc$30656$new_n7571 i1=$abc$30656$new_n7566 nq=$abc$30656$new_n7572
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][25] i1=cpuregs[20][25] q=$abc$30656$new_n7573
.subckt and2_x1 i0=$abc$30656$new_n7573 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7574
.subckt or21nand_x0 i0=cpuregs[17][25] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7575
.subckt and21nor_x0 i0=$abc$30656$new_n3797 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7575 nq=$abc$30656$new_n7576
.subckt nor3_x0 i0=$abc$30656$new_n7576 i1=$abc$30656$new_n7574 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7577
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3799 nq=$abc$30656$new_n7578
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][25] q=$abc$30656$new_n7579
.subckt and2_x1 i0=$abc$30656$new_n7579 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7580
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][25] i1=cpuregs[28][25] q=$abc$30656$new_n7581
.subckt and2_x1 i0=$abc$30656$new_n7581 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7582
.subckt and21nor_x0 i0=$abc$30656$new_n7578 i1=$abc$30656$new_n7580 i2=$abc$30656$new_n7582 nq=$abc$30656$new_n7583
.subckt and2_x1 i0=$abc$30656$new_n7583 i1=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n7584
.subckt or21nand_x0 i0=$abc$30656$new_n7584 i1=$abc$30656$new_n7577 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7585
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][25] i1=cpuregs[4][25] q=$abc$30656$new_n7586
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][25] i1=cpuregs[5][25] q=$abc$30656$new_n7587
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7587 i1=$abc$30656$new_n7586 q=$abc$30656$new_n7588
.subckt and2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3795 q=$abc$30656$new_n7589
.subckt or21nand_x0 i0=cpuregs[9][25] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7590
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][25] i1=cpuregs[12][25] q=$abc$30656$new_n7591
.subckt nand2_x0 i0=$abc$30656$new_n7591 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7592
.subckt or21nand_x0 i0=$abc$30656$new_n7589 i1=$abc$30656$new_n7590 i2=$abc$30656$new_n7592 nq=$abc$30656$new_n7593
.subckt mux2_x1 cmd=$abc$30656$new_n3871 i0=$abc$30656$new_n7593 i1=$abc$30656$new_n7588 q=$abc$30656$new_n7594
.subckt or2_x1 i0=$abc$30656$new_n7594 i1=$\cpuregs$rdreg[1]$q[4] q=$abc$30656$new_n7595
.subckt nand2_x0 i0=$abc$30656$new_n7595 i1=$abc$30656$new_n7585 nq=$abc$30656$new_n7596
.subckt nand2_x0 i0=$abc$30656$new_n7596 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7597
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][25] i1=cpuregs[30][25] q=$abc$30656$new_n7598
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[27][25] i1=cpuregs[31][25] q=$abc$30656$new_n7599
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7599 i1=$abc$30656$new_n7598 q=$abc$30656$new_n7600
.subckt or2_x1 i0=$abc$30656$new_n7600 i1=$abc$30656$new_n3871 q=$abc$30656$new_n7601
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][25] i1=cpuregs[22][25] q=$abc$30656$new_n7602
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][25] i1=cpuregs[23][25] q=$abc$30656$new_n7603
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7603 i1=$abc$30656$new_n7602 q=$abc$30656$new_n7604
.subckt or2_x1 i0=$abc$30656$new_n7604 i1=$\cpuregs$rdreg[1]$q[3] q=$abc$30656$new_n7605
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][25] i1=cpuregs[14][25] q=$abc$30656$new_n7606
.subckt and2_x1 i0=$abc$30656$new_n7606 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7607
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3796 nq=$abc$30656$new_n7608
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][25] q=$abc$30656$new_n7609
.subckt and2_x1 i0=$abc$30656$new_n7609 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7610
.subckt and21nor_x0 i0=$abc$30656$new_n7610 i1=$abc$30656$new_n7608 i2=$abc$30656$new_n7607 nq=$abc$30656$new_n7611
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][25] i1=cpuregs[6][25] q=$abc$30656$new_n7612
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][25] i1=cpuregs[7][25] q=$abc$30656$new_n7613
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7613 i1=$abc$30656$new_n7612 q=$abc$30656$new_n7614
.subckt nor2_x0 i0=$abc$30656$new_n7614 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7615
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[3] i1=$abc$30656$new_n7611 i2=$abc$30656$new_n7615 nq=$abc$30656$new_n7616
.subckt nand2_x0 i0=$abc$30656$new_n7616 i1=$abc$30656$new_n3872 nq=$abc$30656$new_n7617
.subckt nand3_x0 i0=$abc$30656$new_n7605 i1=$abc$30656$new_n7601 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7618
.subckt and2_x1 i0=$abc$30656$new_n7618 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7619
.subckt and21nor_x0 i0=$abc$30656$new_n7619 i1=$abc$30656$new_n7617 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7620
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3511 nq=$abc$30656$new_n7621
.subckt nand3_x0 i0=$abc$30656$new_n7621 i1=$abc$30656$new_n7409 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7622
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3501 nq=$abc$30656$new_n7623
.subckt nand3_x0 i0=$abc$30656$new_n7623 i1=$abc$30656$new_n7411 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7624
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[25] nq=$abc$30656$new_n7625
.subckt and3_x1 i0=$abc$30656$new_n7625 i1=$abc$30656$new_n7624 i2=$abc$30656$new_n7622 q=$abc$30656$new_n7626
.subckt nand4_x0 i0=$abc$30656$new_n7626 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n7627
.subckt and21nor_x0 i0=$abc$30656$new_n7597 i1=$abc$30656$new_n7620 i2=$abc$30656$new_n7627 nq=$abc$30656$new_n7628
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n7572 i2=$abc$30656$new_n7628 nq=$abc$30656$new_n7629
.subckt and2_x1 i0=$abc$30656$new_n7629 i1=$abc$30656$new_n7564 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27361
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3507 q=$abc$30656$new_n7631
.subckt nor2_x0 i0=decoded_imm[26] i1=reg_op1[26] nq=$abc$30656$new_n7632
.subckt or2_x1 i0=decoded_imm[26] i1=reg_op1[26] q=$abc$30656$new_n7633
.subckt and2_x1 i0=decoded_imm[26] i1=reg_op1[26] q=$abc$30656$new_n7634
.subckt nand2_x0 i0=decoded_imm[26] i1=reg_op1[26] nq=$abc$30656$new_n7635
.subckt xor2_x0 i0=decoded_imm[26] i1=reg_op1[26] q=$abc$30656$new_n7636
.subckt or21nand_x0 i0=$abc$30656$new_n7566 i1=$abc$30656$new_n7569 i2=$abc$30656$new_n7568 nq=$abc$30656$new_n7637
.subckt and21nor_x0 i0=$abc$30656$new_n7565 i1=$abc$30656$new_n7570 i2=$abc$30656$new_n7567 nq=$abc$30656$new_n7638
.subckt nexor2_x0 i0=$abc$30656$new_n7637 i1=$abc$30656$new_n7636 nq=$abc$30656$new_n7639
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][26] i1=cpuregs[14][26] q=$abc$30656$new_n7640
.subckt and2_x1 i0=$abc$30656$new_n7640 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7641
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][26] q=$abc$30656$new_n7642
.subckt and21nor_x0 i0=$abc$30656$new_n3804 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7643
.subckt and21nor_x0 i0=$abc$30656$new_n7643 i1=$abc$30656$new_n7642 i2=$abc$30656$new_n7641 nq=$abc$30656$new_n7644
.subckt and2_x1 i0=$abc$30656$new_n7644 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7645
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][26] nq=$abc$30656$new_n7646
.subckt or21nand_x0 i0=cpuregs[13][26] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7647
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][26] i1=cpuregs[12][26] q=$abc$30656$new_n7648
.subckt nand2_x0 i0=$abc$30656$new_n7648 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7649
.subckt or21nand_x0 i0=$abc$30656$new_n7646 i1=$abc$30656$new_n7647 i2=$abc$30656$new_n7649 nq=$abc$30656$new_n7650
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7650 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7651
.subckt nor2_x0 i0=$abc$30656$new_n7651 i1=$abc$30656$new_n7645 nq=$abc$30656$new_n7652
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][26] i1=cpuregs[28][26] q=$abc$30656$new_n7653
.subckt nand2_x0 i0=$abc$30656$new_n7653 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7654
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3806 nq=$abc$30656$new_n7655
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][26] q=$abc$30656$new_n7656
.subckt and2_x1 i0=$abc$30656$new_n7656 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7657
.subckt nand2_x0 i0=$abc$30656$new_n7657 i1=$abc$30656$new_n7655 nq=$abc$30656$new_n7658
.subckt nand3_x0 i0=$abc$30656$new_n7658 i1=$abc$30656$new_n7654 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7659
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3807 nq=$abc$30656$new_n7660
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][26] q=$abc$30656$new_n7661
.subckt and2_x1 i0=$abc$30656$new_n7661 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7662
.subckt nand2_x0 i0=$abc$30656$new_n7662 i1=$abc$30656$new_n7660 nq=$abc$30656$new_n7663
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][26] i1=cpuregs[30][26] q=$abc$30656$new_n7664
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7664 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7665
.subckt and21nor_x0 i0=$abc$30656$new_n7665 i1=$abc$30656$new_n7663 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7666
.subckt and2_x1 i0=$abc$30656$new_n7666 i1=$abc$30656$new_n7659 q=$abc$30656$new_n7667
.subckt or21nand_x0 i0=$abc$30656$new_n7667 i1=$abc$30656$new_n7652 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7668
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][26] i1=cpuregs[7][26] q=$abc$30656$new_n7669
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][26] i1=cpuregs[6][26] q=$abc$30656$new_n7670
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7670 i1=$abc$30656$new_n7669 q=$abc$30656$new_n7671
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][26] i1=cpuregs[5][26] q=$abc$30656$new_n7672
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][26] i1=cpuregs[4][26] q=$abc$30656$new_n7673
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n7673 i1=$abc$30656$new_n7672 q=$abc$30656$new_n7674
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=$abc$30656$new_n7674 i1=$abc$30656$new_n7671 q=$abc$30656$new_n7675
.subckt and2_x1 i0=$abc$30656$new_n7675 i1=$abc$30656$new_n3872 q=$abc$30656$new_n7676
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][26] i1=cpuregs[22][26] q=$abc$30656$new_n7677
.subckt and2_x1 i0=$abc$30656$new_n7677 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7678
.subckt or21nand_x0 i0=cpuregs[19][26] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7679
.subckt and21nor_x0 i0=$abc$30656$new_n3805 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7679 nq=$abc$30656$new_n7680
.subckt nor3_x0 i0=$abc$30656$new_n7680 i1=$abc$30656$new_n7678 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7681
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][26] i1=cpuregs[20][26] q=$abc$30656$new_n7682
.subckt nand2_x0 i0=$abc$30656$new_n7682 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7683
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][26] nq=$abc$30656$new_n7684
.subckt or21nand_x0 i0=cpuregs[21][26] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7685
.subckt or21nand_x0 i0=$abc$30656$new_n7685 i1=$abc$30656$new_n7684 i2=$abc$30656$new_n7683 nq=$abc$30656$new_n7686
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7686 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7687
.subckt nor2_x0 i0=$abc$30656$new_n7687 i1=$abc$30656$new_n7681 nq=$abc$30656$new_n7688
.subckt or21nand_x0 i0=$abc$30656$new_n7688 i1=$abc$30656$new_n7676 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7689
.subckt and21nor_x0 i0=$abc$30656$new_n7689 i1=$abc$30656$new_n7668 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7690
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3509 nq=$abc$30656$new_n7691
.subckt nand3_x0 i0=$abc$30656$new_n7691 i1=$abc$30656$new_n7484 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7692
.subckt nand2_x0 i0=$abc$30656$new_n5850 i1=$abc$30656$new_n3499 nq=$abc$30656$new_n7693
.subckt nand3_x0 i0=$abc$30656$new_n7693 i1=$abc$30656$new_n7482 i2=$abc$30656$new_n5559 nq=$abc$30656$new_n7694
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[26] nq=$abc$30656$new_n7695
.subckt and3_x1 i0=$abc$30656$new_n7695 i1=$abc$30656$new_n7694 i2=$abc$30656$new_n7692 q=$abc$30656$new_n7696
.subckt nand4_x0 i0=$abc$30656$new_n7696 i1=$abc$30656$new_n5858 i2=$abc$30656$new_n3970 i3=$abc$30656$new_n3964 nq=$abc$30656$new_n7697
.subckt or2_x1 i0=$abc$30656$new_n7697 i1=$abc$30656$new_n7690 q=$abc$30656$new_n7698
.subckt and21nor_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n7639 i2=$abc$30656$new_n7698 nq=$abc$30656$new_n7699
.subckt nor2_x0 i0=$abc$30656$new_n7699 i1=$abc$30656$new_n7631 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27363
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3505 nq=$abc$30656$new_n7701
.subckt and21nor_x0 i0=$abc$30656$new_n7633 i1=$abc$30656$new_n7638 i2=$abc$30656$new_n7634 nq=$abc$30656$new_n7702
.subckt or21nand_x0 i0=$abc$30656$new_n7632 i1=$abc$30656$new_n7637 i2=$abc$30656$new_n7635 nq=$abc$30656$new_n7703
.subckt nor2_x0 i0=decoded_imm[27] i1=reg_op1[27] nq=$abc$30656$new_n7704
.subckt or2_x1 i0=decoded_imm[27] i1=reg_op1[27] q=$abc$30656$new_n7705
.subckt and2_x1 i0=decoded_imm[27] i1=reg_op1[27] q=$abc$30656$new_n7706
.subckt nand2_x0 i0=decoded_imm[27] i1=reg_op1[27] nq=$abc$30656$new_n7707
.subckt xor2_x0 i0=decoded_imm[27] i1=reg_op1[27] q=$abc$30656$new_n7708
.subckt nexor2_x0 i0=$abc$30656$new_n7708 i1=$abc$30656$new_n7703 nq=$abc$30656$new_n7709
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[9][27] i1=cpuregs[11][27] q=$abc$30656$new_n7710
.subckt nand2_x0 i0=$abc$30656$new_n7710 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n7711
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[13][27] i1=cpuregs[15][27] q=$abc$30656$new_n7712
.subckt and21nor_x0 i0=$abc$30656$new_n7712 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7713
.subckt nand2_x0 i0=$abc$30656$new_n7713 i1=$abc$30656$new_n7711 nq=$abc$30656$new_n7714
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[8][27] i1=cpuregs[10][27] q=$abc$30656$new_n7715
.subckt nand2_x0 i0=$abc$30656$new_n7715 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n7716
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[1] i0=cpuregs[12][27] i1=cpuregs[14][27] q=$abc$30656$new_n7717
.subckt and21nor_x0 i0=$abc$30656$new_n7717 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7718
.subckt and21nor_x0 i0=$abc$30656$new_n7718 i1=$abc$30656$new_n7716 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7719
.subckt and2_x1 i0=$abc$30656$new_n7719 i1=$abc$30656$new_n7714 q=$abc$30656$new_n7720
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3815 nq=$abc$30656$new_n7721
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][27] q=$abc$30656$new_n7722
.subckt and2_x1 i0=$abc$30656$new_n7722 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7723
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][27] i1=cpuregs[28][27] q=$abc$30656$new_n7724
.subckt and2_x1 i0=$abc$30656$new_n7724 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7725
.subckt and21nor_x0 i0=$abc$30656$new_n7721 i1=$abc$30656$new_n7723 i2=$abc$30656$new_n7725 nq=$abc$30656$new_n7726
.subckt nand2_x0 i0=$abc$30656$new_n7726 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7727
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][27] i1=cpuregs[30][27] q=$abc$30656$new_n7728
.subckt and2_x1 i0=$abc$30656$new_n7728 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7729
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3816 nq=$abc$30656$new_n7730
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][27] q=$abc$30656$new_n7731
.subckt and2_x1 i0=$abc$30656$new_n7731 i1=$\cpuregs$rdreg[1]$q[0] q=$abc$30656$new_n7732
.subckt and21nor_x0 i0=$abc$30656$new_n7732 i1=$abc$30656$new_n7730 i2=$abc$30656$new_n7729 nq=$abc$30656$new_n7733
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7733 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7734
.subckt and2_x1 i0=$abc$30656$new_n7734 i1=$abc$30656$new_n7727 q=$abc$30656$new_n7735
.subckt or21nand_x0 i0=$abc$30656$new_n7735 i1=$abc$30656$new_n7720 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7736
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][27] nq=$abc$30656$new_n7737
.subckt or21nand_x0 i0=cpuregs[21][27] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7738
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][27] i1=cpuregs[20][27] q=$abc$30656$new_n7739
.subckt nand2_x0 i0=$abc$30656$new_n7739 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7740
.subckt or21nand_x0 i0=$abc$30656$new_n7737 i1=$abc$30656$new_n7738 i2=$abc$30656$new_n7740 nq=$abc$30656$new_n7741
.subckt or2_x1 i0=$abc$30656$new_n7741 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7742
.subckt or21nand_x0 i0=cpuregs[19][27] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7743
.subckt and21nor_x0 i0=$abc$30656$new_n3814 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7743 nq=$abc$30656$new_n7744
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][27] i1=cpuregs[22][27] q=$abc$30656$new_n7745
.subckt and2_x1 i0=$abc$30656$new_n7745 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7746
.subckt nor2_x0 i0=$abc$30656$new_n7746 i1=$abc$30656$new_n7744 nq=$abc$30656$new_n7747
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[1] i1=$abc$30656$new_n7747 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7748
.subckt and2_x1 i0=$abc$30656$new_n7748 i1=$abc$30656$new_n7742 q=$abc$30656$new_n7749
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[2][27] i1=cpuregs[3][27] q=$abc$30656$new_n7750
.subckt nand2_x0 i0=$abc$30656$new_n7750 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n7751
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[6][27] i1=cpuregs[7][27] q=$abc$30656$new_n7752
.subckt and21nor_x0 i0=$abc$30656$new_n7752 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7753
.subckt nand2_x0 i0=$abc$30656$new_n7753 i1=$abc$30656$new_n7751 nq=$abc$30656$new_n7754
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[0][27] i1=cpuregs[1][27] q=$abc$30656$new_n7755
.subckt nand2_x0 i0=$abc$30656$new_n7755 i1=$abc$30656$new_n3870 nq=$abc$30656$new_n7756
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=cpuregs[4][27] i1=cpuregs[5][27] q=$abc$30656$new_n7757
.subckt and21nor_x0 i0=$abc$30656$new_n7757 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7758
.subckt and21nor_x0 i0=$abc$30656$new_n7758 i1=$abc$30656$new_n7756 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7759
.subckt and2_x1 i0=$abc$30656$new_n7759 i1=$abc$30656$new_n7754 q=$abc$30656$new_n7760
.subckt or21nand_x0 i0=$abc$30656$new_n7760 i1=$abc$30656$new_n7749 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7761
.subckt and21nor_x0 i0=$abc$30656$new_n7761 i1=$abc$30656$new_n7736 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n7762
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=reg_op1[31] i1=reg_op1[23] q=$abc$30656$new_n7763
.subckt nand2_x0 i0=$abc$30656$new_n7763 i1=$abc$30656$new_n5559 nq=$abc$30656$new_n7764
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[27] nq=$abc$30656$new_n7765
.subckt nand2_x0 i0=$abc$30656$new_n5849 i1=$abc$30656$new_n3507 nq=$abc$30656$new_n7766
.subckt nand3_x0 i0=$abc$30656$new_n7766 i1=$abc$30656$new_n7552 i2=$abc$30656$new_n5919 nq=$abc$30656$new_n7767
.subckt and3_x1 i0=$abc$30656$new_n7767 i1=$abc$30656$new_n7765 i2=$abc$30656$new_n7764 q=$abc$30656$new_n7768
.subckt nand2_x0 i0=$abc$30656$new_n7768 i1=$abc$30656$new_n5859 nq=$abc$30656$new_n7769
.subckt nor2_x0 i0=$abc$30656$new_n7769 i1=$abc$30656$new_n7762 nq=$abc$30656$new_n7770
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n7709 i2=$abc$30656$new_n7770 nq=$abc$30656$new_n7771
.subckt and2_x1 i0=$abc$30656$new_n7771 i1=$abc$30656$new_n7701 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27365
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3503 q=$abc$30656$new_n7773
.subckt nor2_x0 i0=decoded_imm[28] i1=reg_op1[28] nq=$abc$30656$new_n7774
.subckt or2_x1 i0=decoded_imm[28] i1=reg_op1[28] q=$abc$30656$new_n7775
.subckt and2_x1 i0=decoded_imm[28] i1=reg_op1[28] q=$abc$30656$new_n7776
.subckt nand2_x0 i0=decoded_imm[28] i1=reg_op1[28] nq=$abc$30656$new_n7777
.subckt xor2_x0 i0=decoded_imm[28] i1=reg_op1[28] q=$abc$30656$new_n7778
.subckt or21nand_x0 i0=$abc$30656$new_n7703 i1=$abc$30656$new_n7706 i2=$abc$30656$new_n7705 nq=$abc$30656$new_n7779
.subckt and21nor_x0 i0=$abc$30656$new_n7702 i1=$abc$30656$new_n7707 i2=$abc$30656$new_n7704 nq=$abc$30656$new_n7780
.subckt nexor2_x0 i0=$abc$30656$new_n7779 i1=$abc$30656$new_n7778 nq=$abc$30656$new_n7781
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][28] nq=$abc$30656$new_n7782
.subckt or21nand_x0 i0=cpuregs[15][28] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7783
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][28] i1=cpuregs[14][28] q=$abc$30656$new_n7784
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7784 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7785
.subckt or21nand_x0 i0=$abc$30656$new_n7782 i1=$abc$30656$new_n7783 i2=$abc$30656$new_n7785 nq=$abc$30656$new_n7786
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][28] nq=$abc$30656$new_n7787
.subckt or21nand_x0 i0=cpuregs[13][28] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7788
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][28] i1=cpuregs[12][28] q=$abc$30656$new_n7789
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7789 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7790
.subckt or21nand_x0 i0=$abc$30656$new_n7787 i1=$abc$30656$new_n7788 i2=$abc$30656$new_n7790 nq=$abc$30656$new_n7791
.subckt nand3_x0 i0=$abc$30656$new_n7791 i1=$abc$30656$new_n7786 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7792
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][28] nq=$abc$30656$new_n7793
.subckt or21nand_x0 i0=cpuregs[31][28] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7794
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][28] i1=cpuregs[30][28] q=$abc$30656$new_n7795
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7795 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7796
.subckt or21nand_x0 i0=$abc$30656$new_n7793 i1=$abc$30656$new_n7794 i2=$abc$30656$new_n7796 nq=$abc$30656$new_n7797
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][28] nq=$abc$30656$new_n7798
.subckt or21nand_x0 i0=cpuregs[29][28] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7799
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][28] i1=cpuregs[28][28] q=$abc$30656$new_n7800
.subckt and21nor_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7800 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7801
.subckt or21nand_x0 i0=$abc$30656$new_n7798 i1=$abc$30656$new_n7799 i2=$abc$30656$new_n7801 nq=$abc$30656$new_n7802
.subckt nand3_x0 i0=$abc$30656$new_n7802 i1=$abc$30656$new_n7797 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7803
.subckt and21nor_x0 i0=$abc$30656$new_n7803 i1=$abc$30656$new_n7792 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7804
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][28] i1=cpuregs[6][28] q=$abc$30656$new_n7805
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][28] i1=cpuregs[7][28] q=$abc$30656$new_n7806
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][28] i1=cpuregs[4][28] q=$abc$30656$new_n7807
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][28] i1=cpuregs[5][28] q=$abc$30656$new_n7808
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][28] nq=$abc$30656$new_n7809
.subckt or21nand_x0 i0=cpuregs[21][28] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7810
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][28] i1=cpuregs[20][28] q=$abc$30656$new_n7811
.subckt nand2_x0 i0=$abc$30656$new_n7811 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7812
.subckt or21nand_x0 i0=cpuregs[19][28] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7813
.subckt and21nor_x0 i0=$abc$30656$new_n3822 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7813 nq=$abc$30656$new_n7814
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=$abc$30656$new_n3821 nq=$abc$30656$new_n7815
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[18][28] q=$abc$30656$new_n7816
.subckt and2_x1 i0=$abc$30656$new_n7816 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7817
.subckt and2_x1 i0=$abc$30656$new_n7817 i1=$abc$30656$new_n7815 q=$abc$30656$new_n7818
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n7808 i1=$abc$30656$new_n7807 q=$abc$30656$new_n7819
.subckt and2_x1 i0=$abc$30656$new_n7819 i1=$abc$30656$new_n3869 q=$abc$30656$new_n7820
.subckt nor2_x0 i0=$abc$30656$new_n7805 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7821
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7806 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7822
.subckt or21nand_x0 i0=$abc$30656$new_n7822 i1=$abc$30656$new_n7821 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7823
.subckt or2_x1 i0=$abc$30656$new_n7823 i1=$abc$30656$new_n7820 q=$abc$30656$new_n7824
.subckt or21nand_x0 i0=$abc$30656$new_n7818 i1=$abc$30656$new_n7814 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7825
.subckt or21nand_x0 i0=$abc$30656$new_n7809 i1=$abc$30656$new_n7810 i2=$abc$30656$new_n7812 nq=$abc$30656$new_n7826
.subckt and21nor_x0 i0=$abc$30656$new_n3869 i1=$abc$30656$new_n7826 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7827
.subckt and21nor_x0 i0=$abc$30656$new_n7827 i1=$abc$30656$new_n7825 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7828
.subckt and21nor_x0 i0=$abc$30656$new_n7828 i1=$abc$30656$new_n7824 i2=$abc$30656$new_n7804 nq=$abc$30656$new_n7829
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[28] nq=$abc$30656$new_n7830
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=$abc$30656$new_n3501 i1=$abc$30656$new_n3505 q=$abc$30656$new_n7831
.subckt nand2_x0 i0=$abc$30656$new_n7831 i1=$abc$30656$new_n4000 nq=$abc$30656$new_n7832
.subckt or21nand_x0 i0=instr_sra i1=instr_srai i2=reg_op1[31] nq=$abc$30656$new_n7833
.subckt or21nand_x0 i0=instr_sra i1=instr_srai i2=cpu_state[4] nq=$abc$30656$new_n7834
.subckt and21nor_x0 i0=$abc$30656$new_n7833 i1=$abc$30656$new_n5850 i2=$abc$30656$new_n3464 nq=$abc$30656$new_n7835
.subckt and2_x1 i0=$abc$30656$new_n7835 i1=$abc$30656$new_n7621 q=$abc$30656$new_n7836
.subckt or21nand_x0 i0=$abc$30656$new_n5919 i1=$abc$30656$new_n7836 i2=$abc$30656$new_n7832 nq=$abc$30656$new_n7837
.subckt and2_x1 i0=$abc$30656$new_n7837 i1=$abc$30656$new_n7830 q=$abc$30656$new_n7838
.subckt and2_x1 i0=$abc$30656$new_n7838 i1=$abc$30656$new_n5859 q=$abc$30656$new_n7839
.subckt or21nand_x0 i0=$abc$30656$new_n5867 i1=$abc$30656$new_n7829 i2=$abc$30656$new_n7839 nq=$abc$30656$new_n7840
.subckt and21nor_x0 i0=$abc$30656$new_n3968 i1=$abc$30656$new_n7781 i2=$abc$30656$new_n7840 nq=$abc$30656$new_n7841
.subckt nor2_x0 i0=$abc$30656$new_n7841 i1=$abc$30656$new_n7773 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27367
.subckt nand2_x0 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3501 nq=$abc$30656$new_n7843
.subckt and21nor_x0 i0=$abc$30656$new_n7775 i1=$abc$30656$new_n7780 i2=$abc$30656$new_n7776 nq=$abc$30656$new_n7844
.subckt or21nand_x0 i0=$abc$30656$new_n7774 i1=$abc$30656$new_n7779 i2=$abc$30656$new_n7777 nq=$abc$30656$new_n7845
.subckt nor2_x0 i0=decoded_imm[29] i1=reg_op1[29] nq=$abc$30656$new_n7846
.subckt or2_x1 i0=decoded_imm[29] i1=reg_op1[29] q=$abc$30656$new_n7847
.subckt and2_x1 i0=decoded_imm[29] i1=reg_op1[29] q=$abc$30656$new_n7848
.subckt nand2_x0 i0=decoded_imm[29] i1=reg_op1[29] nq=$abc$30656$new_n7849
.subckt xor2_x0 i0=decoded_imm[29] i1=reg_op1[29] q=$abc$30656$new_n7850
.subckt nexor2_x0 i0=$abc$30656$new_n7850 i1=$abc$30656$new_n7845 nq=$abc$30656$new_n7851
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][29] i1=cpuregs[20][29] q=$abc$30656$new_n7852
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[17][29] q=$abc$30656$new_n7853
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][29] i1=cpuregs[4][29] q=$abc$30656$new_n7854
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][29] q=$abc$30656$new_n7855
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[18][29] q=$abc$30656$new_n7856
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[19][29] q=$abc$30656$new_n7857
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[3][29] q=$abc$30656$new_n7858
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[2][29] q=$abc$30656$new_n7859
.subckt and21nor_x0 i0=$abc$30656$new_n3829 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7860
.subckt and2_x1 i0=$abc$30656$new_n7860 i1=$abc$30656$new_n7856 q=$abc$30656$new_n7861
.subckt and21nor_x0 i0=$abc$30656$new_n3830 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7862
.subckt and2_x1 i0=$abc$30656$new_n7862 i1=$abc$30656$new_n7857 q=$abc$30656$new_n7863
.subckt or21nand_x0 i0=$abc$30656$new_n7863 i1=$abc$30656$new_n7861 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7864
.subckt and21nor_x0 i0=$abc$30656$new_n3828 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7865
.subckt and2_x1 i0=$abc$30656$new_n7865 i1=$abc$30656$new_n7853 q=$abc$30656$new_n7866
.subckt and2_x1 i0=$abc$30656$new_n7852 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7867
.subckt or21nand_x0 i0=$abc$30656$new_n7867 i1=$abc$30656$new_n7866 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7868
.subckt nand3_x0 i0=$abc$30656$new_n7868 i1=$abc$30656$new_n7864 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7869
.subckt and21nor_x0 i0=$abc$30656$new_n3824 i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7870
.subckt and2_x1 i0=$abc$30656$new_n7870 i1=$abc$30656$new_n7859 q=$abc$30656$new_n7871
.subckt and21nor_x0 i0=$abc$30656$new_n3825 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7872
.subckt and2_x1 i0=$abc$30656$new_n7872 i1=$abc$30656$new_n7858 q=$abc$30656$new_n7873
.subckt or21nand_x0 i0=$abc$30656$new_n7873 i1=$abc$30656$new_n7871 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7874
.subckt and21nor_x0 i0=$abc$30656$new_n3823 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7875
.subckt and2_x1 i0=$abc$30656$new_n7875 i1=$abc$30656$new_n7855 q=$abc$30656$new_n7876
.subckt and2_x1 i0=$abc$30656$new_n7854 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7877
.subckt or21nand_x0 i0=$abc$30656$new_n7877 i1=$abc$30656$new_n7876 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7878
.subckt nand3_x0 i0=$abc$30656$new_n7878 i1=$abc$30656$new_n7874 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7879
.subckt and21nor_x0 i0=$abc$30656$new_n7879 i1=$abc$30656$new_n7869 i2=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n7880
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][29] i1=cpuregs[30][29] q=$abc$30656$new_n7881
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[27][29] q=$abc$30656$new_n7882
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][29] i1=cpuregs[28][29] q=$abc$30656$new_n7883
.subckt or2_x1 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[25][29] q=$abc$30656$new_n7884
.subckt and21nor_x0 i0=$abc$30656$new_n3832 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7885
.subckt and2_x1 i0=$abc$30656$new_n7885 i1=$abc$30656$new_n7882 q=$abc$30656$new_n7886
.subckt and2_x1 i0=$abc$30656$new_n7881 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7887
.subckt or21nand_x0 i0=$abc$30656$new_n7887 i1=$abc$30656$new_n7886 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7888
.subckt and21nor_x0 i0=$abc$30656$new_n3831 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7889
.subckt and2_x1 i0=$abc$30656$new_n7889 i1=$abc$30656$new_n7884 q=$abc$30656$new_n7890
.subckt and2_x1 i0=$abc$30656$new_n7883 i1=$abc$30656$new_n3868 q=$abc$30656$new_n7891
.subckt or21nand_x0 i0=$abc$30656$new_n7891 i1=$abc$30656$new_n7890 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7892
.subckt nand3_x0 i0=$abc$30656$new_n7892 i1=$abc$30656$new_n7888 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n7893
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[11][29] nq=$abc$30656$new_n7894
.subckt or21nand_x0 i0=cpuregs[15][29] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7895
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][29] i1=cpuregs[14][29] q=$abc$30656$new_n7896
.subckt nand2_x0 i0=$abc$30656$new_n7896 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7897
.subckt or21nand_x0 i0=$abc$30656$new_n7894 i1=$abc$30656$new_n7895 i2=$abc$30656$new_n7897 nq=$abc$30656$new_n7898
.subckt nand2_x0 i0=$abc$30656$new_n7898 i1=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7899
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[9][29] nq=$abc$30656$new_n7900
.subckt or21nand_x0 i0=cpuregs[13][29] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7901
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][29] i1=cpuregs[12][29] q=$abc$30656$new_n7902
.subckt nand2_x0 i0=$abc$30656$new_n7902 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7903
.subckt or21nand_x0 i0=$abc$30656$new_n7900 i1=$abc$30656$new_n7901 i2=$abc$30656$new_n7903 nq=$abc$30656$new_n7904
.subckt nand2_x0 i0=$abc$30656$new_n7904 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7905
.subckt nand3_x0 i0=$abc$30656$new_n7905 i1=$abc$30656$new_n7899 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n7906
.subckt and21nor_x0 i0=$abc$30656$new_n7906 i1=$abc$30656$new_n7893 i2=$abc$30656$new_n3871 nq=$abc$30656$new_n7907
.subckt or3_x1 i0=$abc$30656$new_n7907 i1=$abc$30656$new_n7880 i2=$abc$30656$new_n5867 q=$abc$30656$new_n7908
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=$abc$30656$new_n3499 i1=$abc$30656$new_n3503 q=$abc$30656$new_n7909
.subckt nand2_x0 i0=$abc$30656$new_n7909 i1=$abc$30656$new_n4000 nq=$abc$30656$new_n7910
.subckt and2_x1 i0=$abc$30656$new_n7835 i1=$abc$30656$new_n7691 q=$abc$30656$new_n7911
.subckt or21nand_x0 i0=$abc$30656$new_n5919 i1=$abc$30656$new_n7911 i2=$abc$30656$new_n7910 nq=$abc$30656$new_n7912
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[29] nq=$abc$30656$new_n7913
.subckt and2_x1 i0=$abc$30656$new_n7913 i1=$abc$30656$new_n7912 q=$abc$30656$new_n7914
.subckt and2_x1 i0=$abc$30656$new_n7914 i1=$abc$30656$new_n5859 q=$abc$30656$new_n7915
.subckt and2_x1 i0=$abc$30656$new_n7915 i1=$abc$30656$new_n7908 q=$abc$30656$new_n7916
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n7851 i2=$abc$30656$new_n7916 nq=$abc$30656$new_n7917
.subckt and2_x1 i0=$abc$30656$new_n7917 i1=$abc$30656$new_n7843 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27369
.subckt and2_x1 i0=$abc$30656$new_n5860 i1=$abc$30656$new_n3499 q=$abc$30656$new_n7919
.subckt and2_x1 i0=decoded_imm[30] i1=reg_op1[30] q=$abc$30656$new_n7920
.subckt or2_x1 i0=decoded_imm[30] i1=reg_op1[30] q=$abc$30656$new_n7921
.subckt xor2_x0 i0=decoded_imm[30] i1=reg_op1[30] q=$abc$30656$new_n7922
.subckt or21nand_x0 i0=$abc$30656$new_n7845 i1=$abc$30656$new_n7848 i2=$abc$30656$new_n7847 nq=$abc$30656$new_n7923
.subckt and21nor_x0 i0=$abc$30656$new_n7844 i1=$abc$30656$new_n7849 i2=$abc$30656$new_n7846 nq=$abc$30656$new_n7924
.subckt nexor2_x0 i0=$abc$30656$new_n7923 i1=$abc$30656$new_n7922 nq=$abc$30656$new_n7925
.subckt nand2_x0 i0=$abc$30656$new_n7925 i1=$abc$30656$new_n3968 nq=$abc$30656$new_n7926
.subckt nand2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[7][30] nq=$abc$30656$new_n7927
.subckt and21nor_x0 i0=cpuregs[3][30] i1=$abc$30656$new_n3870 i2=$abc$30656$new_n3868 nq=$abc$30656$new_n7928
.subckt nand2_x0 i0=$abc$30656$new_n7928 i1=$abc$30656$new_n7927 nq=$abc$30656$new_n7929
.subckt and21nor_x0 i0=cpuregs[6][30] i1=$\cpuregs$rdreg[1]$q[2] i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7930
.subckt or21nand_x0 i0=$abc$30656$new_n3833 i1=$\cpuregs$rdreg[1]$q[2] i2=$abc$30656$new_n7930 nq=$abc$30656$new_n7931
.subckt and2_x1 i0=$abc$30656$new_n7931 i1=$\cpuregs$rdreg[1]$q[1] q=$abc$30656$new_n7932
.subckt nand2_x0 i0=$abc$30656$new_n7932 i1=$abc$30656$new_n7929 nq=$abc$30656$new_n7933
.subckt nor2_x0 i0=$\cpuregs$rdreg[1]$q[2] i1=cpuregs[1][30] nq=$abc$30656$new_n7934
.subckt or21nand_x0 i0=cpuregs[5][30] i1=$abc$30656$new_n3870 i2=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7935
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][30] i1=cpuregs[4][30] q=$abc$30656$new_n7936
.subckt nand2_x0 i0=$abc$30656$new_n7936 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7937
.subckt or21nand_x0 i0=$abc$30656$new_n7934 i1=$abc$30656$new_n7935 i2=$abc$30656$new_n7937 nq=$abc$30656$new_n7938
.subckt nand2_x0 i0=$abc$30656$new_n7938 i1=$abc$30656$new_n3869 nq=$abc$30656$new_n7939
.subckt and2_x1 i0=$abc$30656$new_n7939 i1=$abc$30656$new_n7933 q=$abc$30656$new_n7940
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][30] i1=cpuregs[22][30] q=$abc$30656$new_n7941
.subckt nor2_x0 i0=$abc$30656$new_n7941 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7942
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][30] i1=cpuregs[23][30] q=$abc$30656$new_n7943
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7943 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7944
.subckt nor2_x0 i0=$abc$30656$new_n7944 i1=$abc$30656$new_n7942 nq=$abc$30656$new_n7945
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][30] i1=cpuregs[20][30] q=$abc$30656$new_n7946
.subckt nor2_x0 i0=$abc$30656$new_n7946 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7947
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][30] i1=cpuregs[21][30] q=$abc$30656$new_n7948
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7948 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7949
.subckt nor2_x0 i0=$abc$30656$new_n7949 i1=$abc$30656$new_n7947 nq=$abc$30656$new_n7950
.subckt nor2_x0 i0=$abc$30656$new_n7950 i1=$abc$30656$new_n7945 nq=$abc$30656$new_n7951
.subckt mux2_x1 cmd=$abc$30656$new_n3872 i0=$abc$30656$new_n7951 i1=$abc$30656$new_n7940 q=$abc$30656$new_n7952
.subckt and2_x1 i0=$abc$30656$new_n7952 i1=$abc$30656$new_n3871 q=$abc$30656$new_n7953
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][30] i1=cpuregs[30][30] q=$abc$30656$new_n7954
.subckt nor2_x0 i0=$abc$30656$new_n7954 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7955
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[27][30] i1=cpuregs[31][30] q=$abc$30656$new_n7956
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7956 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7957
.subckt nor2_x0 i0=$abc$30656$new_n7957 i1=$abc$30656$new_n7955 nq=$abc$30656$new_n7958
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][30] i1=cpuregs[28][30] q=$abc$30656$new_n7959
.subckt nor2_x0 i0=$abc$30656$new_n7959 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7960
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[25][30] i1=cpuregs[29][30] q=$abc$30656$new_n7961
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7961 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7962
.subckt nor2_x0 i0=$abc$30656$new_n7962 i1=$abc$30656$new_n7960 nq=$abc$30656$new_n7963
.subckt or2_x1 i0=$abc$30656$new_n7963 i1=$abc$30656$new_n7958 q=$abc$30656$new_n7964
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][30] i1=cpuregs[15][30] q=$abc$30656$new_n7965
.subckt nor2_x0 i0=$abc$30656$new_n7965 i1=$abc$30656$new_n3868 nq=$abc$30656$new_n7966
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][30] i1=cpuregs[14][30] q=$abc$30656$new_n7967
.subckt or21nand_x0 i0=$\cpuregs$rdreg[1]$q[0] i1=$abc$30656$new_n7967 i2=$\cpuregs$rdreg[1]$q[1] nq=$abc$30656$new_n7968
.subckt nor2_x0 i0=$abc$30656$new_n7968 i1=$abc$30656$new_n7966 nq=$abc$30656$new_n7969
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][30] i1=cpuregs[12][30] q=$abc$30656$new_n7970
.subckt nor2_x0 i0=$abc$30656$new_n7970 i1=$\cpuregs$rdreg[1]$q[0] nq=$abc$30656$new_n7971
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][30] i1=cpuregs[13][30] q=$abc$30656$new_n7972
.subckt or21nand_x0 i0=$abc$30656$new_n3868 i1=$abc$30656$new_n7972 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n7973
.subckt nor2_x0 i0=$abc$30656$new_n7973 i1=$abc$30656$new_n7971 nq=$abc$30656$new_n7974
.subckt or2_x1 i0=$abc$30656$new_n7974 i1=$abc$30656$new_n7969 q=$abc$30656$new_n7975
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[4] i0=$abc$30656$new_n7975 i1=$abc$30656$new_n7964 q=$abc$30656$new_n7976
.subckt or21nand_x0 i0=$abc$30656$new_n3871 i1=$abc$30656$new_n7976 i2=$abc$30656$new_n5866 nq=$abc$30656$new_n7977
.subckt or2_x1 i0=$abc$30656$new_n7977 i1=$abc$30656$new_n7953 q=$abc$30656$new_n7978
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[30] nq=$abc$30656$new_n7979
.subckt mux2_x1 cmd=$abc$30656$new_n5849 i0=$abc$30656$new_n3497 i1=$abc$30656$new_n3501 q=$abc$30656$new_n7980
.subckt nand2_x0 i0=$abc$30656$new_n7980 i1=$abc$30656$new_n4000 nq=$abc$30656$new_n7981
.subckt and2_x1 i0=$abc$30656$new_n7835 i1=$abc$30656$new_n7766 q=$abc$30656$new_n7982
.subckt or21nand_x0 i0=$abc$30656$new_n5919 i1=$abc$30656$new_n7982 i2=$abc$30656$new_n7981 nq=$abc$30656$new_n7983
.subckt and2_x1 i0=$abc$30656$new_n7983 i1=$abc$30656$new_n7979 q=$abc$30656$new_n7984
.subckt and2_x1 i0=$abc$30656$new_n7984 i1=$abc$30656$new_n5859 q=$abc$30656$new_n7985
.subckt and2_x1 i0=$abc$30656$new_n7985 i1=$abc$30656$new_n7978 q=$abc$30656$new_n7986
.subckt and21nor_x0 i0=$abc$30656$new_n7986 i1=$abc$30656$new_n7926 i2=$abc$30656$new_n7919 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27371
.subckt and2_x1 i0=latched_rd[4] i1=latched_rd[3] q=$abc$30656$new_n7988
.subckt and3_x1 i0=latched_rd[2] i1=latched_rd[4] i2=latched_rd[3] q=$abc$30656$new_n7989
.subckt nand3_x0 i0=latched_rd[2] i1=latched_rd[4] i2=latched_rd[3] nq=$abc$30656$new_n7990
.subckt and4_x1 i0=$abc$30656$new_n5673 i1=$abc$30656$new_n3978 i2=$abc$30656$new_n3400 i3=latched_rd[1] q=$abc$30656$new_n7991
.subckt nand4_x0 i0=$abc$30656$new_n5673 i1=$abc$30656$new_n3978 i2=$abc$30656$new_n3400 i3=latched_rd[1] nq=$abc$30656$new_n7992
.subckt and2_x1 i0=$abc$30656$new_n7991 i1=$abc$30656$new_n7989 q=$abc$30656$new_n7993
.subckt nand2_x0 i0=$abc$30656$new_n7991 i1=$abc$30656$new_n7989 nq=$abc$30656$new_n7994
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27373
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27375
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27377
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27379
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27381
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27383
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27385
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27387
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27389
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27391
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27393
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27395
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27397
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27399
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27401
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27403
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27405
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27407
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27409
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27411
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27413
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27415
.subckt or21nand_x0 i0=$abc$30656$new_n7992 i1=$abc$30656$new_n7990 i2=cpuregs[30][22] nq=$abc$30656$new_n8017
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n7994 i2=$abc$30656$new_n8017 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27417
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27419
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27421
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27423
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27425
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27427
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27429
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27431
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27433
.subckt mux2_x1 cmd=$abc$30656$new_n7993 i0=cpuregs[30][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27435
.subckt and3_x1 i0=latched_rd[2] i1=$abc$30656$new_n3402 i2=latched_rd[3] q=$abc$30656$new_n8028
.subckt nand3_x0 i0=latched_rd[2] i1=$abc$30656$new_n3402 i2=latched_rd[3] nq=$abc$30656$new_n8029
.subckt and4_x1 i0=$abc$30656$new_n5674 i1=$abc$30656$new_n5672 i2=$abc$30656$new_n5666 i3=latched_rd[2] q=$abc$30656$new_n8030
.subckt nand4_x0 i0=$abc$30656$new_n5674 i1=$abc$30656$new_n5672 i2=$abc$30656$new_n5666 i3=latched_rd[2] nq=$abc$30656$new_n8031
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27437
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27439
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27441
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27443
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27445
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27447
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27449
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27451
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27453
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27455
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27457
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27459
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27461
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27463
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27465
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27467
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27469
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27471
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27473
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27475
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27477
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27479
.subckt nand2_x0 i0=$abc$30656$new_n8031 i1=cpuregs[12][22] nq=$abc$30656$new_n8054
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8031 i2=$abc$30656$new_n8054 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27481
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27483
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27485
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27487
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27489
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27491
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27493
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27495
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27497
.subckt mux2_x1 cmd=$abc$30656$new_n8030 i0=cpuregs[12][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27499
.subckt and2_x1 i0=$abc$30656$new_n7991 i1=$abc$30656$new_n5670 q=$abc$30656$new_n8065
.subckt nand2_x0 i0=$abc$30656$new_n7991 i1=$abc$30656$new_n5670 nq=$abc$30656$new_n8066
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27501
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27503
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27505
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27507
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27509
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27511
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27513
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27515
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27517
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27519
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27521
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27523
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27525
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27527
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27529
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27531
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27533
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27535
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27537
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27539
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27541
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27543
.subckt or21nand_x0 i0=$abc$30656$new_n7992 i1=$abc$30656$new_n5671 i2=cpuregs[2][22] nq=$abc$30656$new_n8089
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8066 i2=$abc$30656$new_n8089 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27545
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27547
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27549
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27551
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27553
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27555
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27557
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27559
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27561
.subckt mux2_x1 cmd=$abc$30656$new_n8065 i0=cpuregs[2][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27563
.subckt nand4_x0 i0=$abc$30656$new_n5673 i1=$abc$30656$new_n3978 i2=latched_rd[0] i3=$abc$30656$new_n3399 nq=$abc$30656$new_n8100
.subckt nor2_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n8029 nq=$abc$30656$new_n8101
.subckt or2_x1 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n8029 q=$abc$30656$new_n8102
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27565
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27567
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27569
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27571
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27573
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27575
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27577
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27579
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27581
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27583
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27585
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27587
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27589
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27591
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27593
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27595
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27597
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27599
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27601
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27603
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27605
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27607
.subckt or21nand_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n8029 i2=cpuregs[13][22] nq=$abc$30656$new_n8125
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8102 i2=$abc$30656$new_n8125 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27609
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27611
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27613
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27615
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27617
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27619
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27621
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27623
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27625
.subckt mux2_x1 cmd=$abc$30656$new_n8101 i0=cpuregs[13][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27627
.subckt and4_x1 i0=$abc$30656$new_n7988 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=latched_rd[2] q=$abc$30656$new_n8136
.subckt nand4_x0 i0=$abc$30656$new_n7988 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=latched_rd[2] nq=$abc$30656$new_n8137
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27629
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27631
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27633
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27635
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27637
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27639
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27641
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27643
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27645
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27647
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27649
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27651
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27653
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27655
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27657
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27659
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27661
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27663
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27665
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27667
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27669
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27671
.subckt nand2_x0 i0=$abc$30656$new_n8137 i1=cpuregs[28][22] nq=$abc$30656$new_n8160
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8137 i2=$abc$30656$new_n8160 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27673
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27675
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27677
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27679
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27681
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27683
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27685
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27687
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27689
.subckt mux2_x1 cmd=$abc$30656$new_n8136 i0=cpuregs[28][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27691
.subckt nor2_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n5668 nq=$abc$30656$new_n8171
.subckt or2_x1 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n5668 q=$abc$30656$new_n8172
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27693
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27695
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27697
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27699
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27701
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27703
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27705
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27707
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27709
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27711
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27713
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27715
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27717
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27719
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27721
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27723
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27725
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27727
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27729
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27731
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27733
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27735
.subckt or21nand_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n5668 i2=cpuregs[9][22] nq=$abc$30656$new_n8195
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8172 i2=$abc$30656$new_n8195 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27737
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27739
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27741
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27743
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27745
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27747
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27749
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27751
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27753
.subckt mux2_x1 cmd=$abc$30656$new_n8171 i0=cpuregs[9][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27755
.subckt and2_x1 i0=$abc$30656$new_n7988 i1=$abc$30656$new_n3403 q=$abc$30656$new_n8206
.subckt nand2_x0 i0=$abc$30656$new_n7988 i1=$abc$30656$new_n3403 nq=$abc$30656$new_n8207
.subckt and2_x1 i0=$abc$30656$new_n8206 i1=$abc$30656$new_n5675 q=$abc$30656$new_n8208
.subckt nand2_x0 i0=$abc$30656$new_n8206 i1=$abc$30656$new_n5675 nq=$abc$30656$new_n8209
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27757
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27759
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27761
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27763
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27765
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27767
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27769
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27771
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27773
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27775
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27777
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27779
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27781
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27783
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27785
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27787
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27789
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27791
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27793
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27795
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27797
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27799
.subckt or21nand_x0 i0=$abc$30656$new_n8207 i1=$abc$30656$new_n5676 i2=cpuregs[27][22] nq=$abc$30656$new_n8232
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8209 i2=$abc$30656$new_n8232 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27801
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27803
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27805
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27807
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27809
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27811
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27813
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27815
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27817
.subckt mux2_x1 cmd=$abc$30656$new_n8208 i0=cpuregs[27][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27819
.subckt and2_x1 i0=$abc$30656$new_n8028 i1=$abc$30656$new_n7991 q=$abc$30656$new_n8243
.subckt nand2_x0 i0=$abc$30656$new_n8028 i1=$abc$30656$new_n7991 nq=$abc$30656$new_n8244
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27821
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27823
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27825
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27827
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27829
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27831
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27833
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27835
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27837
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27839
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27841
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27843
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27845
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27847
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27849
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27851
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27853
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27855
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27857
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27859
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27861
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27863
.subckt or21nand_x0 i0=$abc$30656$new_n8029 i1=$abc$30656$new_n7992 i2=cpuregs[14][22] nq=$abc$30656$new_n8267
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8244 i2=$abc$30656$new_n8267 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27865
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27867
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27869
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27871
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27873
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27875
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27877
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27879
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27881
.subckt mux2_x1 cmd=$abc$30656$new_n8243 i0=cpuregs[14][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27883
.subckt and2_x1 i0=$abc$30656$new_n8206 i1=$abc$30656$new_n7991 q=$abc$30656$new_n8278
.subckt nand2_x0 i0=$abc$30656$new_n8206 i1=$abc$30656$new_n7991 nq=$abc$30656$new_n8279
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27885
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27887
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27889
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27891
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27893
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27895
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27897
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27899
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27901
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27903
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27905
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27907
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27909
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27911
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27913
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27915
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27917
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27919
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27921
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27923
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27925
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27927
.subckt or21nand_x0 i0=$abc$30656$new_n8207 i1=$abc$30656$new_n7992 i2=cpuregs[26][22] nq=$abc$30656$new_n8302
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8279 i2=$abc$30656$new_n8302 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27929
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27931
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27933
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27935
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27937
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27939
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27941
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27943
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27945
.subckt mux2_x1 cmd=$abc$30656$new_n8278 i0=cpuregs[26][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27947
.subckt and2_x1 i0=$abc$30656$new_n8028 i1=$abc$30656$new_n5675 q=$abc$30656$new_n8313
.subckt nand2_x0 i0=$abc$30656$new_n8028 i1=$abc$30656$new_n5675 nq=$abc$30656$new_n8314
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27949
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27951
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27953
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27955
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27957
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27959
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27961
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27963
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27965
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27967
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27969
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27971
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27973
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27975
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27977
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27979
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27981
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27983
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27985
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27987
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27989
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27991
.subckt or21nand_x0 i0=$abc$30656$new_n8029 i1=$abc$30656$new_n5676 i2=cpuregs[15][22] nq=$abc$30656$new_n8337
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8314 i2=$abc$30656$new_n8337 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$27993
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27995
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27997
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$27999
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28001
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28003
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28005
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28007
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28009
.subckt mux2_x1 cmd=$abc$30656$new_n8313 i0=cpuregs[15][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28011
.subckt nor2_x0 i0=$abc$30656$new_n8207 i1=$abc$30656$new_n8100 nq=$abc$30656$new_n8348
.subckt or2_x1 i0=$abc$30656$new_n8207 i1=$abc$30656$new_n8100 q=$abc$30656$new_n8349
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28013
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28015
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28017
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28019
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28021
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28023
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28025
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28027
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28029
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28031
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28033
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28035
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28037
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28039
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28041
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28043
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28045
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28047
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28049
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28051
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28053
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28055
.subckt or21nand_x0 i0=$abc$30656$new_n8207 i1=$abc$30656$new_n8100 i2=cpuregs[25][22] nq=$abc$30656$new_n8372
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8349 i2=$abc$30656$new_n8372 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28057
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28059
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28061
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28063
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28065
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28067
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28069
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28071
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28073
.subckt mux2_x1 cmd=$abc$30656$new_n8348 i0=cpuregs[25][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28075
.subckt and2_x1 i0=latched_rd[4] i1=$abc$30656$new_n3401 q=$abc$30656$new_n8383
.subckt and3_x1 i0=$abc$30656$new_n3403 i1=latched_rd[4] i2=$abc$30656$new_n3401 q=$abc$30656$new_n8384
.subckt nand3_x0 i0=$abc$30656$new_n3403 i1=latched_rd[4] i2=$abc$30656$new_n3401 nq=$abc$30656$new_n8385
.subckt and4_x1 i0=$abc$30656$new_n8384 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=$abc$30656$new_n5671 q=$abc$30656$new_n8386
.subckt nand4_x0 i0=$abc$30656$new_n8384 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=$abc$30656$new_n5671 nq=$abc$30656$new_n8387
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28077
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28079
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28081
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28083
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28085
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28087
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28089
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28091
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28093
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28095
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28097
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28099
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28101
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28103
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28105
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28107
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28109
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28111
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28113
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28115
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28117
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28119
.subckt nand2_x0 i0=$abc$30656$new_n8387 i1=cpuregs[16][22] nq=$abc$30656$new_n8410
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8387 i2=$abc$30656$new_n8410 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28121
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28123
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28125
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28127
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28129
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28131
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28133
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28135
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28137
.subckt mux2_x1 cmd=$abc$30656$new_n8386 i0=cpuregs[16][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28139
.subckt and4_x1 i0=$abc$30656$new_n8206 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=$abc$30656$new_n5671 q=$abc$30656$new_n8421
.subckt nand4_x0 i0=$abc$30656$new_n8206 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=$abc$30656$new_n5671 nq=$abc$30656$new_n8422
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28141
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28143
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28145
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28147
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28149
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28151
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28153
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28155
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28157
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28159
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28161
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28163
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28165
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28167
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28169
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28171
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28173
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28175
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28177
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28179
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28181
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28183
.subckt nand2_x0 i0=$abc$30656$new_n8422 i1=cpuregs[24][22] nq=$abc$30656$new_n8445
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8422 i2=$abc$30656$new_n8445 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28185
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28187
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28189
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28191
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28193
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28195
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28197
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28199
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28201
.subckt mux2_x1 cmd=$abc$30656$new_n8421 i0=cpuregs[24][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28203
.subckt and3_x1 i0=latched_rd[2] i1=latched_rd[4] i2=$abc$30656$new_n3401 q=$abc$30656$new_n8456
.subckt nand3_x0 i0=latched_rd[2] i1=latched_rd[4] i2=$abc$30656$new_n3401 nq=$abc$30656$new_n8457
.subckt and4_x1 i0=$abc$30656$new_n8383 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=latched_rd[2] q=$abc$30656$new_n8458
.subckt nand4_x0 i0=$abc$30656$new_n8383 i1=$abc$30656$new_n5674 i2=$abc$30656$new_n5672 i3=latched_rd[2] nq=$abc$30656$new_n8459
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28205
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28207
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28209
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28211
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28213
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28215
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28217
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28219
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28221
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28223
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28225
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28227
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28229
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28231
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28233
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28235
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28237
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28239
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28241
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28243
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28245
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28247
.subckt nand2_x0 i0=$abc$30656$new_n8459 i1=cpuregs[20][22] nq=$abc$30656$new_n8482
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8459 i2=$abc$30656$new_n8482 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28249
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28251
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28253
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28255
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28257
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28259
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28261
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28263
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28265
.subckt mux2_x1 cmd=$abc$30656$new_n8458 i0=cpuregs[20][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28267
.subckt nor2_x0 i0=$abc$30656$new_n8385 i1=$abc$30656$new_n8100 nq=$abc$30656$new_n8493
.subckt or2_x1 i0=$abc$30656$new_n8385 i1=$abc$30656$new_n8100 q=$abc$30656$new_n8494
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28269
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28271
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28273
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28275
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28277
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28279
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28281
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28283
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28285
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28287
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28289
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28291
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28293
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28295
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28297
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28299
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28301
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28303
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28305
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28307
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28309
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28311
.subckt or21nand_x0 i0=$abc$30656$new_n8385 i1=$abc$30656$new_n8100 i2=cpuregs[17][22] nq=$abc$30656$new_n8517
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n8494 i2=$abc$30656$new_n8517 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28313
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28315
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28317
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28319
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28321
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28323
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28325
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28327
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28329
.subckt mux2_x1 cmd=$abc$30656$new_n8493 i0=cpuregs[17][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28331
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[25] i1=mem_rdata[25] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29807
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[5] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29807 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28335
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[26] i1=mem_rdata[26] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29809
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[6] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29809 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28337
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[27] i1=mem_rdata[27] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29811
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[7] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29811 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28339
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[28] i1=mem_rdata[28] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29813
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[8] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28341
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[29] i1=mem_rdata[29] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29815
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[9] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29815 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28343
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[30] i1=mem_rdata[30] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29817
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[10] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29817 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28345
.subckt or21nand_x0 i0=$abc$30656$new_n3952 i1=$abc$30656$new_n3930 i2=$abc$30656$new_n3564 nq=$abc$30656$new_n8540
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3563 i1=$abc$30656$new_n3575 q=$abc$30656$new_n8541
.subckt inv_x0 i=$abc$30656$new_n8541 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29781
.subckt nand3_x0 i0=$abc$30656$new_n8541 i1=$abc$30656$new_n3953 i2=$abc$30656$new_n3929 nq=$abc$30656$new_n8543
.subckt and2_x1 i0=$abc$30656$new_n8543 i1=$abc$30656$new_n8540 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28347
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3561 i1=$abc$30656$new_n3576 q=$abc$30656$new_n8545
.subckt inv_x0 i=$abc$30656$new_n8545 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[13] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28349
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3559 i1=$abc$30656$new_n3577 q=$abc$30656$new_n8548
.subckt inv_x0 i=$abc$30656$new_n8548 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[14] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28351
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[31] i1=mem_rdata[31] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29819
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[20] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29819 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28355
.subckt and3_x1 i0=decoder_trigger i1=count_instr[0] i2=cpu_state[1] q=$abc$30656$new_n8553
.subckt nand3_x0 i0=decoder_trigger i1=count_instr[0] i2=cpu_state[1] nq=$abc$30656$new_n8554
.subckt and21nor_x0 i0=cpu_state[1] i1=decoder_trigger i2=count_instr[0] nq=$abc$30656$new_n8555
.subckt nor3_x0 i0=$abc$30656$new_n8555 i1=$abc$30656$new_n8553 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28361
.subckt nand2_x0 i0=$abc$30656$new_n8554 i1=$abc$30656$new_n3395 nq=$abc$30656$new_n8557
.subckt and4_x1 i0=decoder_trigger i1=count_instr[0] i2=count_instr[1] i3=cpu_state[1] q=$abc$30656$new_n8558
.subckt nand4_x0 i0=decoder_trigger i1=count_instr[0] i2=count_instr[1] i3=cpu_state[1] nq=$abc$30656$new_n8559
.subckt and2_x1 i0=$abc$30656$new_n8559 i1=resetn q=$abc$30656$new_n8560
.subckt and2_x1 i0=$abc$30656$new_n8560 i1=$abc$30656$new_n8557 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28365
.subckt nand2_x0 i0=$abc$30656$new_n8558 i1=count_instr[2] nq=$abc$30656$new_n8562
.subckt and21nor_x0 i0=$abc$30656$new_n3394 i1=$abc$30656$new_n8559 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8563
.subckt and2_x1 i0=$abc$30656$new_n8563 i1=$abc$30656$new_n8562 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28369
.subckt and21nor_x0 i0=$abc$30656$new_n8558 i1=count_instr[2] i2=count_instr[3] nq=$abc$30656$new_n8565
.subckt and2_x1 i0=count_instr[2] i1=count_instr[3] q=$abc$30656$new_n8566
.subckt nand2_x0 i0=count_instr[2] i1=count_instr[3] nq=$abc$30656$new_n8567
.subckt or21nand_x0 i0=$abc$30656$new_n8567 i1=$abc$30656$new_n8559 i2=resetn nq=$abc$30656$new_n8568
.subckt nor2_x0 i0=$abc$30656$new_n8568 i1=$abc$30656$new_n8565 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28373
.subckt nand3_x0 i0=$abc$30656$new_n8566 i1=$abc$30656$new_n8558 i2=count_instr[4] nq=$abc$30656$new_n8570
.subckt or21nand_x0 i0=$abc$30656$new_n8567 i1=$abc$30656$new_n8559 i2=$abc$30656$new_n3393 nq=$abc$30656$new_n8571
.subckt and3_x1 i0=$abc$30656$new_n8571 i1=$abc$30656$new_n8570 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28377
.subckt and2_x1 i0=count_instr[4] i1=count_instr[5] q=$abc$30656$new_n8573
.subckt nand3_x0 i0=$abc$30656$new_n8573 i1=$abc$30656$new_n8566 i2=$abc$30656$new_n8558 nq=$abc$30656$new_n8574
.subckt and21nor_x0 i0=$abc$30656$new_n3392 i1=$abc$30656$new_n8570 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8575
.subckt and2_x1 i0=$abc$30656$new_n8575 i1=$abc$30656$new_n8574 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28381
.subckt and4_x1 i0=$abc$30656$new_n8573 i1=$abc$30656$new_n8566 i2=$abc$30656$new_n8558 i3=count_instr[6] q=$abc$30656$new_n8577
.subckt nand4_x0 i0=$abc$30656$new_n8573 i1=$abc$30656$new_n8566 i2=$abc$30656$new_n8558 i3=count_instr[6] nq=$abc$30656$new_n8578
.subckt and21nor_x0 i0=$abc$30656$new_n3391 i1=$abc$30656$new_n8574 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8579
.subckt and2_x1 i0=$abc$30656$new_n8579 i1=$abc$30656$new_n8578 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28385
.subckt and2_x1 i0=count_instr[6] i1=count_instr[7] q=$abc$30656$new_n8581
.subckt and4_x1 i0=count_instr[4] i1=count_instr[5] i2=count_instr[6] i3=count_instr[7] q=$abc$30656$new_n8582
.subckt and3_x1 i0=$abc$30656$new_n8582 i1=$abc$30656$new_n8566 i2=$abc$30656$new_n8558 q=$abc$30656$new_n8583
.subckt and21nor_x0 i0=$abc$30656$new_n3390 i1=$abc$30656$new_n8578 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8584
.subckt nand4_x0 i0=$abc$30656$new_n8581 i1=$abc$30656$new_n8573 i2=$abc$30656$new_n8566 i3=$abc$30656$new_n8558 nq=$abc$30656$new_n8585
.subckt and2_x1 i0=$abc$30656$new_n8585 i1=$abc$30656$new_n8584 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28389
.subckt and21nor_x0 i0=$abc$30656$new_n3389 i1=$abc$30656$new_n8585 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8587
.subckt and4_x1 i0=$abc$30656$new_n8582 i1=$abc$30656$new_n8566 i2=$abc$30656$new_n8558 i3=count_instr[8] q=$abc$30656$new_n8588
.subckt nand4_x0 i0=$abc$30656$new_n8582 i1=$abc$30656$new_n8566 i2=$abc$30656$new_n8558 i3=count_instr[8] nq=$abc$30656$new_n8589
.subckt and2_x1 i0=$abc$30656$new_n8589 i1=$abc$30656$new_n8587 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28393
.subckt and21nor_x0 i0=$abc$30656$new_n3388 i1=$abc$30656$new_n8589 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8591
.subckt nand2_x0 i0=$abc$30656$new_n8588 i1=count_instr[9] nq=$abc$30656$new_n8592
.subckt and4_x1 i0=$abc$30656$new_n8577 i1=count_instr[7] i2=count_instr[8] i3=count_instr[9] q=$abc$30656$new_n8593
.subckt and2_x1 i0=$abc$30656$new_n8592 i1=$abc$30656$new_n8591 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28397
.subckt or21nand_x0 i0=$abc$30656$new_n8589 i1=$abc$30656$new_n3388 i2=$abc$30656$new_n3387 nq=$abc$30656$new_n8595
.subckt and2_x1 i0=$abc$30656$new_n8595 i1=resetn q=$abc$30656$new_n8596
.subckt and3_x1 i0=$abc$30656$new_n8588 i1=count_instr[9] i2=count_instr[10] q=$abc$30656$new_n8597
.subckt nand2_x0 i0=$abc$30656$new_n8593 i1=count_instr[10] nq=$abc$30656$new_n8598
.subckt and2_x1 i0=$abc$30656$new_n8598 i1=$abc$30656$new_n8596 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28401
.subckt or2_x1 i0=$abc$30656$new_n8597 i1=count_instr[11] q=$abc$30656$new_n8600
.subckt and3_x1 i0=count_instr[8] i1=count_instr[9] i2=count_instr[11] q=$abc$30656$new_n8601
.subckt and4_x1 i0=count_instr[8] i1=count_instr[9] i2=count_instr[10] i3=count_instr[11] q=$abc$30656$new_n8602
.subckt and21nor_x0 i0=$abc$30656$new_n8602 i1=$abc$30656$new_n8583 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8603
.subckt and2_x1 i0=$abc$30656$new_n8603 i1=$abc$30656$new_n8600 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28405
.subckt and4_x1 i0=count_instr[0] i1=count_instr[1] i2=count_instr[2] i3=count_instr[3] q=$abc$30656$new_n8605
.subckt and3_x1 i0=$abc$30656$new_n8605 i1=$abc$30656$new_n8602 i2=$abc$30656$new_n8582 q=$abc$30656$new_n8606
.subckt nand4_x0 i0=$abc$30656$new_n8605 i1=$abc$30656$new_n8602 i2=$abc$30656$new_n8582 i3=$abc$30656$new_n4014 nq=$abc$30656$new_n8607
.subckt and2_x1 i0=$abc$30656$new_n8602 i1=count_instr[5] q=$abc$30656$new_n8608
.subckt and4_x1 i0=count_instr[1] i1=count_instr[3] i2=count_instr[6] i3=count_instr[7] q=$abc$30656$new_n8609
.subckt and2_x1 i0=count_instr[0] i1=count_instr[2] q=$abc$30656$new_n8610
.subckt and3_x1 i0=$abc$30656$new_n8610 i1=$abc$30656$new_n8609 i2=count_instr[4] q=$abc$30656$new_n8611
.subckt and3_x1 i0=count_instr[4] i1=count_instr[5] i2=count_instr[7] q=$abc$30656$new_n8612
.subckt and2_x1 i0=count_instr[0] i1=count_instr[10] q=$abc$30656$new_n8613
.subckt and4_x1 i0=count_instr[1] i1=count_instr[2] i2=count_instr[3] i3=count_instr[6] q=$abc$30656$new_n8614
.subckt nand4_x0 i0=$abc$30656$new_n8614 i1=$abc$30656$new_n8613 i2=$abc$30656$new_n8612 i3=$abc$30656$new_n8601 nq=$abc$30656$new_n8615
.subckt and21nor_x0 i0=$abc$30656$new_n3386 i1=$abc$30656$new_n8607 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8616
.subckt nand4_x0 i0=$abc$30656$new_n8611 i1=$abc$30656$new_n8608 i2=$abc$30656$new_n4014 i3=count_instr[12] nq=$abc$30656$new_n8617
.subckt and2_x1 i0=$abc$30656$new_n8617 i1=$abc$30656$new_n8616 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28409
.subckt or21nand_x0 i0=$abc$30656$new_n8607 i1=$abc$30656$new_n3386 i2=$abc$30656$new_n3385 nq=$abc$30656$new_n8619
.subckt nand2_x0 i0=count_instr[12] i1=count_instr[13] nq=$abc$30656$new_n8620
.subckt or2_x1 i0=$abc$30656$new_n8620 i1=$abc$30656$new_n8607 q=$abc$30656$new_n8621
.subckt and3_x1 i0=$abc$30656$new_n8621 i1=$abc$30656$new_n8619 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28413
.subckt or21nand_x0 i0=$abc$30656$new_n8620 i1=$abc$30656$new_n8607 i2=$abc$30656$new_n3384 nq=$abc$30656$new_n8623
.subckt or3_x1 i0=$abc$30656$new_n8620 i1=$abc$30656$new_n8607 i2=$abc$30656$new_n3384 q=$abc$30656$new_n8624
.subckt or4_x1 i0=$abc$30656$new_n8620 i1=$abc$30656$new_n8615 i2=$abc$30656$new_n4015 i3=$abc$30656$new_n3384 q=$abc$30656$new_n8625
.subckt and3_x1 i0=$abc$30656$new_n8624 i1=$abc$30656$new_n8623 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28417
.subckt and21nor_x0 i0=$abc$30656$new_n3383 i1=$abc$30656$new_n8624 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8627
.subckt or4_x1 i0=$abc$30656$new_n8620 i1=$abc$30656$new_n8607 i2=$abc$30656$new_n3384 i3=$abc$30656$new_n3383 q=$abc$30656$new_n8628
.subckt and2_x1 i0=$abc$30656$new_n8628 i1=$abc$30656$new_n8627 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28421
.subckt or21nand_x0 i0=$abc$30656$new_n8624 i1=$abc$30656$new_n3383 i2=$abc$30656$new_n3382 nq=$abc$30656$new_n8630
.subckt or3_x1 i0=$abc$30656$new_n8625 i1=$abc$30656$new_n3383 i2=$abc$30656$new_n3382 q=$abc$30656$new_n8631
.subckt and3_x1 i0=$abc$30656$new_n8631 i1=$abc$30656$new_n8630 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28425
.subckt and4_x1 i0=count_instr[14] i1=count_instr[15] i2=count_instr[16] i3=count_instr[17] q=$abc$30656$new_n8633
.subckt nand4_x0 i0=count_instr[14] i1=count_instr[15] i2=count_instr[16] i3=count_instr[17] nq=$abc$30656$new_n8634
.subckt nor3_x0 i0=$abc$30656$new_n8634 i1=$abc$30656$new_n8620 i2=$abc$30656$new_n8607 nq=$abc$30656$new_n8635
.subckt or3_x1 i0=$abc$30656$new_n8634 i1=$abc$30656$new_n8620 i2=$abc$30656$new_n8607 q=$abc$30656$new_n8636
.subckt nand2_x0 i0=$abc$30656$new_n8636 i1=resetn nq=$abc$30656$new_n8637
.subckt and21nor_x0 i0=$abc$30656$new_n3381 i1=$abc$30656$new_n8631 i2=$abc$30656$new_n8637 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28429
.subckt and21nor_x0 i0=$abc$30656$new_n3380 i1=$abc$30656$new_n8636 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8639
.subckt or4_x1 i0=$abc$30656$new_n8634 i1=$abc$30656$new_n8620 i2=$abc$30656$new_n8607 i3=$abc$30656$new_n3380 q=$abc$30656$new_n8640
.subckt and2_x1 i0=$abc$30656$new_n8640 i1=$abc$30656$new_n8639 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28433
.subckt or21nand_x0 i0=$abc$30656$new_n8636 i1=$abc$30656$new_n3380 i2=$abc$30656$new_n3379 nq=$abc$30656$new_n8642
.subckt nand3_x0 i0=$abc$30656$new_n8635 i1=count_instr[18] i2=count_instr[19] nq=$abc$30656$new_n8643
.subckt and3_x1 i0=$abc$30656$new_n8643 i1=$abc$30656$new_n8642 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28437
.subckt and4_x1 i0=count_instr[12] i1=count_instr[13] i2=count_instr[18] i3=count_instr[19] q=$abc$30656$new_n8645
.subckt and2_x1 i0=$abc$30656$new_n8645 i1=$abc$30656$new_n8633 q=$abc$30656$new_n8646
.subckt nand2_x0 i0=$abc$30656$new_n8645 i1=$abc$30656$new_n8633 nq=$abc$30656$new_n8647
.subckt and4_x1 i0=$abc$30656$new_n8646 i1=$abc$30656$new_n8611 i2=$abc$30656$new_n8608 i3=$abc$30656$new_n4014 q=$abc$30656$new_n8648
.subckt nand4_x0 i0=$abc$30656$new_n8646 i1=$abc$30656$new_n8611 i2=$abc$30656$new_n8608 i3=$abc$30656$new_n4014 nq=$abc$30656$new_n8649
.subckt nor3_x0 i0=$abc$30656$new_n8647 i1=$abc$30656$new_n8615 i2=$abc$30656$new_n4015 nq=$abc$30656$new_n8650
.subckt and21nor_x0 i0=$abc$30656$new_n3378 i1=$abc$30656$new_n8649 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8651
.subckt or4_x1 i0=$abc$30656$new_n8647 i1=$abc$30656$new_n8615 i2=$abc$30656$new_n4015 i3=$abc$30656$new_n3378 q=$abc$30656$new_n8652
.subckt and2_x1 i0=$abc$30656$new_n8652 i1=$abc$30656$new_n8651 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28441
.subckt or21nand_x0 i0=$abc$30656$new_n8649 i1=$abc$30656$new_n3378 i2=$abc$30656$new_n3377 nq=$abc$30656$new_n8654
.subckt and2_x1 i0=count_instr[20] i1=count_instr[21] q=$abc$30656$new_n8655
.subckt nand2_x0 i0=count_instr[20] i1=count_instr[21] nq=$abc$30656$new_n8656
.subckt and4_x1 i0=$abc$30656$new_n8655 i1=$abc$30656$new_n8635 i2=count_instr[18] i3=count_instr[19] q=$abc$30656$new_n8657
.subckt nand4_x0 i0=$abc$30656$new_n8655 i1=$abc$30656$new_n8635 i2=count_instr[18] i3=count_instr[19] nq=$abc$30656$new_n8658
.subckt and3_x1 i0=$abc$30656$new_n8658 i1=$abc$30656$new_n8654 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28445
.subckt or21nand_x0 i0=$abc$30656$new_n8656 i1=$abc$30656$new_n8649 i2=$abc$30656$new_n3376 nq=$abc$30656$new_n8660
.subckt nand4_x0 i0=$abc$30656$new_n8650 i1=count_instr[20] i2=count_instr[21] i3=count_instr[22] nq=$abc$30656$new_n8661
.subckt and3_x1 i0=$abc$30656$new_n8661 i1=$abc$30656$new_n8660 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28449
.subckt and21nor_x0 i0=$abc$30656$new_n3375 i1=$abc$30656$new_n8661 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8663
.subckt and4_x1 i0=$abc$30656$new_n8655 i1=$abc$30656$new_n8648 i2=count_instr[22] i3=count_instr[23] q=$abc$30656$new_n8664
.subckt nand4_x0 i0=$abc$30656$new_n8655 i1=$abc$30656$new_n8648 i2=count_instr[22] i3=count_instr[23] nq=$abc$30656$new_n8665
.subckt and2_x1 i0=$abc$30656$new_n8665 i1=$abc$30656$new_n8663 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28453
.subckt and3_x1 i0=count_instr[20] i1=count_instr[21] i2=count_instr[23] q=$abc$30656$new_n8667
.subckt and4_x1 i0=count_instr[20] i1=count_instr[21] i2=count_instr[22] i3=count_instr[23] q=$abc$30656$new_n8668
.subckt nand4_x0 i0=count_instr[20] i1=count_instr[21] i2=count_instr[22] i3=count_instr[23] nq=$abc$30656$new_n8669
.subckt nor4_x0 i0=$abc$30656$new_n8669 i1=$abc$30656$new_n8647 i2=$abc$30656$new_n8615 i3=$abc$30656$new_n4015 nq=$abc$30656$new_n8670
.subckt or4_x1 i0=$abc$30656$new_n8669 i1=$abc$30656$new_n8647 i2=$abc$30656$new_n8615 i3=$abc$30656$new_n4015 q=$abc$30656$new_n8671
.subckt and21nor_x0 i0=$abc$30656$new_n3374 i1=$abc$30656$new_n8671 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8672
.subckt nand2_x0 i0=$abc$30656$new_n8670 i1=count_instr[24] nq=$abc$30656$new_n8673
.subckt and2_x1 i0=$abc$30656$new_n8673 i1=$abc$30656$new_n8672 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28457
.subckt and21nor_x0 i0=$abc$30656$new_n8670 i1=count_instr[24] i2=count_instr[25] nq=$abc$30656$new_n8675
.subckt and4_x1 i0=count_instr[22] i1=count_instr[23] i2=count_instr[24] i3=count_instr[25] q=$abc$30656$new_n8676
.subckt and3_x1 i0=$abc$30656$new_n8670 i1=count_instr[24] i2=count_instr[25] q=$abc$30656$new_n8677
.subckt nor3_x0 i0=$abc$30656$new_n8677 i1=$abc$30656$new_n8675 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28461
.subckt or21nand_x0 i0=count_instr[26] i1=$abc$30656$new_n8677 i2=resetn nq=$abc$30656$new_n8679
.subckt and4_x1 i0=$abc$30656$new_n8664 i1=count_instr[24] i2=count_instr[25] i3=count_instr[26] q=$abc$30656$new_n8680
.subckt and2_x1 i0=count_instr[25] i1=count_instr[26] q=$abc$30656$new_n8681
.subckt and3_x1 i0=$abc$30656$new_n8681 i1=$abc$30656$new_n8670 i2=count_instr[24] q=$abc$30656$new_n8682
.subckt nor2_x0 i0=$abc$30656$new_n8680 i1=$abc$30656$new_n8679 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28465
.subckt and2_x1 i0=count_instr[26] i1=count_instr[27] q=$abc$30656$new_n8684
.subckt or21nand_x0 i0=count_instr[27] i1=$abc$30656$new_n8682 i2=resetn nq=$abc$30656$new_n8685
.subckt and3_x1 i0=count_instr[25] i1=count_instr[26] i2=count_instr[27] q=$abc$30656$new_n8686
.subckt and3_x1 i0=$abc$30656$new_n8686 i1=$abc$30656$new_n8670 i2=count_instr[24] q=$abc$30656$new_n8687
.subckt nand3_x0 i0=$abc$30656$new_n8686 i1=$abc$30656$new_n8670 i2=count_instr[24] nq=$abc$30656$new_n8688
.subckt nor2_x0 i0=$abc$30656$new_n8687 i1=$abc$30656$new_n8685 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28469
.subckt and21nor_x0 i0=$abc$30656$new_n3373 i1=$abc$30656$new_n8688 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8690
.subckt nand4_x0 i0=$abc$30656$new_n8684 i1=$abc$30656$new_n8676 i2=$abc$30656$new_n8657 i3=count_instr[28] nq=$abc$30656$new_n8691
.subckt and4_x1 i0=$abc$30656$new_n8686 i1=$abc$30656$new_n8670 i2=count_instr[24] i3=count_instr[28] q=$abc$30656$new_n8692
.subckt nand4_x0 i0=$abc$30656$new_n8686 i1=$abc$30656$new_n8670 i2=count_instr[24] i3=count_instr[28] nq=$abc$30656$new_n8693
.subckt and2_x1 i0=$abc$30656$new_n8691 i1=$abc$30656$new_n8690 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28473
.subckt and21nor_x0 i0=$abc$30656$new_n3372 i1=$abc$30656$new_n8693 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8695
.subckt and2_x1 i0=count_instr[28] i1=count_instr[29] q=$abc$30656$new_n8696
.subckt nand2_x0 i0=$abc$30656$new_n8692 i1=count_instr[29] nq=$abc$30656$new_n8697
.subckt and2_x1 i0=$abc$30656$new_n8697 i1=$abc$30656$new_n8695 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28477
.subckt or21nand_x0 i0=$abc$30656$new_n8693 i1=$abc$30656$new_n3372 i2=$abc$30656$new_n3371 nq=$abc$30656$new_n8699
.subckt and3_x1 i0=$abc$30656$new_n8692 i1=count_instr[29] i2=count_instr[30] q=$abc$30656$new_n8700
.subckt nand3_x0 i0=$abc$30656$new_n8692 i1=count_instr[29] i2=count_instr[30] nq=$abc$30656$new_n8701
.subckt and3_x1 i0=$abc$30656$new_n8701 i1=$abc$30656$new_n8699 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28481
.subckt or21nand_x0 i0=count_instr[31] i1=$abc$30656$new_n8700 i2=resetn nq=$abc$30656$new_n8703
.subckt and4_x1 i0=$abc$30656$new_n8692 i1=count_instr[29] i2=count_instr[30] i3=count_instr[31] q=$abc$30656$new_n8704
.subckt nor2_x0 i0=$abc$30656$new_n8704 i1=$abc$30656$new_n8703 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28485
.subckt and4_x1 i0=count_instr[28] i1=count_instr[29] i2=count_instr[30] i3=count_instr[31] q=$abc$30656$new_n8706
.subckt and4_x1 i0=count_instr[20] i1=count_instr[21] i2=count_instr[26] i3=count_instr[27] q=$abc$30656$new_n8707
.subckt and3_x1 i0=$abc$30656$new_n8707 i1=$abc$30656$new_n8706 i2=$abc$30656$new_n8676 q=$abc$30656$new_n8708
.subckt and4_x1 i0=$abc$30656$new_n8708 i1=$abc$30656$new_n8635 i2=count_instr[18] i3=count_instr[19] q=$abc$30656$new_n8709
.subckt and3_x1 i0=count_instr[24] i1=count_instr[30] i2=count_instr[31] q=$abc$30656$new_n8710
.subckt and4_x1 i0=count_instr[22] i1=count_instr[25] i2=count_instr[26] i3=count_instr[27] q=$abc$30656$new_n8711
.subckt and4_x1 i0=$abc$30656$new_n8711 i1=$abc$30656$new_n8710 i2=$abc$30656$new_n8696 i3=$abc$30656$new_n8667 q=$abc$30656$new_n8712
.subckt and4_x1 i0=count_instr[25] i1=count_instr[26] i2=count_instr[27] i3=count_instr[30] q=$abc$30656$new_n8713
.subckt nand2_x0 i0=$abc$30656$new_n8713 i1=count_instr[24] nq=$abc$30656$new_n8714
.subckt and3_x1 i0=count_instr[28] i1=count_instr[29] i2=count_instr[31] q=$abc$30656$new_n8715
.subckt nand4_x0 i0=$abc$30656$new_n8715 i1=$abc$30656$new_n8668 i2=$abc$30656$new_n8645 i3=$abc$30656$new_n8633 nq=$abc$30656$new_n8716
.subckt or4_x1 i0=$abc$30656$new_n8716 i1=$abc$30656$new_n8714 i2=$abc$30656$new_n8615 i3=$abc$30656$new_n4015 q=$abc$30656$new_n8717
.subckt nand2_x0 i0=$abc$30656$new_n8717 i1=$abc$30656$new_n3370 nq=$abc$30656$new_n8718
.subckt nand3_x0 i0=$abc$30656$new_n8712 i1=$abc$30656$new_n8648 i2=count_instr[32] nq=$abc$30656$new_n8719
.subckt and3_x1 i0=$abc$30656$new_n8719 i1=$abc$30656$new_n8718 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28489
.subckt and2_x1 i0=count_instr[32] i1=count_instr[33] q=$abc$30656$new_n8721
.subckt nand2_x0 i0=count_instr[32] i1=count_instr[33] nq=$abc$30656$new_n8722
.subckt and21nor_x0 i0=$abc$30656$new_n3369 i1=$abc$30656$new_n8719 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8723
.subckt and4_x1 i0=$abc$30656$new_n8712 i1=$abc$30656$new_n8648 i2=count_instr[32] i3=count_instr[33] q=$abc$30656$new_n8724
.subckt nand4_x0 i0=$abc$30656$new_n8712 i1=$abc$30656$new_n8648 i2=count_instr[32] i3=count_instr[33] nq=$abc$30656$new_n8725
.subckt and2_x1 i0=$abc$30656$new_n8725 i1=$abc$30656$new_n8723 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28493
.subckt or21nand_x0 i0=$abc$30656$new_n8722 i1=$abc$30656$new_n8717 i2=$abc$30656$new_n3368 nq=$abc$30656$new_n8727
.subckt or3_x1 i0=$abc$30656$new_n8722 i1=$abc$30656$new_n8717 i2=$abc$30656$new_n3368 q=$abc$30656$new_n8728
.subckt and3_x1 i0=$abc$30656$new_n8728 i1=$abc$30656$new_n8727 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28497
.subckt and21nor_x0 i0=$abc$30656$new_n3367 i1=$abc$30656$new_n8728 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8730
.subckt nand4_x0 i0=$abc$30656$new_n8721 i1=$abc$30656$new_n8709 i2=count_instr[34] i3=count_instr[35] nq=$abc$30656$new_n8731
.subckt and2_x1 i0=$abc$30656$new_n8731 i1=$abc$30656$new_n8730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28501
.subckt or21nand_x0 i0=$abc$30656$new_n8728 i1=$abc$30656$new_n3367 i2=$abc$30656$new_n3366 nq=$abc$30656$new_n8733
.subckt or3_x1 i0=$abc$30656$new_n8728 i1=$abc$30656$new_n3367 i2=$abc$30656$new_n3366 q=$abc$30656$new_n8734
.subckt and3_x1 i0=$abc$30656$new_n8734 i1=$abc$30656$new_n8733 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28505
.subckt and4_x1 i0=count_instr[34] i1=count_instr[35] i2=count_instr[36] i3=count_instr[37] q=$abc$30656$new_n8736
.subckt and21nor_x0 i0=$abc$30656$new_n3365 i1=$abc$30656$new_n8734 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8737
.subckt or4_x1 i0=$abc$30656$new_n8728 i1=$abc$30656$new_n3367 i2=$abc$30656$new_n3366 i3=$abc$30656$new_n3365 q=$abc$30656$new_n8738
.subckt and2_x1 i0=$abc$30656$new_n8738 i1=$abc$30656$new_n8737 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28509
.subckt and21nor_x0 i0=$abc$30656$new_n8736 i1=$abc$30656$new_n8724 i2=count_instr[38] nq=$abc$30656$new_n8740
.subckt and4_x1 i0=$abc$30656$new_n8736 i1=$abc$30656$new_n8721 i2=$abc$30656$new_n8709 i3=count_instr[38] q=$abc$30656$new_n8741
.subckt and3_x1 i0=$abc$30656$new_n8736 i1=$abc$30656$new_n8724 i2=count_instr[38] q=$abc$30656$new_n8742
.subckt nor3_x0 i0=$abc$30656$new_n8742 i1=$abc$30656$new_n8740 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28513
.subckt or2_x1 i0=$abc$30656$new_n8742 i1=count_instr[39] q=$abc$30656$new_n8744
.subckt nand2_x0 i0=$abc$30656$new_n8741 i1=count_instr[39] nq=$abc$30656$new_n8745
.subckt and3_x1 i0=$abc$30656$new_n8745 i1=$abc$30656$new_n8744 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28517
.subckt and4_x1 i0=count_instr[32] i1=count_instr[33] i2=count_instr[38] i3=count_instr[39] q=$abc$30656$new_n8747
.subckt and2_x1 i0=$abc$30656$new_n8747 i1=$abc$30656$new_n8736 q=$abc$30656$new_n8748
.subckt nand2_x0 i0=$abc$30656$new_n8747 i1=$abc$30656$new_n8736 nq=$abc$30656$new_n8749
.subckt nor2_x0 i0=$abc$30656$new_n8749 i1=$abc$30656$new_n8717 nq=$abc$30656$new_n8750
.subckt or2_x1 i0=$abc$30656$new_n8749 i1=$abc$30656$new_n8717 q=$abc$30656$new_n8751
.subckt and21nor_x0 i0=$abc$30656$new_n3364 i1=$abc$30656$new_n8751 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8752
.subckt nand4_x0 i0=$abc$30656$new_n8748 i1=$abc$30656$new_n8712 i2=$abc$30656$new_n8648 i3=count_instr[40] nq=$abc$30656$new_n8753
.subckt or3_x1 i0=$abc$30656$new_n8749 i1=$abc$30656$new_n8717 i2=$abc$30656$new_n3364 q=$abc$30656$new_n8754
.subckt and2_x1 i0=$abc$30656$new_n8754 i1=$abc$30656$new_n8752 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28521
.subckt nand2_x0 i0=$abc$30656$new_n8753 i1=$abc$30656$new_n3363 nq=$abc$30656$new_n8756
.subckt and2_x1 i0=count_instr[40] i1=count_instr[41] q=$abc$30656$new_n8757
.subckt and4_x1 i0=$abc$30656$new_n8757 i1=$abc$30656$new_n8748 i2=$abc$30656$new_n8712 i3=$abc$30656$new_n8648 q=$abc$30656$new_n8758
.subckt nand4_x0 i0=$abc$30656$new_n8757 i1=$abc$30656$new_n8748 i2=$abc$30656$new_n8712 i3=$abc$30656$new_n8648 nq=$abc$30656$new_n8759
.subckt or4_x1 i0=$abc$30656$new_n8749 i1=$abc$30656$new_n8717 i2=$abc$30656$new_n3364 i3=$abc$30656$new_n3363 q=$abc$30656$new_n8760
.subckt and3_x1 i0=$abc$30656$new_n8760 i1=$abc$30656$new_n8756 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28525
.subckt and21nor_x0 i0=$abc$30656$new_n3362 i1=$abc$30656$new_n8759 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8762
.subckt nand4_x0 i0=$abc$30656$new_n8750 i1=count_instr[40] i2=count_instr[41] i3=count_instr[42] nq=$abc$30656$new_n8763
.subckt and2_x1 i0=$abc$30656$new_n8763 i1=$abc$30656$new_n8762 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28529
.subckt or21nand_x0 i0=$abc$30656$new_n8759 i1=$abc$30656$new_n3362 i2=$abc$30656$new_n3361 nq=$abc$30656$new_n8765
.subckt and4_x1 i0=count_instr[40] i1=count_instr[41] i2=count_instr[42] i3=count_instr[43] q=$abc$30656$new_n8766
.subckt nand4_x0 i0=count_instr[40] i1=count_instr[41] i2=count_instr[42] i3=count_instr[43] nq=$abc$30656$new_n8767
.subckt nand3_x0 i0=$abc$30656$new_n8758 i1=count_instr[42] i2=count_instr[43] nq=$abc$30656$new_n8768
.subckt and3_x1 i0=$abc$30656$new_n8768 i1=$abc$30656$new_n8765 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28533
.subckt or3_x1 i0=$abc$30656$new_n8767 i1=$abc$30656$new_n8749 i2=$abc$30656$new_n8717 q=$abc$30656$new_n8770
.subckt and21nor_x0 i0=$abc$30656$new_n3360 i1=$abc$30656$new_n8770 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8771
.subckt nor4_x0 i0=$abc$30656$new_n8767 i1=$abc$30656$new_n8749 i2=$abc$30656$new_n8717 i3=$abc$30656$new_n3360 nq=$abc$30656$new_n8772
.subckt or4_x1 i0=$abc$30656$new_n8767 i1=$abc$30656$new_n8749 i2=$abc$30656$new_n8717 i3=$abc$30656$new_n3360 q=$abc$30656$new_n8773
.subckt and2_x1 i0=$abc$30656$new_n8773 i1=$abc$30656$new_n8771 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28537
.subckt and21nor_x0 i0=$abc$30656$new_n3359 i1=$abc$30656$new_n8773 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8775
.subckt and2_x1 i0=count_instr[44] i1=count_instr[45] q=$abc$30656$new_n8776
.subckt nand4_x0 i0=$abc$30656$new_n8776 i1=$abc$30656$new_n8758 i2=count_instr[42] i3=count_instr[43] nq=$abc$30656$new_n8777
.subckt and2_x1 i0=$abc$30656$new_n8777 i1=$abc$30656$new_n8775 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28541
.subckt or21nand_x0 i0=$abc$30656$new_n8773 i1=$abc$30656$new_n3359 i2=$abc$30656$new_n3358 nq=$abc$30656$new_n8779
.subckt and2_x1 i0=$abc$30656$new_n8779 i1=resetn q=$abc$30656$new_n8780
.subckt nand3_x0 i0=$abc$30656$new_n8772 i1=count_instr[45] i2=count_instr[46] nq=$abc$30656$new_n8781
.subckt and2_x1 i0=$abc$30656$new_n8781 i1=$abc$30656$new_n8780 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28545
.subckt or21nand_x0 i0=$abc$30656$new_n8777 i1=$abc$30656$new_n3358 i2=$abc$30656$new_n3357 nq=$abc$30656$new_n8783
.subckt and2_x1 i0=count_instr[46] i1=count_instr[47] q=$abc$30656$new_n8784
.subckt and4_x1 i0=count_instr[44] i1=count_instr[45] i2=count_instr[46] i3=count_instr[47] q=$abc$30656$new_n8785
.subckt nand4_x0 i0=$abc$30656$new_n8772 i1=count_instr[45] i2=count_instr[46] i3=count_instr[47] nq=$abc$30656$new_n8786
.subckt and3_x1 i0=$abc$30656$new_n8786 i1=$abc$30656$new_n8783 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28549
.subckt nand2_x0 i0=$abc$30656$new_n8785 i1=$abc$30656$new_n8766 nq=$abc$30656$new_n8788
.subckt and4_x1 i0=$abc$30656$new_n8785 i1=$abc$30656$new_n8766 i2=$abc$30656$new_n8747 i3=$abc$30656$new_n8736 q=$abc$30656$new_n8789
.subckt and2_x1 i0=$abc$30656$new_n8789 i1=$abc$30656$new_n8708 q=$abc$30656$new_n8790
.subckt and4_x1 i0=$abc$30656$new_n8790 i1=$abc$30656$new_n8635 i2=count_instr[18] i3=count_instr[19] q=$abc$30656$new_n8791
.subckt nand4_x0 i0=$abc$30656$new_n8790 i1=$abc$30656$new_n8635 i2=count_instr[18] i3=count_instr[19] nq=$abc$30656$new_n8792
.subckt and3_x1 i0=$abc$30656$new_n8784 i1=$abc$30656$new_n8776 i2=$abc$30656$new_n8766 q=$abc$30656$new_n8793
.subckt and2_x1 i0=$abc$30656$new_n8793 i1=$abc$30656$new_n8748 q=$abc$30656$new_n8794
.subckt and21nor_x0 i0=$abc$30656$new_n3356 i1=$abc$30656$new_n8792 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8795
.subckt and4_x1 i0=$abc$30656$new_n8794 i1=$abc$30656$new_n8712 i2=$abc$30656$new_n8648 i3=count_instr[48] q=$abc$30656$new_n8796
.subckt nand4_x0 i0=$abc$30656$new_n8794 i1=$abc$30656$new_n8712 i2=$abc$30656$new_n8648 i3=count_instr[48] nq=$abc$30656$new_n8797
.subckt or4_x1 i0=$abc$30656$new_n8788 i1=$abc$30656$new_n8749 i2=$abc$30656$new_n8717 i3=$abc$30656$new_n3356 q=$abc$30656$new_n8798
.subckt and2_x1 i0=$abc$30656$new_n8798 i1=$abc$30656$new_n8795 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28553
.subckt and21nor_x0 i0=$abc$30656$new_n3355 i1=$abc$30656$new_n8797 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8800
.subckt nand2_x0 i0=$abc$30656$new_n8796 i1=count_instr[49] nq=$abc$30656$new_n8801
.subckt and2_x1 i0=$abc$30656$new_n8801 i1=$abc$30656$new_n8800 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28557
.subckt or21nand_x0 i0=$abc$30656$new_n8797 i1=$abc$30656$new_n3355 i2=$abc$30656$new_n3354 nq=$abc$30656$new_n8803
.subckt nand3_x0 i0=$abc$30656$new_n8796 i1=count_instr[49] i2=count_instr[50] nq=$abc$30656$new_n8804
.subckt and3_x1 i0=$abc$30656$new_n8804 i1=$abc$30656$new_n8803 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28561
.subckt and4_x1 i0=count_instr[48] i1=count_instr[49] i2=count_instr[50] i3=count_instr[51] q=$abc$30656$new_n8806
.subckt nand4_x0 i0=count_instr[48] i1=count_instr[49] i2=count_instr[50] i3=count_instr[51] nq=$abc$30656$new_n8807
.subckt and21nor_x0 i0=$abc$30656$new_n3353 i1=$abc$30656$new_n8804 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8808
.subckt and4_x1 i0=$abc$30656$new_n8796 i1=count_instr[49] i2=count_instr[50] i3=count_instr[51] q=$abc$30656$new_n8809
.subckt nand4_x0 i0=$abc$30656$new_n8796 i1=count_instr[49] i2=count_instr[50] i3=count_instr[51] nq=$abc$30656$new_n8810
.subckt and2_x1 i0=$abc$30656$new_n8810 i1=$abc$30656$new_n8808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28565
.subckt or21nand_x0 i0=$abc$30656$new_n8807 i1=$abc$30656$new_n8792 i2=$abc$30656$new_n3352 nq=$abc$30656$new_n8812
.subckt and2_x1 i0=$abc$30656$new_n8812 i1=resetn q=$abc$30656$new_n8813
.subckt and3_x1 i0=$abc$30656$new_n8806 i1=$abc$30656$new_n8791 i2=count_instr[52] q=$abc$30656$new_n8814
.subckt nand2_x0 i0=$abc$30656$new_n8809 i1=count_instr[52] nq=$abc$30656$new_n8815
.subckt and2_x1 i0=$abc$30656$new_n8815 i1=$abc$30656$new_n8813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28569
.subckt nexor2_x0 i0=$abc$30656$new_n8814 i1=$abc$30656$new_n3351 nq=$abc$30656$new_n8817
.subckt and2_x1 i0=$abc$30656$new_n8817 i1=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28573
.subckt and4_x1 i0=count_instr[18] i1=count_instr[19] i2=count_instr[52] i3=count_instr[53] q=$abc$30656$new_n8819
.subckt and4_x1 i0=decoder_trigger i1=count_instr[12] i2=count_instr[13] i3=cpu_state[1] q=$abc$30656$new_n8820
.subckt and4_x1 i0=$abc$30656$new_n8820 i1=$abc$30656$new_n8819 i2=$abc$30656$new_n8806 i3=$abc$30656$new_n8633 q=$abc$30656$new_n8821
.subckt and4_x1 i0=$abc$30656$new_n8821 i1=$abc$30656$new_n8789 i2=$abc$30656$new_n8708 i3=$abc$30656$new_n8606 q=$abc$30656$new_n8822
.subckt nand2_x0 i0=$abc$30656$new_n8822 i1=count_instr[54] nq=$abc$30656$new_n8823
.subckt or2_x1 i0=$abc$30656$new_n8822 i1=count_instr[54] q=$abc$30656$new_n8824
.subckt and3_x1 i0=$abc$30656$new_n8824 i1=$abc$30656$new_n8823 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28577
.subckt and2_x1 i0=count_instr[54] i1=count_instr[55] q=$abc$30656$new_n8826
.subckt and2_x1 i0=$abc$30656$new_n8826 i1=$abc$30656$new_n8822 q=$abc$30656$new_n8827
.subckt and21nor_x0 i0=$abc$30656$new_n8822 i1=count_instr[54] i2=count_instr[55] nq=$abc$30656$new_n8828
.subckt nor3_x0 i0=$abc$30656$new_n8828 i1=$abc$30656$new_n8827 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28581
.subckt and3_x1 i0=$abc$30656$new_n8826 i1=$abc$30656$new_n8822 i2=count_instr[56] q=$abc$30656$new_n8830
.subckt nand3_x0 i0=$abc$30656$new_n8826 i1=$abc$30656$new_n8822 i2=count_instr[56] nq=$abc$30656$new_n8831
.subckt and21nor_x0 i0=$abc$30656$new_n8826 i1=$abc$30656$new_n8822 i2=count_instr[56] nq=$abc$30656$new_n8832
.subckt nor3_x0 i0=$abc$30656$new_n8832 i1=$abc$30656$new_n8830 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28585
.subckt and4_x1 i0=$abc$30656$new_n8826 i1=$abc$30656$new_n8822 i2=count_instr[56] i3=count_instr[57] q=$abc$30656$new_n8834
.subckt nand4_x0 i0=$abc$30656$new_n8826 i1=$abc$30656$new_n8822 i2=count_instr[56] i3=count_instr[57] nq=$abc$30656$new_n8835
.subckt and21nor_x0 i0=$abc$30656$new_n3350 i1=$abc$30656$new_n8831 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8836
.subckt and2_x1 i0=$abc$30656$new_n8836 i1=$abc$30656$new_n8835 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28589
.subckt nand2_x0 i0=$abc$30656$new_n8834 i1=count_instr[58] nq=$abc$30656$new_n8838
.subckt and21nor_x0 i0=$abc$30656$new_n3349 i1=$abc$30656$new_n8835 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8839
.subckt and2_x1 i0=$abc$30656$new_n8839 i1=$abc$30656$new_n8838 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28593
.subckt nand3_x0 i0=$abc$30656$new_n8834 i1=count_instr[58] i2=count_instr[59] nq=$abc$30656$new_n8841
.subckt or21nand_x0 i0=$abc$30656$new_n8835 i1=$abc$30656$new_n3349 i2=$abc$30656$new_n3348 nq=$abc$30656$new_n8842
.subckt and3_x1 i0=$abc$30656$new_n8842 i1=$abc$30656$new_n8841 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28597
.subckt and4_x1 i0=$abc$30656$new_n8834 i1=count_instr[58] i2=count_instr[59] i3=count_instr[60] q=$abc$30656$new_n8844
.subckt nand4_x0 i0=$abc$30656$new_n8834 i1=count_instr[58] i2=count_instr[59] i3=count_instr[60] nq=$abc$30656$new_n8845
.subckt and21nor_x0 i0=$abc$30656$new_n3347 i1=$abc$30656$new_n8841 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8846
.subckt and2_x1 i0=$abc$30656$new_n8846 i1=$abc$30656$new_n8845 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28601
.subckt nand2_x0 i0=$abc$30656$new_n8844 i1=count_instr[61] nq=$abc$30656$new_n8848
.subckt and21nor_x0 i0=$abc$30656$new_n3346 i1=$abc$30656$new_n8845 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n8849
.subckt and2_x1 i0=$abc$30656$new_n8849 i1=$abc$30656$new_n8848 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28605
.subckt and3_x1 i0=$abc$30656$new_n8844 i1=count_instr[61] i2=count_instr[62] q=$abc$30656$new_n8851
.subckt nand3_x0 i0=$abc$30656$new_n8844 i1=count_instr[61] i2=count_instr[62] nq=$abc$30656$new_n8852
.subckt or21nand_x0 i0=$abc$30656$new_n8845 i1=$abc$30656$new_n3346 i2=$abc$30656$new_n3345 nq=$abc$30656$new_n8853
.subckt and3_x1 i0=$abc$30656$new_n8853 i1=$abc$30656$new_n8852 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28609
.subckt nexor2_x0 i0=$abc$30656$new_n8851 i1=$abc$30656$new_n3344 nq=$abc$30656$new_n8855
.subckt and2_x1 i0=$abc$30656$new_n8855 i1=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28613
.subckt nand3_x0 i0=resetn i1=reg_pc[1] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8857
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[1] i1=$abc$30656$new_n5684 q=$abc$30656$new_n8858
.subckt nand2_x0 i0=$abc$30656$new_n8858 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8859
.subckt nand2_x0 i0=$abc$30656$new_n8859 i1=$abc$30656$new_n8857 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28617
.subckt nand3_x0 i0=resetn i1=reg_pc[2] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8861
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[2] i1=$abc$30656$new_n5687 q=$abc$30656$new_n8862
.subckt nand2_x0 i0=$abc$30656$new_n8862 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8863
.subckt nand2_x0 i0=$abc$30656$new_n8863 i1=$abc$30656$new_n8861 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28621
.subckt nand3_x0 i0=resetn i1=reg_pc[3] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8865
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[3] i1=$abc$30656$new_n5692 q=$abc$30656$new_n8866
.subckt nand2_x0 i0=$abc$30656$new_n8866 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8867
.subckt nand2_x0 i0=$abc$30656$new_n8867 i1=$abc$30656$new_n8865 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28625
.subckt nand3_x0 i0=resetn i1=reg_pc[4] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8869
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3315 i1=$abc$30656$new_n5697 q=$abc$30656$new_n8870
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[4] i1=$abc$30656$new_n5698 q=$abc$30656$new_n8871
.subckt nand2_x0 i0=$abc$30656$new_n8871 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8872
.subckt nand2_x0 i0=$abc$30656$new_n8872 i1=$abc$30656$new_n8869 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28629
.subckt nand3_x0 i0=resetn i1=reg_pc[5] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8874
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[5] i1=$abc$30656$new_n5703 q=$abc$30656$new_n8875
.subckt nand2_x0 i0=$abc$30656$new_n8875 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8876
.subckt nand2_x0 i0=$abc$30656$new_n8876 i1=$abc$30656$new_n8874 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28633
.subckt nand3_x0 i0=resetn i1=reg_pc[6] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8878
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[6] i1=$abc$30656$new_n5708 q=$abc$30656$new_n8879
.subckt nand2_x0 i0=$abc$30656$new_n8879 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8880
.subckt nand2_x0 i0=$abc$30656$new_n8880 i1=$abc$30656$new_n8878 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28637
.subckt nand3_x0 i0=resetn i1=reg_pc[7] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8882
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[7] i1=$abc$30656$new_n5713 q=$abc$30656$new_n8883
.subckt nand2_x0 i0=$abc$30656$new_n8883 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8884
.subckt nand2_x0 i0=$abc$30656$new_n8884 i1=$abc$30656$new_n8882 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28641
.subckt nand3_x0 i0=resetn i1=reg_pc[8] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8886
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3314 i1=$abc$30656$new_n5718 q=$abc$30656$new_n8887
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[8] i1=$abc$30656$new_n5719 q=$abc$30656$new_n8888
.subckt nand2_x0 i0=$abc$30656$new_n8888 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8889
.subckt nand2_x0 i0=$abc$30656$new_n8889 i1=$abc$30656$new_n8886 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28645
.subckt nand3_x0 i0=resetn i1=reg_pc[9] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8891
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[9] i1=$abc$30656$new_n5724 q=$abc$30656$new_n8892
.subckt nand2_x0 i0=$abc$30656$new_n8892 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8893
.subckt nand2_x0 i0=$abc$30656$new_n8893 i1=$abc$30656$new_n8891 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28649
.subckt nand3_x0 i0=resetn i1=reg_pc[10] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8895
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[10] i1=$abc$30656$new_n5729 q=$abc$30656$new_n8896
.subckt nand2_x0 i0=$abc$30656$new_n8896 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8897
.subckt nand2_x0 i0=$abc$30656$new_n8897 i1=$abc$30656$new_n8895 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28653
.subckt nand3_x0 i0=resetn i1=reg_pc[11] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8899
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[11] i1=$abc$30656$new_n5734 q=$abc$30656$new_n8900
.subckt nand2_x0 i0=$abc$30656$new_n8900 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8901
.subckt nand2_x0 i0=$abc$30656$new_n8901 i1=$abc$30656$new_n8899 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28657
.subckt nand3_x0 i0=resetn i1=reg_pc[12] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8903
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3313 i1=$abc$30656$new_n5737 q=$abc$30656$new_n8904
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[12] i1=$abc$30656$new_n5738 q=$abc$30656$new_n8905
.subckt nand2_x0 i0=$abc$30656$new_n8905 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8906
.subckt nand2_x0 i0=$abc$30656$new_n8906 i1=$abc$30656$new_n8903 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28661
.subckt nand3_x0 i0=resetn i1=reg_pc[13] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8908
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3312 i1=$abc$30656$new_n5743 q=$abc$30656$new_n8909
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[13] i1=$abc$30656$new_n5744 q=$abc$30656$new_n8910
.subckt nand2_x0 i0=$abc$30656$new_n8910 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8911
.subckt nand2_x0 i0=$abc$30656$new_n8911 i1=$abc$30656$new_n8908 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28665
.subckt nand3_x0 i0=resetn i1=reg_pc[14] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8913
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3311 i1=$abc$30656$new_n5749 q=$abc$30656$new_n8914
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[14] i1=$abc$30656$new_n5750 q=$abc$30656$new_n8915
.subckt nand2_x0 i0=$abc$30656$new_n8915 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8916
.subckt nand2_x0 i0=$abc$30656$new_n8916 i1=$abc$30656$new_n8913 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28669
.subckt nand3_x0 i0=resetn i1=reg_pc[15] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8918
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[15] i1=$abc$30656$new_n5755 q=$abc$30656$new_n8919
.subckt nand2_x0 i0=$abc$30656$new_n8919 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8920
.subckt nand2_x0 i0=$abc$30656$new_n8920 i1=$abc$30656$new_n8918 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28673
.subckt nand3_x0 i0=resetn i1=reg_pc[16] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8922
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[16] i1=$abc$30656$new_n5760 q=$abc$30656$new_n8923
.subckt nand2_x0 i0=$abc$30656$new_n8923 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8924
.subckt nand2_x0 i0=$abc$30656$new_n8924 i1=$abc$30656$new_n8922 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28677
.subckt nand3_x0 i0=resetn i1=reg_pc[17] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8926
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[17] i1=$abc$30656$new_n5765 q=$abc$30656$new_n8927
.subckt nand2_x0 i0=$abc$30656$new_n8927 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8928
.subckt nand2_x0 i0=$abc$30656$new_n8928 i1=$abc$30656$new_n8926 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28681
.subckt nand3_x0 i0=resetn i1=reg_pc[18] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8930
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[18] i1=$abc$30656$new_n5770 q=$abc$30656$new_n8931
.subckt nand2_x0 i0=$abc$30656$new_n8931 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8932
.subckt nand2_x0 i0=$abc$30656$new_n8932 i1=$abc$30656$new_n8930 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28685
.subckt nand3_x0 i0=resetn i1=reg_pc[19] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8934
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3310 i1=$abc$30656$new_n5775 q=$abc$30656$new_n8935
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[19] i1=$abc$30656$new_n5776 q=$abc$30656$new_n8936
.subckt nand2_x0 i0=$abc$30656$new_n8936 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8937
.subckt nand2_x0 i0=$abc$30656$new_n8937 i1=$abc$30656$new_n8934 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28689
.subckt nand3_x0 i0=resetn i1=reg_pc[20] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8939
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[20] i1=$abc$30656$new_n5781 q=$abc$30656$new_n8940
.subckt nand2_x0 i0=$abc$30656$new_n8940 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8941
.subckt nand2_x0 i0=$abc$30656$new_n8941 i1=$abc$30656$new_n8939 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28693
.subckt nand3_x0 i0=resetn i1=reg_pc[21] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8943
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3309 i1=$abc$30656$new_n5786 q=$abc$30656$new_n8944
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[21] i1=$abc$30656$new_n5787 q=$abc$30656$new_n8945
.subckt nand2_x0 i0=$abc$30656$new_n8945 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8946
.subckt nand2_x0 i0=$abc$30656$new_n8946 i1=$abc$30656$new_n8943 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28697
.subckt nand3_x0 i0=resetn i1=reg_pc[22] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8948
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3308 i1=$abc$30656$new_n5793 q=$abc$30656$new_n8949
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[22] i1=$abc$30656$new_n5794 q=$abc$30656$new_n8950
.subckt nand2_x0 i0=$abc$30656$new_n8950 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8951
.subckt nand2_x0 i0=$abc$30656$new_n8951 i1=$abc$30656$new_n8948 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28701
.subckt nand3_x0 i0=resetn i1=reg_pc[23] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8953
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[23] i1=$abc$30656$new_n5799 q=$abc$30656$new_n8954
.subckt nand2_x0 i0=$abc$30656$new_n8954 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8955
.subckt nand2_x0 i0=$abc$30656$new_n8955 i1=$abc$30656$new_n8953 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28705
.subckt nand3_x0 i0=resetn i1=reg_pc[24] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8957
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3307 i1=$abc$30656$new_n5804 q=$abc$30656$new_n8958
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[24] i1=$abc$30656$new_n5805 q=$abc$30656$new_n8959
.subckt nand2_x0 i0=$abc$30656$new_n8959 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8960
.subckt nand2_x0 i0=$abc$30656$new_n8960 i1=$abc$30656$new_n8957 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28709
.subckt nand3_x0 i0=resetn i1=reg_pc[25] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8962
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[25] i1=$abc$30656$new_n5810 q=$abc$30656$new_n8963
.subckt nand2_x0 i0=$abc$30656$new_n8963 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8964
.subckt nand2_x0 i0=$abc$30656$new_n8964 i1=$abc$30656$new_n8962 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28713
.subckt nand3_x0 i0=resetn i1=reg_pc[26] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8966
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[26] i1=$abc$30656$new_n5815 q=$abc$30656$new_n8967
.subckt nand2_x0 i0=$abc$30656$new_n8967 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8968
.subckt nand2_x0 i0=$abc$30656$new_n8968 i1=$abc$30656$new_n8966 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28717
.subckt nand3_x0 i0=resetn i1=reg_pc[27] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8970
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3306 i1=$abc$30656$new_n5820 q=$abc$30656$new_n8971
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[27] i1=$abc$30656$new_n5821 q=$abc$30656$new_n8972
.subckt nand2_x0 i0=$abc$30656$new_n8972 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8973
.subckt nand2_x0 i0=$abc$30656$new_n8973 i1=$abc$30656$new_n8970 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28721
.subckt nand3_x0 i0=resetn i1=reg_pc[28] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8975
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3305 i1=$abc$30656$new_n5826 q=$abc$30656$new_n8976
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[28] i1=$abc$30656$new_n5827 q=$abc$30656$new_n8977
.subckt nand2_x0 i0=$abc$30656$new_n8977 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8978
.subckt nand2_x0 i0=$abc$30656$new_n8978 i1=$abc$30656$new_n8975 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28725
.subckt nand3_x0 i0=resetn i1=reg_pc[29] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8980
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3304 i1=$abc$30656$new_n5832 q=$abc$30656$new_n8981
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[29] i1=$abc$30656$new_n5833 q=$abc$30656$new_n8982
.subckt nand2_x0 i0=$abc$30656$new_n8982 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8983
.subckt nand2_x0 i0=$abc$30656$new_n8983 i1=$abc$30656$new_n8980 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28729
.subckt nand3_x0 i0=resetn i1=reg_pc[30] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8985
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=$abc$30656$new_n3303 i1=$abc$30656$new_n5838 q=$abc$30656$new_n8986
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[30] i1=$abc$30656$new_n5839 q=$abc$30656$new_n8987
.subckt nand2_x0 i0=$abc$30656$new_n8987 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8988
.subckt nand2_x0 i0=$abc$30656$new_n8988 i1=$abc$30656$new_n8985 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28733
.subckt nand3_x0 i0=resetn i1=reg_pc[31] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8990
.subckt mux2_x1 cmd=$abc$30656$new_n5421 i0=reg_next_pc[31] i1=$abc$30656$new_n5844 q=$abc$30656$new_n8991
.subckt nand2_x0 i0=$abc$30656$new_n8991 i1=$abc$30656$new_n3978 nq=$abc$30656$new_n8992
.subckt nand2_x0 i0=$abc$30656$new_n8992 i1=$abc$30656$new_n8990 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28737
.subckt nand3_x0 i0=resetn i1=reg_next_pc[1] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n8994
.subckt and2_x1 i0=$abc$30656$new_n8858 i1=decoded_rs2[1] q=$abc$30656$new_n8995
.subckt nand2_x0 i0=$abc$30656$new_n8858 i1=decoded_rs2[1] nq=$abc$30656$new_n8996
.subckt and3_x1 i0=$abc$30656$new_n8858 i1=$abc$30656$new_n4012 i2=decoded_rs2[1] q=$abc$30656$new_n8997
.subckt nand2_x0 i0=decoded_rs2[1] i1=instr_jal nq=$abc$30656$new_n8998
.subckt and2_x1 i0=$abc$30656$new_n4018 i1=decoded_rs2[1] q=$abc$30656$new_n8999
.subckt and21nor_x0 i0=$abc$30656$new_n3978 i1=$abc$30656$new_n8858 i2=$abc$30656$new_n8999 nq=$abc$30656$new_n9000
.subckt or21nand_x0 i0=$abc$30656$new_n9000 i1=$abc$30656$new_n8997 i2=$abc$30656$new_n8994 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28741
.subckt nand3_x0 i0=resetn i1=reg_next_pc[2] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9002
.subckt mux2_x1 cmd=$abc$30656$new_n8862 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n3539 q=$abc$30656$new_n9003
.subckt and2_x1 i0=$abc$30656$new_n8862 i1=decoded_rs2[2] q=$abc$30656$new_n9004
.subckt nand2_x0 i0=$abc$30656$new_n8862 i1=decoded_rs2[2] nq=$abc$30656$new_n9005
.subckt nor2_x0 i0=$abc$30656$new_n8862 i1=decoded_rs2[2] nq=$abc$30656$new_n9006
.subckt or2_x1 i0=$abc$30656$new_n8862 i1=decoded_rs2[2] q=$abc$30656$new_n9007
.subckt nexor2_x0 i0=$abc$30656$new_n8862 i1=$abc$30656$new_n3573 nq=$abc$30656$new_n9008
.subckt nexor2_x0 i0=$abc$30656$new_n9008 i1=$abc$30656$new_n8996 nq=$abc$30656$new_n9009
.subckt and21nor_x0 i0=$abc$30656$new_n4012 i1=$abc$30656$new_n9009 i2=$abc$30656$new_n9003 nq=$abc$30656$new_n9010
.subckt or21nand_x0 i0=$abc$30656$new_n3979 i1=$abc$30656$new_n9010 i2=$abc$30656$new_n9002 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28745
.subckt nand3_x0 i0=resetn i1=reg_next_pc[3] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9012
.subckt and21nor_x0 i0=$abc$30656$new_n8995 i1=$abc$30656$new_n9007 i2=$abc$30656$new_n9004 nq=$abc$30656$new_n9013
.subckt or21nand_x0 i0=$abc$30656$new_n8996 i1=$abc$30656$new_n9006 i2=$abc$30656$new_n9005 nq=$abc$30656$new_n9014
.subckt or2_x1 i0=$abc$30656$new_n8866 i1=decoded_rs2[3] q=$abc$30656$new_n9015
.subckt and2_x1 i0=$abc$30656$new_n8866 i1=decoded_rs2[3] q=$abc$30656$new_n9016
.subckt nexor2_x0 i0=$abc$30656$new_n8866 i1=$abc$30656$new_n3572 nq=$abc$30656$new_n9017
.subckt nexor2_x0 i0=$abc$30656$new_n9017 i1=$abc$30656$new_n9013 nq=$abc$30656$new_n9018
.subckt and2_x1 i0=$abc$30656$new_n8866 i1=$abc$30656$new_n8862 q=$abc$30656$new_n9019
.subckt nexor2_x0 i0=$abc$30656$new_n8866 i1=$abc$30656$new_n8862 nq=$abc$30656$new_n9020
.subckt nand2_x0 i0=$abc$30656$new_n9020 i1=$abc$30656$new_n4024 nq=$abc$30656$new_n9021
.subckt nand2_x0 i0=$abc$30656$new_n8867 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9022
.subckt and2_x1 i0=$abc$30656$new_n9022 i1=$abc$30656$new_n9021 q=$abc$30656$new_n9023
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9018 i2=$abc$30656$new_n9023 nq=$abc$30656$new_n9024
.subckt nand2_x0 i0=$abc$30656$new_n9024 i1=$abc$30656$new_n9012 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28749
.subckt nand3_x0 i0=resetn i1=reg_next_pc[4] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9026
.subckt and21nor_x0 i0=$abc$30656$new_n9014 i1=$abc$30656$new_n9015 i2=$abc$30656$new_n9016 nq=$abc$30656$new_n9027
.subckt nand2_x0 i0=$abc$30656$new_n8871 i1=decoded_imm_j[4] nq=$abc$30656$new_n9028
.subckt nor2_x0 i0=$abc$30656$new_n8871 i1=decoded_imm_j[4] nq=$abc$30656$new_n9029
.subckt nexor2_x0 i0=$abc$30656$new_n8871 i1=$abc$30656$new_n3571 nq=$abc$30656$new_n9030
.subckt nexor2_x0 i0=$abc$30656$new_n9030 i1=$abc$30656$new_n9027 nq=$abc$30656$new_n9031
.subckt and3_x1 i0=$abc$30656$new_n8871 i1=$abc$30656$new_n8866 i2=$abc$30656$new_n8862 q=$abc$30656$new_n9032
.subckt nexor2_x0 i0=$abc$30656$new_n9019 i1=$abc$30656$new_n8870 nq=$abc$30656$new_n9033
.subckt mux2_x1 cmd=instr_jal i0=$abc$30656$new_n9033 i1=$abc$30656$new_n9031 q=$abc$30656$new_n9034
.subckt nand2_x0 i0=$abc$30656$new_n8872 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9035
.subckt or21nand_x0 i0=$abc$30656$new_n3539 i1=$abc$30656$new_n9034 i2=$abc$30656$new_n9035 nq=$abc$30656$new_n9036
.subckt nand2_x0 i0=$abc$30656$new_n9036 i1=$abc$30656$new_n9026 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28753
.subckt nand3_x0 i0=resetn i1=reg_next_pc[5] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9038
.subckt or2_x1 i0=$abc$30656$new_n8875 i1=decoded_imm_j[5] q=$abc$30656$new_n9039
.subckt and2_x1 i0=$abc$30656$new_n8875 i1=decoded_imm_j[5] q=$abc$30656$new_n9040
.subckt nexor2_x0 i0=$abc$30656$new_n8875 i1=decoded_imm_j[5] nq=$abc$30656$new_n9041
.subckt and21nor_x0 i0=$abc$30656$new_n9027 i1=$abc$30656$new_n9028 i2=$abc$30656$new_n9029 nq=$abc$30656$new_n9042
.subckt nexor2_x0 i0=$abc$30656$new_n9042 i1=$abc$30656$new_n9041 nq=$abc$30656$new_n9043
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8875 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9044
.subckt and4_x1 i0=$abc$30656$new_n8875 i1=$abc$30656$new_n8871 i2=$abc$30656$new_n8866 i3=$abc$30656$new_n8862 q=$abc$30656$new_n9045
.subckt nexor2_x0 i0=$abc$30656$new_n9032 i1=$abc$30656$new_n8875 nq=$abc$30656$new_n9046
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9046 i2=$abc$30656$new_n9044 nq=$abc$30656$new_n9047
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9043 i2=$abc$30656$new_n9047 nq=$abc$30656$new_n9048
.subckt nand2_x0 i0=$abc$30656$new_n9048 i1=$abc$30656$new_n9038 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28757
.subckt nand3_x0 i0=resetn i1=reg_next_pc[6] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9050
.subckt and21nor_x0 i0=$abc$30656$new_n9039 i1=$abc$30656$new_n9042 i2=$abc$30656$new_n9040 nq=$abc$30656$new_n9051
.subckt nand2_x0 i0=$abc$30656$new_n8879 i1=decoded_imm_j[6] nq=$abc$30656$new_n9052
.subckt nor2_x0 i0=$abc$30656$new_n8879 i1=decoded_imm_j[6] nq=$abc$30656$new_n9053
.subckt nexor2_x0 i0=$abc$30656$new_n8879 i1=$abc$30656$new_n3570 nq=$abc$30656$new_n9054
.subckt nexor2_x0 i0=$abc$30656$new_n9054 i1=$abc$30656$new_n9051 nq=$abc$30656$new_n9055
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8879 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9056
.subckt and2_x1 i0=$abc$30656$new_n9045 i1=$abc$30656$new_n8879 q=$abc$30656$new_n9057
.subckt nexor2_x0 i0=$abc$30656$new_n9045 i1=$abc$30656$new_n8879 nq=$abc$30656$new_n9058
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9058 i2=$abc$30656$new_n9056 nq=$abc$30656$new_n9059
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9055 i2=$abc$30656$new_n9059 nq=$abc$30656$new_n9060
.subckt nand2_x0 i0=$abc$30656$new_n9060 i1=$abc$30656$new_n9050 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28761
.subckt nand3_x0 i0=resetn i1=reg_next_pc[7] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9062
.subckt nand3_x0 i0=$abc$30656$new_n9045 i1=$abc$30656$new_n8883 i2=$abc$30656$new_n8879 nq=$abc$30656$new_n9063
.subckt nexor2_x0 i0=$abc$30656$new_n9057 i1=$abc$30656$new_n8883 nq=$abc$30656$new_n9064
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9064 i2=decoder_trigger nq=$abc$30656$new_n9065
.subckt or21nand_x0 i0=$abc$30656$new_n9051 i1=$abc$30656$new_n9053 i2=$abc$30656$new_n9052 nq=$abc$30656$new_n9066
.subckt and2_x1 i0=$abc$30656$new_n8883 i1=decoded_imm_j[7] q=$abc$30656$new_n9067
.subckt nexor2_x0 i0=$abc$30656$new_n8883 i1=$abc$30656$new_n3569 nq=$abc$30656$new_n9068
.subckt nor2_x0 i0=$abc$30656$new_n9068 i1=$abc$30656$new_n9066 nq=$abc$30656$new_n9069
.subckt and2_x1 i0=$abc$30656$new_n9068 i1=$abc$30656$new_n9066 q=$abc$30656$new_n9070
.subckt nor3_x0 i0=$abc$30656$new_n9070 i1=$abc$30656$new_n9069 i2=$abc$30656$new_n3534 nq=$abc$30656$new_n9071
.subckt nand2_x0 i0=$abc$30656$new_n8884 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9072
.subckt or21nand_x0 i0=$abc$30656$new_n9065 i1=$abc$30656$new_n9071 i2=$abc$30656$new_n9072 nq=$abc$30656$new_n9073
.subckt nand2_x0 i0=$abc$30656$new_n9073 i1=$abc$30656$new_n9062 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28765
.subckt nand3_x0 i0=resetn i1=reg_next_pc[8] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9075
.subckt and21nor_x0 i0=$abc$30656$new_n9066 i1=$abc$30656$new_n9068 i2=$abc$30656$new_n9067 nq=$abc$30656$new_n9076
.subckt nand2_x0 i0=$abc$30656$new_n8888 i1=decoded_imm_j[8] nq=$abc$30656$new_n9077
.subckt nor2_x0 i0=$abc$30656$new_n8888 i1=decoded_imm_j[8] nq=$abc$30656$new_n9078
.subckt nexor2_x0 i0=$abc$30656$new_n8888 i1=$abc$30656$new_n3568 nq=$abc$30656$new_n9079
.subckt nexor2_x0 i0=$abc$30656$new_n9079 i1=$abc$30656$new_n9076 nq=$abc$30656$new_n9080
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8888 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9081
.subckt and4_x1 i0=$abc$30656$new_n9045 i1=$abc$30656$new_n8888 i2=$abc$30656$new_n8883 i3=$abc$30656$new_n8879 q=$abc$30656$new_n9082
.subckt nexor2_x0 i0=$abc$30656$new_n9063 i1=$abc$30656$new_n8887 nq=$abc$30656$new_n9083
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9083 i2=$abc$30656$new_n9081 nq=$abc$30656$new_n9084
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9080 i2=$abc$30656$new_n9084 nq=$abc$30656$new_n9085
.subckt nand2_x0 i0=$abc$30656$new_n9085 i1=$abc$30656$new_n9075 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28769
.subckt nand3_x0 i0=resetn i1=reg_next_pc[9] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9087
.subckt nand2_x0 i0=$abc$30656$new_n8893 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9088
.subckt and2_x1 i0=$abc$30656$new_n9082 i1=$abc$30656$new_n8892 q=$abc$30656$new_n9089
.subckt nexor2_x0 i0=$abc$30656$new_n9082 i1=$abc$30656$new_n8892 nq=$abc$30656$new_n9090
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9090 i2=decoder_trigger nq=$abc$30656$new_n9091
.subckt and2_x1 i0=$abc$30656$new_n8892 i1=decoded_imm_j[9] q=$abc$30656$new_n9092
.subckt nexor2_x0 i0=$abc$30656$new_n8892 i1=$abc$30656$new_n3567 nq=$abc$30656$new_n9093
.subckt and21nor_x0 i0=$abc$30656$new_n9076 i1=$abc$30656$new_n9077 i2=$abc$30656$new_n9078 nq=$abc$30656$new_n9094
.subckt and2_x1 i0=$abc$30656$new_n9094 i1=$abc$30656$new_n9093 q=$abc$30656$new_n9095
.subckt or21nand_x0 i0=$abc$30656$new_n9094 i1=$abc$30656$new_n9093 i2=instr_jal nq=$abc$30656$new_n9096
.subckt nor2_x0 i0=$abc$30656$new_n9096 i1=$abc$30656$new_n9095 nq=$abc$30656$new_n9097
.subckt or21nand_x0 i0=$abc$30656$new_n9097 i1=$abc$30656$new_n9091 i2=$abc$30656$new_n9088 nq=$abc$30656$new_n9098
.subckt nand2_x0 i0=$abc$30656$new_n9098 i1=$abc$30656$new_n9087 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28773
.subckt nand3_x0 i0=resetn i1=reg_next_pc[10] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9100
.subckt and21nor_x0 i0=$abc$30656$new_n9094 i1=$abc$30656$new_n9093 i2=$abc$30656$new_n9092 nq=$abc$30656$new_n9101
.subckt nand2_x0 i0=$abc$30656$new_n8896 i1=decoded_imm_j[10] nq=$abc$30656$new_n9102
.subckt nor2_x0 i0=$abc$30656$new_n8896 i1=decoded_imm_j[10] nq=$abc$30656$new_n9103
.subckt nexor2_x0 i0=$abc$30656$new_n8896 i1=$abc$30656$new_n3566 nq=$abc$30656$new_n9104
.subckt nexor2_x0 i0=$abc$30656$new_n9104 i1=$abc$30656$new_n9101 nq=$abc$30656$new_n9105
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8896 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9106
.subckt and3_x1 i0=$abc$30656$new_n9082 i1=$abc$30656$new_n8896 i2=$abc$30656$new_n8892 q=$abc$30656$new_n9107
.subckt nexor2_x0 i0=$abc$30656$new_n9089 i1=$abc$30656$new_n8896 nq=$abc$30656$new_n9108
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9108 i2=$abc$30656$new_n9106 nq=$abc$30656$new_n9109
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9105 i2=$abc$30656$new_n9109 nq=$abc$30656$new_n9110
.subckt nand2_x0 i0=$abc$30656$new_n9110 i1=$abc$30656$new_n9100 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28777
.subckt nand3_x0 i0=resetn i1=reg_next_pc[11] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9112
.subckt nand2_x0 i0=$abc$30656$new_n8901 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9113
.subckt nand4_x0 i0=$abc$30656$new_n9082 i1=$abc$30656$new_n8900 i2=$abc$30656$new_n8896 i3=$abc$30656$new_n8892 nq=$abc$30656$new_n9114
.subckt nexor2_x0 i0=$abc$30656$new_n9107 i1=$abc$30656$new_n8900 nq=$abc$30656$new_n9115
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9115 i2=decoder_trigger nq=$abc$30656$new_n9116
.subckt and2_x1 i0=$abc$30656$new_n8900 i1=decoded_rs2[0] q=$abc$30656$new_n9117
.subckt nexor2_x0 i0=$abc$30656$new_n8900 i1=$abc$30656$new_n3565 nq=$abc$30656$new_n9118
.subckt or21nand_x0 i0=$abc$30656$new_n9101 i1=$abc$30656$new_n9103 i2=$abc$30656$new_n9102 nq=$abc$30656$new_n9119
.subckt and2_x1 i0=$abc$30656$new_n9119 i1=$abc$30656$new_n9118 q=$abc$30656$new_n9120
.subckt or21nand_x0 i0=$abc$30656$new_n9119 i1=$abc$30656$new_n9118 i2=instr_jal nq=$abc$30656$new_n9121
.subckt nor2_x0 i0=$abc$30656$new_n9121 i1=$abc$30656$new_n9120 nq=$abc$30656$new_n9122
.subckt or21nand_x0 i0=$abc$30656$new_n9122 i1=$abc$30656$new_n9116 i2=$abc$30656$new_n9113 nq=$abc$30656$new_n9123
.subckt nand2_x0 i0=$abc$30656$new_n9123 i1=$abc$30656$new_n9112 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28781
.subckt nand3_x0 i0=resetn i1=reg_next_pc[12] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9125
.subckt and21nor_x0 i0=$abc$30656$new_n9119 i1=$abc$30656$new_n9118 i2=$abc$30656$new_n9117 nq=$abc$30656$new_n9126
.subckt nand2_x0 i0=$abc$30656$new_n8905 i1=decoded_imm_j[12] nq=$abc$30656$new_n9127
.subckt nor2_x0 i0=$abc$30656$new_n8905 i1=decoded_imm_j[12] nq=$abc$30656$new_n9128
.subckt nexor2_x0 i0=$abc$30656$new_n8905 i1=$abc$30656$new_n3564 nq=$abc$30656$new_n9129
.subckt nexor2_x0 i0=$abc$30656$new_n9129 i1=$abc$30656$new_n9126 nq=$abc$30656$new_n9130
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8905 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9131
.subckt nor2_x0 i0=$abc$30656$new_n9114 i1=$abc$30656$new_n8904 nq=$abc$30656$new_n9132
.subckt nexor2_x0 i0=$abc$30656$new_n9114 i1=$abc$30656$new_n8904 nq=$abc$30656$new_n9133
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9133 i2=$abc$30656$new_n9131 nq=$abc$30656$new_n9134
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9130 i2=$abc$30656$new_n9134 nq=$abc$30656$new_n9135
.subckt nand2_x0 i0=$abc$30656$new_n9135 i1=$abc$30656$new_n9125 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28785
.subckt nand3_x0 i0=resetn i1=reg_next_pc[13] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9137
.subckt nand2_x0 i0=$abc$30656$new_n8911 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9138
.subckt nor3_x0 i0=$abc$30656$new_n9114 i1=$abc$30656$new_n8909 i2=$abc$30656$new_n8904 nq=$abc$30656$new_n9139
.subckt nexor2_x0 i0=$abc$30656$new_n9132 i1=$abc$30656$new_n8910 nq=$abc$30656$new_n9140
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9140 i2=decoder_trigger nq=$abc$30656$new_n9141
.subckt and2_x1 i0=$abc$30656$new_n8910 i1=decoded_imm_j[13] q=$abc$30656$new_n9142
.subckt nexor2_x0 i0=$abc$30656$new_n8910 i1=$abc$30656$new_n3562 nq=$abc$30656$new_n9143
.subckt or21nand_x0 i0=$abc$30656$new_n9126 i1=$abc$30656$new_n9128 i2=$abc$30656$new_n9127 nq=$abc$30656$new_n9144
.subckt and2_x1 i0=$abc$30656$new_n9144 i1=$abc$30656$new_n9143 q=$abc$30656$new_n9145
.subckt or21nand_x0 i0=$abc$30656$new_n9144 i1=$abc$30656$new_n9143 i2=instr_jal nq=$abc$30656$new_n9146
.subckt nor2_x0 i0=$abc$30656$new_n9146 i1=$abc$30656$new_n9145 nq=$abc$30656$new_n9147
.subckt or21nand_x0 i0=$abc$30656$new_n9147 i1=$abc$30656$new_n9141 i2=$abc$30656$new_n9138 nq=$abc$30656$new_n9148
.subckt nand2_x0 i0=$abc$30656$new_n9148 i1=$abc$30656$new_n9137 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28789
.subckt nand3_x0 i0=resetn i1=reg_next_pc[14] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9150
.subckt and21nor_x0 i0=$abc$30656$new_n9144 i1=$abc$30656$new_n9143 i2=$abc$30656$new_n9142 nq=$abc$30656$new_n9151
.subckt nand2_x0 i0=$abc$30656$new_n8915 i1=decoded_imm_j[14] nq=$abc$30656$new_n9152
.subckt nor2_x0 i0=$abc$30656$new_n8915 i1=decoded_imm_j[14] nq=$abc$30656$new_n9153
.subckt nexor2_x0 i0=$abc$30656$new_n8915 i1=$abc$30656$new_n3560 nq=$abc$30656$new_n9154
.subckt nexor2_x0 i0=$abc$30656$new_n9154 i1=$abc$30656$new_n9151 nq=$abc$30656$new_n9155
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8915 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9156
.subckt nor4_x0 i0=$abc$30656$new_n9114 i1=$abc$30656$new_n8914 i2=$abc$30656$new_n8909 i3=$abc$30656$new_n8904 nq=$abc$30656$new_n9157
.subckt nexor2_x0 i0=$abc$30656$new_n9139 i1=$abc$30656$new_n8915 nq=$abc$30656$new_n9158
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9158 i2=$abc$30656$new_n9156 nq=$abc$30656$new_n9159
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9155 i2=$abc$30656$new_n9159 nq=$abc$30656$new_n9160
.subckt nand2_x0 i0=$abc$30656$new_n9160 i1=$abc$30656$new_n9150 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28793
.subckt nand3_x0 i0=resetn i1=reg_next_pc[15] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9162
.subckt nand2_x0 i0=$abc$30656$new_n8920 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9163
.subckt and3_x1 i0=$abc$30656$new_n9139 i1=$abc$30656$new_n8919 i2=$abc$30656$new_n8915 q=$abc$30656$new_n9164
.subckt nexor2_x0 i0=$abc$30656$new_n9157 i1=$abc$30656$new_n8919 nq=$abc$30656$new_n9165
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9165 i2=decoder_trigger nq=$abc$30656$new_n9166
.subckt and2_x1 i0=$abc$30656$new_n8919 i1=decoded_rs1[0] q=$abc$30656$new_n9167
.subckt nexor2_x0 i0=$abc$30656$new_n8919 i1=$abc$30656$new_n3558 nq=$abc$30656$new_n9168
.subckt or21nand_x0 i0=$abc$30656$new_n9151 i1=$abc$30656$new_n9153 i2=$abc$30656$new_n9152 nq=$abc$30656$new_n9169
.subckt and2_x1 i0=$abc$30656$new_n9169 i1=$abc$30656$new_n9168 q=$abc$30656$new_n9170
.subckt or21nand_x0 i0=$abc$30656$new_n9169 i1=$abc$30656$new_n9168 i2=instr_jal nq=$abc$30656$new_n9171
.subckt nor2_x0 i0=$abc$30656$new_n9171 i1=$abc$30656$new_n9170 nq=$abc$30656$new_n9172
.subckt or21nand_x0 i0=$abc$30656$new_n9172 i1=$abc$30656$new_n9166 i2=$abc$30656$new_n9163 nq=$abc$30656$new_n9173
.subckt nand2_x0 i0=$abc$30656$new_n9173 i1=$abc$30656$new_n9162 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28797
.subckt nand3_x0 i0=resetn i1=reg_next_pc[16] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9175
.subckt and21nor_x0 i0=$abc$30656$new_n9169 i1=$abc$30656$new_n9168 i2=$abc$30656$new_n9167 nq=$abc$30656$new_n9176
.subckt nand2_x0 i0=$abc$30656$new_n8923 i1=decoded_rs1[1] nq=$abc$30656$new_n9177
.subckt nor2_x0 i0=$abc$30656$new_n8923 i1=decoded_rs1[1] nq=$abc$30656$new_n9178
.subckt nexor2_x0 i0=$abc$30656$new_n8923 i1=$abc$30656$new_n3557 nq=$abc$30656$new_n9179
.subckt nexor2_x0 i0=$abc$30656$new_n9179 i1=$abc$30656$new_n9176 nq=$abc$30656$new_n9180
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8923 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9181
.subckt and4_x1 i0=$abc$30656$new_n9139 i1=$abc$30656$new_n8923 i2=$abc$30656$new_n8919 i3=$abc$30656$new_n8915 q=$abc$30656$new_n9182
.subckt nexor2_x0 i0=$abc$30656$new_n9164 i1=$abc$30656$new_n8923 nq=$abc$30656$new_n9183
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9183 i2=$abc$30656$new_n9181 nq=$abc$30656$new_n9184
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9180 i2=$abc$30656$new_n9184 nq=$abc$30656$new_n9185
.subckt nand2_x0 i0=$abc$30656$new_n9185 i1=$abc$30656$new_n9175 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28801
.subckt nand3_x0 i0=resetn i1=reg_next_pc[17] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9187
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8927 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9188
.subckt and2_x1 i0=$abc$30656$new_n9182 i1=$abc$30656$new_n8927 q=$abc$30656$new_n9189
.subckt nexor2_x0 i0=$abc$30656$new_n9182 i1=$abc$30656$new_n8927 nq=$abc$30656$new_n9190
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9190 i2=decoder_trigger nq=$abc$30656$new_n9191
.subckt and2_x1 i0=$abc$30656$new_n8927 i1=decoded_rs1[2] q=$abc$30656$new_n9192
.subckt nexor2_x0 i0=$abc$30656$new_n8927 i1=$abc$30656$new_n3556 nq=$abc$30656$new_n9193
.subckt or21nand_x0 i0=$abc$30656$new_n9176 i1=$abc$30656$new_n9178 i2=$abc$30656$new_n9177 nq=$abc$30656$new_n9194
.subckt or2_x1 i0=$abc$30656$new_n9194 i1=$abc$30656$new_n9193 q=$abc$30656$new_n9195
.subckt and21nor_x0 i0=$abc$30656$new_n9194 i1=$abc$30656$new_n9193 i2=$abc$30656$new_n3534 nq=$abc$30656$new_n9196
.subckt and21nor_x0 i0=$abc$30656$new_n9196 i1=$abc$30656$new_n9195 i2=$abc$30656$new_n9191 nq=$abc$30656$new_n9197
.subckt or21nand_x0 i0=$abc$30656$new_n9197 i1=$abc$30656$new_n9188 i2=$abc$30656$new_n9187 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28805
.subckt nand3_x0 i0=resetn i1=reg_next_pc[18] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9199
.subckt and21nor_x0 i0=$abc$30656$new_n9194 i1=$abc$30656$new_n9193 i2=$abc$30656$new_n9192 nq=$abc$30656$new_n9200
.subckt nand2_x0 i0=$abc$30656$new_n8931 i1=decoded_rs1[3] nq=$abc$30656$new_n9201
.subckt nor2_x0 i0=$abc$30656$new_n8931 i1=decoded_rs1[3] nq=$abc$30656$new_n9202
.subckt nexor2_x0 i0=$abc$30656$new_n8931 i1=$abc$30656$new_n3555 nq=$abc$30656$new_n9203
.subckt nexor2_x0 i0=$abc$30656$new_n9203 i1=$abc$30656$new_n9200 nq=$abc$30656$new_n9204
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8931 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9205
.subckt and3_x1 i0=$abc$30656$new_n9182 i1=$abc$30656$new_n8931 i2=$abc$30656$new_n8927 q=$abc$30656$new_n9206
.subckt nexor2_x0 i0=$abc$30656$new_n9189 i1=$abc$30656$new_n8931 nq=$abc$30656$new_n9207
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9207 i2=$abc$30656$new_n9205 nq=$abc$30656$new_n9208
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9204 i2=$abc$30656$new_n9208 nq=$abc$30656$new_n9209
.subckt nand2_x0 i0=$abc$30656$new_n9209 i1=$abc$30656$new_n9199 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28809
.subckt nand3_x0 i0=resetn i1=reg_next_pc[19] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9211
.subckt nand2_x0 i0=$abc$30656$new_n8937 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9212
.subckt and4_x1 i0=$abc$30656$new_n9182 i1=$abc$30656$new_n8936 i2=$abc$30656$new_n8931 i3=$abc$30656$new_n8927 q=$abc$30656$new_n9213
.subckt nexor2_x0 i0=$abc$30656$new_n9206 i1=$abc$30656$new_n8935 nq=$abc$30656$new_n9214
.subckt and21nor_x0 i0=$abc$30656$new_n3534 i1=$abc$30656$new_n9214 i2=$abc$30656$new_n3539 nq=$abc$30656$new_n9215
.subckt and2_x1 i0=$abc$30656$new_n8936 i1=decoded_imm_j[19] q=$abc$30656$new_n9216
.subckt nexor2_x0 i0=$abc$30656$new_n8936 i1=$abc$30656$new_n3554 nq=$abc$30656$new_n9217
.subckt or21nand_x0 i0=$abc$30656$new_n9200 i1=$abc$30656$new_n9202 i2=$abc$30656$new_n9201 nq=$abc$30656$new_n9218
.subckt and2_x1 i0=$abc$30656$new_n9218 i1=$abc$30656$new_n9217 q=$abc$30656$new_n9219
.subckt or21nand_x0 i0=$abc$30656$new_n9218 i1=$abc$30656$new_n9217 i2=instr_jal nq=$abc$30656$new_n9220
.subckt or21nand_x0 i0=$abc$30656$new_n9220 i1=$abc$30656$new_n9219 i2=$abc$30656$new_n9215 nq=$abc$30656$new_n9221
.subckt nand2_x0 i0=$abc$30656$new_n9221 i1=$abc$30656$new_n9212 nq=$abc$30656$new_n9222
.subckt nand2_x0 i0=$abc$30656$new_n9222 i1=$abc$30656$new_n9211 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28813
.subckt nand3_x0 i0=resetn i1=reg_next_pc[20] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9224
.subckt and21nor_x0 i0=$abc$30656$new_n9218 i1=$abc$30656$new_n9217 i2=$abc$30656$new_n9216 nq=$abc$30656$new_n9225
.subckt nand2_x0 i0=$abc$30656$new_n8940 i1=decoded_imm_j[20] nq=$abc$30656$new_n9226
.subckt nor2_x0 i0=$abc$30656$new_n8940 i1=decoded_imm_j[20] nq=$abc$30656$new_n9227
.subckt nexor2_x0 i0=$abc$30656$new_n8940 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9228
.subckt nexor2_x0 i0=$abc$30656$new_n9228 i1=$abc$30656$new_n9225 nq=$abc$30656$new_n9229
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8940 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9230
.subckt and2_x1 i0=$abc$30656$new_n9213 i1=$abc$30656$new_n8940 q=$abc$30656$new_n9231
.subckt nexor2_x0 i0=$abc$30656$new_n9213 i1=$abc$30656$new_n8940 nq=$abc$30656$new_n9232
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9232 i2=$abc$30656$new_n9230 nq=$abc$30656$new_n9233
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9229 i2=$abc$30656$new_n9233 nq=$abc$30656$new_n9234
.subckt nand2_x0 i0=$abc$30656$new_n9234 i1=$abc$30656$new_n9224 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28817
.subckt nand3_x0 i0=resetn i1=reg_next_pc[21] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9236
.subckt nand2_x0 i0=$abc$30656$new_n8946 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9237
.subckt and3_x1 i0=$abc$30656$new_n9213 i1=$abc$30656$new_n8945 i2=$abc$30656$new_n8940 q=$abc$30656$new_n9238
.subckt nexor2_x0 i0=$abc$30656$new_n9231 i1=$abc$30656$new_n8944 nq=$abc$30656$new_n9239
.subckt and21nor_x0 i0=$abc$30656$new_n3534 i1=$abc$30656$new_n9239 i2=$abc$30656$new_n3539 nq=$abc$30656$new_n9240
.subckt and2_x1 i0=$abc$30656$new_n8945 i1=decoded_imm_j[20] q=$abc$30656$new_n9241
.subckt nand2_x0 i0=$abc$30656$new_n8945 i1=decoded_imm_j[20] nq=$abc$30656$new_n9242
.subckt nexor2_x0 i0=$abc$30656$new_n8945 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9243
.subckt or21nand_x0 i0=$abc$30656$new_n9225 i1=$abc$30656$new_n9227 i2=$abc$30656$new_n9226 nq=$abc$30656$new_n9244
.subckt and2_x1 i0=$abc$30656$new_n9244 i1=$abc$30656$new_n9243 q=$abc$30656$new_n9245
.subckt nand2_x0 i0=$abc$30656$new_n9244 i1=$abc$30656$new_n9243 nq=$abc$30656$new_n9246
.subckt or21nand_x0 i0=$abc$30656$new_n9244 i1=$abc$30656$new_n9243 i2=instr_jal nq=$abc$30656$new_n9247
.subckt or21nand_x0 i0=$abc$30656$new_n9247 i1=$abc$30656$new_n9245 i2=$abc$30656$new_n9240 nq=$abc$30656$new_n9248
.subckt nand2_x0 i0=$abc$30656$new_n9248 i1=$abc$30656$new_n9237 nq=$abc$30656$new_n9249
.subckt nand2_x0 i0=$abc$30656$new_n9249 i1=$abc$30656$new_n9236 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28821
.subckt nand3_x0 i0=resetn i1=reg_next_pc[22] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9251
.subckt nand2_x0 i0=$abc$30656$new_n8950 i1=decoded_imm_j[20] nq=$abc$30656$new_n9252
.subckt nexor2_x0 i0=$abc$30656$new_n8950 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9253
.subckt nexor2_x0 i0=$abc$30656$new_n8950 i1=decoded_imm_j[20] nq=$abc$30656$new_n9254
.subckt nand3_x0 i0=$abc$30656$new_n9254 i1=$abc$30656$new_n9246 i2=$abc$30656$new_n9242 nq=$abc$30656$new_n9255
.subckt or21nand_x0 i0=$abc$30656$new_n9241 i1=$abc$30656$new_n9245 i2=$abc$30656$new_n9253 nq=$abc$30656$new_n9256
.subckt nand3_x0 i0=$abc$30656$new_n9256 i1=$abc$30656$new_n9255 i2=instr_jal nq=$abc$30656$new_n9257
.subckt and4_x1 i0=$abc$30656$new_n9213 i1=$abc$30656$new_n8950 i2=$abc$30656$new_n8945 i3=$abc$30656$new_n8940 q=$abc$30656$new_n9258
.subckt nexor2_x0 i0=$abc$30656$new_n9238 i1=$abc$30656$new_n8949 nq=$abc$30656$new_n9259
.subckt and21nor_x0 i0=$abc$30656$new_n3534 i1=$abc$30656$new_n9259 i2=$abc$30656$new_n3539 nq=$abc$30656$new_n9260
.subckt and2_x1 i0=$abc$30656$new_n9260 i1=$abc$30656$new_n9257 q=$abc$30656$new_n9261
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8950 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9262
.subckt or21nand_x0 i0=$abc$30656$new_n9262 i1=$abc$30656$new_n9261 i2=$abc$30656$new_n9251 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28825
.subckt nand3_x0 i0=resetn i1=reg_next_pc[23] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9264
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8954 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9265
.subckt or21nand_x0 i0=$abc$30656$new_n8950 i1=$abc$30656$new_n8945 i2=decoded_imm_j[20] nq=$abc$30656$new_n9266
.subckt nand2_x0 i0=$abc$30656$new_n9252 i1=$abc$30656$new_n9242 nq=$abc$30656$new_n9267
.subckt and3_x1 i0=$abc$30656$new_n9253 i1=$abc$30656$new_n9244 i2=$abc$30656$new_n9243 q=$abc$30656$new_n9268
.subckt nand3_x0 i0=$abc$30656$new_n9253 i1=$abc$30656$new_n9244 i2=$abc$30656$new_n9243 nq=$abc$30656$new_n9269
.subckt and2_x1 i0=$abc$30656$new_n8954 i1=decoded_imm_j[20] q=$abc$30656$new_n9270
.subckt nand2_x0 i0=$abc$30656$new_n8954 i1=decoded_imm_j[20] nq=$abc$30656$new_n9271
.subckt nexor2_x0 i0=$abc$30656$new_n8954 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9272
.subckt nexor2_x0 i0=$abc$30656$new_n8954 i1=decoded_imm_j[20] nq=$abc$30656$new_n9273
.subckt nand3_x0 i0=$abc$30656$new_n9273 i1=$abc$30656$new_n9269 i2=$abc$30656$new_n9266 nq=$abc$30656$new_n9274
.subckt and21nor_x0 i0=$abc$30656$new_n9266 i1=$abc$30656$new_n9269 i2=$abc$30656$new_n9273 nq=$abc$30656$new_n9275
.subckt or21nand_x0 i0=$abc$30656$new_n9267 i1=$abc$30656$new_n9268 i2=$abc$30656$new_n9272 nq=$abc$30656$new_n9276
.subckt and2_x1 i0=$abc$30656$new_n9276 i1=instr_jal q=$abc$30656$new_n9277
.subckt and2_x1 i0=$abc$30656$new_n9258 i1=$abc$30656$new_n8954 q=$abc$30656$new_n9278
.subckt nexor2_x0 i0=$abc$30656$new_n9258 i1=$abc$30656$new_n8954 nq=$abc$30656$new_n9279
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9279 i2=decoder_trigger nq=$abc$30656$new_n9280
.subckt and21nor_x0 i0=$abc$30656$new_n9274 i1=$abc$30656$new_n9277 i2=$abc$30656$new_n9280 nq=$abc$30656$new_n9281
.subckt or21nand_x0 i0=$abc$30656$new_n9281 i1=$abc$30656$new_n9265 i2=$abc$30656$new_n9264 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28829
.subckt nand3_x0 i0=resetn i1=reg_next_pc[24] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9283
.subckt nand2_x0 i0=$abc$30656$new_n8959 i1=decoded_imm_j[20] nq=$abc$30656$new_n9284
.subckt nexor2_x0 i0=$abc$30656$new_n8959 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9285
.subckt nexor2_x0 i0=$abc$30656$new_n8959 i1=decoded_imm_j[20] nq=$abc$30656$new_n9286
.subckt nand3_x0 i0=$abc$30656$new_n9286 i1=$abc$30656$new_n9276 i2=$abc$30656$new_n9271 nq=$abc$30656$new_n9287
.subckt or21nand_x0 i0=$abc$30656$new_n9270 i1=$abc$30656$new_n9275 i2=$abc$30656$new_n9285 nq=$abc$30656$new_n9288
.subckt nand3_x0 i0=$abc$30656$new_n9288 i1=$abc$30656$new_n9287 i2=instr_jal nq=$abc$30656$new_n9289
.subckt and3_x1 i0=$abc$30656$new_n9258 i1=$abc$30656$new_n8959 i2=$abc$30656$new_n8954 q=$abc$30656$new_n9290
.subckt nexor2_x0 i0=$abc$30656$new_n9278 i1=$abc$30656$new_n8958 nq=$abc$30656$new_n9291
.subckt and21nor_x0 i0=$abc$30656$new_n3534 i1=$abc$30656$new_n9291 i2=$abc$30656$new_n3539 nq=$abc$30656$new_n9292
.subckt and2_x1 i0=$abc$30656$new_n9292 i1=$abc$30656$new_n9289 q=$abc$30656$new_n9293
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8959 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9294
.subckt or21nand_x0 i0=$abc$30656$new_n9294 i1=$abc$30656$new_n9293 i2=$abc$30656$new_n9283 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28833
.subckt nand3_x0 i0=resetn i1=reg_next_pc[25] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9296
.subckt nand2_x0 i0=$abc$30656$new_n8964 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9297
.subckt and4_x1 i0=$abc$30656$new_n9258 i1=$abc$30656$new_n8963 i2=$abc$30656$new_n8959 i3=$abc$30656$new_n8954 q=$abc$30656$new_n9298
.subckt nexor2_x0 i0=$abc$30656$new_n9290 i1=$abc$30656$new_n8963 nq=$abc$30656$new_n9299
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9299 i2=decoder_trigger nq=$abc$30656$new_n9300
.subckt and2_x1 i0=$abc$30656$new_n9285 i1=$abc$30656$new_n9272 q=$abc$30656$new_n9301
.subckt nand2_x0 i0=$abc$30656$new_n9285 i1=$abc$30656$new_n9272 nq=$abc$30656$new_n9302
.subckt and4_x1 i0=$abc$30656$new_n9301 i1=$abc$30656$new_n9253 i2=$abc$30656$new_n9244 i3=$abc$30656$new_n9243 q=$abc$30656$new_n9303
.subckt nand4_x0 i0=$abc$30656$new_n9301 i1=$abc$30656$new_n9253 i2=$abc$30656$new_n9244 i3=$abc$30656$new_n9243 nq=$abc$30656$new_n9304
.subckt or21nand_x0 i0=$abc$30656$new_n8959 i1=$abc$30656$new_n8954 i2=decoded_imm_j[20] nq=$abc$30656$new_n9305
.subckt nand2_x0 i0=$abc$30656$new_n9284 i1=$abc$30656$new_n9271 nq=$abc$30656$new_n9306
.subckt and21nor_x0 i0=$abc$30656$new_n9267 i1=$abc$30656$new_n9301 i2=$abc$30656$new_n9306 nq=$abc$30656$new_n9307
.subckt or21nand_x0 i0=$abc$30656$new_n9266 i1=$abc$30656$new_n9302 i2=$abc$30656$new_n9305 nq=$abc$30656$new_n9308
.subckt and2_x1 i0=$abc$30656$new_n8963 i1=decoded_imm_j[20] q=$abc$30656$new_n9309
.subckt nand2_x0 i0=$abc$30656$new_n8963 i1=decoded_imm_j[20] nq=$abc$30656$new_n9310
.subckt nexor2_x0 i0=$abc$30656$new_n8963 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9311
.subckt nexor2_x0 i0=$abc$30656$new_n8963 i1=decoded_imm_j[20] nq=$abc$30656$new_n9312
.subckt and3_x1 i0=$abc$30656$new_n9312 i1=$abc$30656$new_n9307 i2=$abc$30656$new_n9304 q=$abc$30656$new_n9313
.subckt and21nor_x0 i0=$abc$30656$new_n9304 i1=$abc$30656$new_n9307 i2=$abc$30656$new_n9312 nq=$abc$30656$new_n9314
.subckt or21nand_x0 i0=$abc$30656$new_n9303 i1=$abc$30656$new_n9308 i2=$abc$30656$new_n9311 nq=$abc$30656$new_n9315
.subckt nor3_x0 i0=$abc$30656$new_n9314 i1=$abc$30656$new_n9313 i2=$abc$30656$new_n3534 nq=$abc$30656$new_n9316
.subckt or21nand_x0 i0=$abc$30656$new_n9316 i1=$abc$30656$new_n9300 i2=$abc$30656$new_n9297 nq=$abc$30656$new_n9317
.subckt nand2_x0 i0=$abc$30656$new_n9317 i1=$abc$30656$new_n9296 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28837
.subckt nand3_x0 i0=resetn i1=reg_next_pc[26] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9319
.subckt nand2_x0 i0=$abc$30656$new_n8967 i1=decoded_imm_j[20] nq=$abc$30656$new_n9320
.subckt nexor2_x0 i0=$abc$30656$new_n8967 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9321
.subckt nexor2_x0 i0=$abc$30656$new_n8967 i1=decoded_imm_j[20] nq=$abc$30656$new_n9322
.subckt nand3_x0 i0=$abc$30656$new_n9322 i1=$abc$30656$new_n9315 i2=$abc$30656$new_n9310 nq=$abc$30656$new_n9323
.subckt or21nand_x0 i0=$abc$30656$new_n9309 i1=$abc$30656$new_n9314 i2=$abc$30656$new_n9321 nq=$abc$30656$new_n9324
.subckt and3_x1 i0=$abc$30656$new_n9324 i1=$abc$30656$new_n9323 i2=instr_jal q=$abc$30656$new_n9325
.subckt and2_x1 i0=$abc$30656$new_n9298 i1=$abc$30656$new_n8967 q=$abc$30656$new_n9326
.subckt nexor2_x0 i0=$abc$30656$new_n9298 i1=$abc$30656$new_n8967 nq=$abc$30656$new_n9327
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9327 i2=decoder_trigger nq=$abc$30656$new_n9328
.subckt nand2_x0 i0=$abc$30656$new_n8968 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9329
.subckt or21nand_x0 i0=$abc$30656$new_n9325 i1=$abc$30656$new_n9328 i2=$abc$30656$new_n9329 nq=$abc$30656$new_n9330
.subckt nand2_x0 i0=$abc$30656$new_n9330 i1=$abc$30656$new_n9319 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28841
.subckt nand3_x0 i0=resetn i1=reg_next_pc[27] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9332
.subckt nand2_x0 i0=$abc$30656$new_n8973 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9333
.subckt or21nand_x0 i0=$abc$30656$new_n8967 i1=$abc$30656$new_n8963 i2=decoded_imm_j[20] nq=$abc$30656$new_n9334
.subckt nand2_x0 i0=$abc$30656$new_n9320 i1=$abc$30656$new_n9310 nq=$abc$30656$new_n9335
.subckt and21nor_x0 i0=$abc$30656$new_n9314 i1=$abc$30656$new_n9321 i2=$abc$30656$new_n9335 nq=$abc$30656$new_n9336
.subckt nand2_x0 i0=$abc$30656$new_n8972 i1=decoded_imm_j[20] nq=$abc$30656$new_n9337
.subckt nexor2_x0 i0=$abc$30656$new_n8972 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9338
.subckt nexor2_x0 i0=$abc$30656$new_n8972 i1=decoded_imm_j[20] nq=$abc$30656$new_n9339
.subckt and2_x1 i0=$abc$30656$new_n9339 i1=$abc$30656$new_n9336 q=$abc$30656$new_n9340
.subckt or21nand_x0 i0=$abc$30656$new_n9339 i1=$abc$30656$new_n9336 i2=instr_jal nq=$abc$30656$new_n9341
.subckt and3_x1 i0=$abc$30656$new_n9298 i1=$abc$30656$new_n8972 i2=$abc$30656$new_n8967 q=$abc$30656$new_n9342
.subckt nexor2_x0 i0=$abc$30656$new_n9326 i1=$abc$30656$new_n8971 nq=$abc$30656$new_n9343
.subckt and21nor_x0 i0=$abc$30656$new_n3534 i1=$abc$30656$new_n9343 i2=$abc$30656$new_n3539 nq=$abc$30656$new_n9344
.subckt or21nand_x0 i0=$abc$30656$new_n9340 i1=$abc$30656$new_n9341 i2=$abc$30656$new_n9344 nq=$abc$30656$new_n9345
.subckt nand2_x0 i0=$abc$30656$new_n9345 i1=$abc$30656$new_n9333 nq=$abc$30656$new_n9346
.subckt nand2_x0 i0=$abc$30656$new_n9346 i1=$abc$30656$new_n9332 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28845
.subckt and3_x1 i0=resetn i1=reg_next_pc[28] i2=$abc$30656$new_n3302 q=$abc$30656$new_n9348
.subckt or21nand_x0 i0=$abc$30656$new_n9336 i1=$abc$30656$new_n9339 i2=$abc$30656$new_n9337 nq=$abc$30656$new_n9349
.subckt nand2_x0 i0=$abc$30656$new_n8977 i1=decoded_imm_j[20] nq=$abc$30656$new_n9350
.subckt nexor2_x0 i0=$abc$30656$new_n8977 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9351
.subckt and2_x1 i0=$abc$30656$new_n9351 i1=$abc$30656$new_n9349 q=$abc$30656$new_n9352
.subckt or21nand_x0 i0=$abc$30656$new_n9351 i1=$abc$30656$new_n9349 i2=instr_jal nq=$abc$30656$new_n9353
.subckt nand4_x0 i0=$abc$30656$new_n9298 i1=$abc$30656$new_n8977 i2=$abc$30656$new_n8972 i3=$abc$30656$new_n8967 nq=$abc$30656$new_n9354
.subckt nexor2_x0 i0=$abc$30656$new_n9342 i1=$abc$30656$new_n8976 nq=$abc$30656$new_n9355
.subckt and21nor_x0 i0=$abc$30656$new_n3534 i1=$abc$30656$new_n9355 i2=$abc$30656$new_n3539 nq=$abc$30656$new_n9356
.subckt or21nand_x0 i0=$abc$30656$new_n9352 i1=$abc$30656$new_n9353 i2=$abc$30656$new_n9356 nq=$abc$30656$new_n9357
.subckt nand2_x0 i0=$abc$30656$new_n8978 i1=$abc$30656$new_n4017 nq=$abc$30656$new_n9358
.subckt and2_x1 i0=$abc$30656$new_n9358 i1=$abc$30656$new_n9357 q=$abc$30656$new_n9359
.subckt or2_x1 i0=$abc$30656$new_n9359 i1=$abc$30656$new_n9348 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28849
.subckt nand3_x0 i0=resetn i1=reg_next_pc[29] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9361
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8982 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9362
.subckt nor2_x0 i0=$abc$30656$new_n9354 i1=$abc$30656$new_n8981 nq=$abc$30656$new_n9363
.subckt nexor2_x0 i0=$abc$30656$new_n9354 i1=$abc$30656$new_n8981 nq=$abc$30656$new_n9364
.subckt or21nand_x0 i0=instr_jal i1=$abc$30656$new_n9364 i2=decoder_trigger nq=$abc$30656$new_n9365
.subckt and2_x1 i0=$abc$30656$new_n9351 i1=$abc$30656$new_n9338 q=$abc$30656$new_n9366
.subckt nand2_x0 i0=$abc$30656$new_n9351 i1=$abc$30656$new_n9338 nq=$abc$30656$new_n9367
.subckt and3_x1 i0=$abc$30656$new_n9366 i1=$abc$30656$new_n9321 i2=$abc$30656$new_n9314 q=$abc$30656$new_n9368
.subckt nand3_x0 i0=$abc$30656$new_n9366 i1=$abc$30656$new_n9321 i2=$abc$30656$new_n9314 nq=$abc$30656$new_n9369
.subckt or21nand_x0 i0=$abc$30656$new_n8977 i1=$abc$30656$new_n8972 i2=decoded_imm_j[20] nq=$abc$30656$new_n9370
.subckt nand2_x0 i0=$abc$30656$new_n9350 i1=$abc$30656$new_n9337 nq=$abc$30656$new_n9371
.subckt and21nor_x0 i0=$abc$30656$new_n9335 i1=$abc$30656$new_n9366 i2=$abc$30656$new_n9371 nq=$abc$30656$new_n9372
.subckt or21nand_x0 i0=$abc$30656$new_n9334 i1=$abc$30656$new_n9367 i2=$abc$30656$new_n9370 nq=$abc$30656$new_n9373
.subckt nand2_x0 i0=$abc$30656$new_n8982 i1=decoded_imm_j[20] nq=$abc$30656$new_n9374
.subckt nexor2_x0 i0=$abc$30656$new_n8982 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9375
.subckt nexor2_x0 i0=$abc$30656$new_n8982 i1=decoded_imm_j[20] nq=$abc$30656$new_n9376
.subckt nand3_x0 i0=$abc$30656$new_n9376 i1=$abc$30656$new_n9372 i2=$abc$30656$new_n9369 nq=$abc$30656$new_n9377
.subckt or21nand_x0 i0=$abc$30656$new_n9368 i1=$abc$30656$new_n9373 i2=$abc$30656$new_n9375 nq=$abc$30656$new_n9378
.subckt and2_x1 i0=$abc$30656$new_n9377 i1=instr_jal q=$abc$30656$new_n9379
.subckt and21nor_x0 i0=$abc$30656$new_n9379 i1=$abc$30656$new_n9378 i2=$abc$30656$new_n9365 nq=$abc$30656$new_n9380
.subckt or21nand_x0 i0=$abc$30656$new_n9380 i1=$abc$30656$new_n9362 i2=$abc$30656$new_n9361 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28853
.subckt nand3_x0 i0=resetn i1=reg_next_pc[30] i2=$abc$30656$new_n3302 nq=$abc$30656$new_n9382
.subckt nor2_x0 i0=$abc$30656$new_n8987 i1=decoded_imm_j[20] nq=$abc$30656$new_n9383
.subckt or2_x1 i0=$abc$30656$new_n8987 i1=decoded_imm_j[20] q=$abc$30656$new_n9384
.subckt and2_x1 i0=$abc$30656$new_n9378 i1=$abc$30656$new_n9374 q=$abc$30656$new_n9385
.subckt nand2_x0 i0=$abc$30656$new_n8987 i1=decoded_imm_j[20] nq=$abc$30656$new_n9386
.subckt and3_x1 i0=$abc$30656$new_n9386 i1=$abc$30656$new_n9378 i2=$abc$30656$new_n9374 q=$abc$30656$new_n9387
.subckt nand3_x0 i0=$abc$30656$new_n9386 i1=$abc$30656$new_n9378 i2=$abc$30656$new_n9374 nq=$abc$30656$new_n9388
.subckt nexor2_x0 i0=$abc$30656$new_n8987 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9389
.subckt nexor2_x0 i0=$abc$30656$new_n9389 i1=$abc$30656$new_n9385 nq=$abc$30656$new_n9390
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8987 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9391
.subckt nor3_x0 i0=$abc$30656$new_n9354 i1=$abc$30656$new_n8986 i2=$abc$30656$new_n8981 nq=$abc$30656$new_n9392
.subckt nexor2_x0 i0=$abc$30656$new_n9363 i1=$abc$30656$new_n8987 nq=$abc$30656$new_n9393
.subckt and21nor_x0 i0=$abc$30656$new_n4024 i1=$abc$30656$new_n9393 i2=$abc$30656$new_n9391 nq=$abc$30656$new_n9394
.subckt or21nand_x0 i0=$abc$30656$new_n4013 i1=$abc$30656$new_n9390 i2=$abc$30656$new_n9394 nq=$abc$30656$new_n9395
.subckt nand2_x0 i0=$abc$30656$new_n9395 i1=$abc$30656$new_n9382 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28857
.subckt and3_x1 i0=resetn i1=$abc$30656$new_n3302 i2=reg_next_pc[31] q=$abc$30656$new_n9397
.subckt nexor2_x0 i0=$abc$30656$new_n8991 i1=$abc$30656$new_n3545 nq=$abc$30656$new_n9398
.subckt nexor2_x0 i0=$abc$30656$new_n8991 i1=decoded_imm_j[20] nq=$abc$30656$new_n9399
.subckt or21nand_x0 i0=$abc$30656$new_n9383 i1=$abc$30656$new_n9387 i2=$abc$30656$new_n9399 nq=$abc$30656$new_n9400
.subckt nand3_x0 i0=$abc$30656$new_n9398 i1=$abc$30656$new_n9388 i2=$abc$30656$new_n9384 nq=$abc$30656$new_n9401
.subckt nand3_x0 i0=$abc$30656$new_n9401 i1=$abc$30656$new_n9400 i2=instr_jal nq=$abc$30656$new_n9402
.subckt nexor2_x0 i0=$abc$30656$new_n9392 i1=$abc$30656$new_n8991 nq=$abc$30656$new_n9403
.subckt nand2_x0 i0=$abc$30656$new_n9403 i1=decoder_trigger nq=$abc$30656$new_n9404
.subckt nand2_x0 i0=$abc$30656$new_n9404 i1=$abc$30656$new_n4013 nq=$abc$30656$new_n9405
.subckt or21nand_x0 i0=decoder_trigger i1=$abc$30656$new_n8991 i2=$abc$30656$new_n3978 nq=$abc$30656$new_n9406
.subckt and21nor_x0 i0=$abc$30656$new_n9402 i1=$abc$30656$new_n9405 i2=$abc$30656$new_n9406 nq=$abc$30656$new_n9407
.subckt or2_x1 i0=$abc$30656$new_n9407 i1=$abc$30656$new_n9397 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28861
.subckt and2_x1 i0=$abc$30656$new_n3404 i1=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28863
.subckt and2_x1 i0=count_cycle[1] i1=count_cycle[0] q=$abc$30656$new_n9410
.subckt or21nand_x0 i0=count_cycle[1] i1=count_cycle[0] i2=resetn nq=$abc$30656$new_n9411
.subckt nor2_x0 i0=$abc$30656$new_n9411 i1=$abc$30656$new_n9410 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28865
.subckt and3_x1 i0=count_cycle[2] i1=count_cycle[1] i2=count_cycle[0] q=$abc$30656$new_n9413
.subckt nand3_x0 i0=count_cycle[2] i1=count_cycle[1] i2=count_cycle[0] nq=$abc$30656$new_n9414
.subckt and21nor_x0 i0=count_cycle[0] i1=count_cycle[1] i2=count_cycle[2] nq=$abc$30656$new_n9415
.subckt nor3_x0 i0=$abc$30656$new_n9415 i1=$abc$30656$new_n9413 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28867
.subckt and4_x1 i0=count_cycle[3] i1=count_cycle[2] i2=count_cycle[1] i3=count_cycle[0] q=$abc$30656$new_n9417
.subckt nand4_x0 i0=count_cycle[3] i1=count_cycle[2] i2=count_cycle[1] i3=count_cycle[0] nq=$abc$30656$new_n9418
.subckt and21nor_x0 i0=$abc$30656$new_n9414 i1=$abc$30656$new_n3405 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9419
.subckt and2_x1 i0=$abc$30656$new_n9419 i1=$abc$30656$new_n9418 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28869
.subckt nand2_x0 i0=$abc$30656$new_n9417 i1=count_cycle[4] nq=$abc$30656$new_n9421
.subckt and21nor_x0 i0=$abc$30656$new_n9418 i1=$abc$30656$new_n3406 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9422
.subckt and2_x1 i0=$abc$30656$new_n9422 i1=$abc$30656$new_n9421 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28871
.subckt and3_x1 i0=$abc$30656$new_n9417 i1=count_cycle[5] i2=count_cycle[4] q=$abc$30656$new_n9424
.subckt nand3_x0 i0=$abc$30656$new_n9417 i1=count_cycle[5] i2=count_cycle[4] nq=$abc$30656$new_n9425
.subckt and21nor_x0 i0=count_cycle[4] i1=$abc$30656$new_n9417 i2=count_cycle[5] nq=$abc$30656$new_n9426
.subckt nor3_x0 i0=$abc$30656$new_n9426 i1=$abc$30656$new_n9424 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28873
.subckt and4_x1 i0=$abc$30656$new_n9417 i1=count_cycle[6] i2=count_cycle[5] i3=count_cycle[4] q=$abc$30656$new_n9428
.subckt nand4_x0 i0=$abc$30656$new_n9417 i1=count_cycle[6] i2=count_cycle[5] i3=count_cycle[4] nq=$abc$30656$new_n9429
.subckt and21nor_x0 i0=$abc$30656$new_n9425 i1=$abc$30656$new_n3407 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9430
.subckt and2_x1 i0=$abc$30656$new_n9430 i1=$abc$30656$new_n9429 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28875
.subckt nand2_x0 i0=$abc$30656$new_n9428 i1=count_cycle[7] nq=$abc$30656$new_n9432
.subckt nand2_x0 i0=$abc$30656$new_n9429 i1=$abc$30656$new_n3408 nq=$abc$30656$new_n9433
.subckt and3_x1 i0=$abc$30656$new_n9433 i1=$abc$30656$new_n9432 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28877
.subckt and3_x1 i0=$abc$30656$new_n9428 i1=count_cycle[8] i2=count_cycle[7] q=$abc$30656$new_n9435
.subckt nand3_x0 i0=$abc$30656$new_n9428 i1=count_cycle[8] i2=count_cycle[7] nq=$abc$30656$new_n9436
.subckt and21nor_x0 i0=count_cycle[7] i1=$abc$30656$new_n9428 i2=count_cycle[8] nq=$abc$30656$new_n9437
.subckt nor3_x0 i0=$abc$30656$new_n9437 i1=$abc$30656$new_n9435 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28879
.subckt and4_x1 i0=$abc$30656$new_n9428 i1=count_cycle[9] i2=count_cycle[8] i3=count_cycle[7] q=$abc$30656$new_n9439
.subckt nand4_x0 i0=$abc$30656$new_n9428 i1=count_cycle[9] i2=count_cycle[8] i3=count_cycle[7] nq=$abc$30656$new_n9440
.subckt and21nor_x0 i0=$abc$30656$new_n9436 i1=$abc$30656$new_n3409 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9441
.subckt and2_x1 i0=$abc$30656$new_n9441 i1=$abc$30656$new_n9440 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28881
.subckt and2_x1 i0=$abc$30656$new_n9439 i1=count_cycle[10] q=$abc$30656$new_n9443
.subckt nor2_x0 i0=$abc$30656$new_n9439 i1=count_cycle[10] nq=$abc$30656$new_n9444
.subckt nor3_x0 i0=$abc$30656$new_n9444 i1=$abc$30656$new_n9443 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28883
.subckt and3_x1 i0=$abc$30656$new_n9439 i1=count_cycle[11] i2=count_cycle[10] q=$abc$30656$new_n9446
.subckt nand3_x0 i0=$abc$30656$new_n9439 i1=count_cycle[11] i2=count_cycle[10] nq=$abc$30656$new_n9447
.subckt and21nor_x0 i0=count_cycle[10] i1=$abc$30656$new_n9439 i2=count_cycle[11] nq=$abc$30656$new_n9448
.subckt nor3_x0 i0=$abc$30656$new_n9448 i1=$abc$30656$new_n9446 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28885
.subckt and4_x1 i0=$abc$30656$new_n9439 i1=count_cycle[12] i2=count_cycle[11] i3=count_cycle[10] q=$abc$30656$new_n9450
.subckt nand4_x0 i0=$abc$30656$new_n9439 i1=count_cycle[12] i2=count_cycle[11] i3=count_cycle[10] nq=$abc$30656$new_n9451
.subckt and21nor_x0 i0=$abc$30656$new_n9447 i1=$abc$30656$new_n3410 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9452
.subckt and2_x1 i0=$abc$30656$new_n9452 i1=$abc$30656$new_n9451 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28887
.subckt and2_x1 i0=$abc$30656$new_n9450 i1=count_cycle[13] q=$abc$30656$new_n9454
.subckt nor2_x0 i0=$abc$30656$new_n9450 i1=count_cycle[13] nq=$abc$30656$new_n9455
.subckt nor3_x0 i0=$abc$30656$new_n9455 i1=$abc$30656$new_n9454 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28889
.subckt and3_x1 i0=$abc$30656$new_n9450 i1=count_cycle[14] i2=count_cycle[13] q=$abc$30656$new_n9457
.subckt nand3_x0 i0=$abc$30656$new_n9450 i1=count_cycle[14] i2=count_cycle[13] nq=$abc$30656$new_n9458
.subckt and21nor_x0 i0=count_cycle[13] i1=$abc$30656$new_n9450 i2=count_cycle[14] nq=$abc$30656$new_n9459
.subckt nor3_x0 i0=$abc$30656$new_n9459 i1=$abc$30656$new_n9457 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28891
.subckt and4_x1 i0=$abc$30656$new_n9450 i1=count_cycle[15] i2=count_cycle[14] i3=count_cycle[13] q=$abc$30656$new_n9461
.subckt nand4_x0 i0=$abc$30656$new_n9450 i1=count_cycle[15] i2=count_cycle[14] i3=count_cycle[13] nq=$abc$30656$new_n9462
.subckt and21nor_x0 i0=$abc$30656$new_n9458 i1=$abc$30656$new_n3411 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9463
.subckt and2_x1 i0=$abc$30656$new_n9463 i1=$abc$30656$new_n9462 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28893
.subckt and2_x1 i0=$abc$30656$new_n9461 i1=count_cycle[16] q=$abc$30656$new_n9465
.subckt nor2_x0 i0=$abc$30656$new_n9461 i1=count_cycle[16] nq=$abc$30656$new_n9466
.subckt nor3_x0 i0=$abc$30656$new_n9466 i1=$abc$30656$new_n9465 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28895
.subckt and3_x1 i0=$abc$30656$new_n9461 i1=count_cycle[17] i2=count_cycle[16] q=$abc$30656$new_n9468
.subckt nand3_x0 i0=$abc$30656$new_n9461 i1=count_cycle[17] i2=count_cycle[16] nq=$abc$30656$new_n9469
.subckt and21nor_x0 i0=count_cycle[16] i1=$abc$30656$new_n9461 i2=count_cycle[17] nq=$abc$30656$new_n9470
.subckt nor3_x0 i0=$abc$30656$new_n9470 i1=$abc$30656$new_n9468 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28897
.subckt and4_x1 i0=$abc$30656$new_n9461 i1=count_cycle[18] i2=count_cycle[17] i3=count_cycle[16] q=$abc$30656$new_n9472
.subckt nand4_x0 i0=$abc$30656$new_n9461 i1=count_cycle[18] i2=count_cycle[17] i3=count_cycle[16] nq=$abc$30656$new_n9473
.subckt and21nor_x0 i0=$abc$30656$new_n9469 i1=$abc$30656$new_n3412 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9474
.subckt and2_x1 i0=$abc$30656$new_n9474 i1=$abc$30656$new_n9473 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28899
.subckt and2_x1 i0=$abc$30656$new_n9472 i1=count_cycle[19] q=$abc$30656$new_n9476
.subckt nor2_x0 i0=$abc$30656$new_n9472 i1=count_cycle[19] nq=$abc$30656$new_n9477
.subckt nor3_x0 i0=$abc$30656$new_n9477 i1=$abc$30656$new_n9476 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28901
.subckt and3_x1 i0=$abc$30656$new_n9472 i1=count_cycle[20] i2=count_cycle[19] q=$abc$30656$new_n9479
.subckt nand3_x0 i0=$abc$30656$new_n9472 i1=count_cycle[20] i2=count_cycle[19] nq=$abc$30656$new_n9480
.subckt and21nor_x0 i0=count_cycle[19] i1=$abc$30656$new_n9472 i2=count_cycle[20] nq=$abc$30656$new_n9481
.subckt nor3_x0 i0=$abc$30656$new_n9481 i1=$abc$30656$new_n9479 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28903
.subckt and4_x1 i0=$abc$30656$new_n9472 i1=count_cycle[21] i2=count_cycle[20] i3=count_cycle[19] q=$abc$30656$new_n9483
.subckt nand4_x0 i0=$abc$30656$new_n9472 i1=count_cycle[21] i2=count_cycle[20] i3=count_cycle[19] nq=$abc$30656$new_n9484
.subckt and21nor_x0 i0=$abc$30656$new_n9480 i1=$abc$30656$new_n3413 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9485
.subckt and2_x1 i0=$abc$30656$new_n9485 i1=$abc$30656$new_n9484 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28905
.subckt and2_x1 i0=$abc$30656$new_n9483 i1=count_cycle[22] q=$abc$30656$new_n9487
.subckt nor2_x0 i0=$abc$30656$new_n9483 i1=count_cycle[22] nq=$abc$30656$new_n9488
.subckt nor3_x0 i0=$abc$30656$new_n9488 i1=$abc$30656$new_n9487 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28907
.subckt and3_x1 i0=$abc$30656$new_n9483 i1=count_cycle[23] i2=count_cycle[22] q=$abc$30656$new_n9490
.subckt nand3_x0 i0=$abc$30656$new_n9483 i1=count_cycle[23] i2=count_cycle[22] nq=$abc$30656$new_n9491
.subckt and21nor_x0 i0=count_cycle[22] i1=$abc$30656$new_n9483 i2=count_cycle[23] nq=$abc$30656$new_n9492
.subckt nor3_x0 i0=$abc$30656$new_n9492 i1=$abc$30656$new_n9490 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28909
.subckt and4_x1 i0=$abc$30656$new_n9483 i1=count_cycle[24] i2=count_cycle[23] i3=count_cycle[22] q=$abc$30656$new_n9494
.subckt nand4_x0 i0=$abc$30656$new_n9483 i1=count_cycle[24] i2=count_cycle[23] i3=count_cycle[22] nq=$abc$30656$new_n9495
.subckt and21nor_x0 i0=$abc$30656$new_n9491 i1=$abc$30656$new_n3414 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9496
.subckt and2_x1 i0=$abc$30656$new_n9496 i1=$abc$30656$new_n9495 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28911
.subckt and2_x1 i0=$abc$30656$new_n9494 i1=count_cycle[25] q=$abc$30656$new_n9498
.subckt nor2_x0 i0=$abc$30656$new_n9494 i1=count_cycle[25] nq=$abc$30656$new_n9499
.subckt nor3_x0 i0=$abc$30656$new_n9499 i1=$abc$30656$new_n9498 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28913
.subckt and3_x1 i0=$abc$30656$new_n9494 i1=count_cycle[26] i2=count_cycle[25] q=$abc$30656$new_n9501
.subckt nand3_x0 i0=$abc$30656$new_n9494 i1=count_cycle[26] i2=count_cycle[25] nq=$abc$30656$new_n9502
.subckt and21nor_x0 i0=count_cycle[25] i1=$abc$30656$new_n9494 i2=count_cycle[26] nq=$abc$30656$new_n9503
.subckt nor3_x0 i0=$abc$30656$new_n9503 i1=$abc$30656$new_n9501 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28915
.subckt and4_x1 i0=$abc$30656$new_n9494 i1=count_cycle[27] i2=count_cycle[26] i3=count_cycle[25] q=$abc$30656$new_n9505
.subckt nand4_x0 i0=$abc$30656$new_n9494 i1=count_cycle[27] i2=count_cycle[26] i3=count_cycle[25] nq=$abc$30656$new_n9506
.subckt and21nor_x0 i0=$abc$30656$new_n9502 i1=$abc$30656$new_n3415 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9507
.subckt and2_x1 i0=$abc$30656$new_n9507 i1=$abc$30656$new_n9506 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28917
.subckt and2_x1 i0=$abc$30656$new_n9505 i1=count_cycle[28] q=$abc$30656$new_n9509
.subckt nor2_x0 i0=$abc$30656$new_n9505 i1=count_cycle[28] nq=$abc$30656$new_n9510
.subckt nor3_x0 i0=$abc$30656$new_n9510 i1=$abc$30656$new_n9509 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28919
.subckt and3_x1 i0=$abc$30656$new_n9505 i1=count_cycle[29] i2=count_cycle[28] q=$abc$30656$new_n9512
.subckt nand3_x0 i0=$abc$30656$new_n9505 i1=count_cycle[29] i2=count_cycle[28] nq=$abc$30656$new_n9513
.subckt and21nor_x0 i0=count_cycle[28] i1=$abc$30656$new_n9505 i2=count_cycle[29] nq=$abc$30656$new_n9514
.subckt nor3_x0 i0=$abc$30656$new_n9514 i1=$abc$30656$new_n9512 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28921
.subckt and4_x1 i0=$abc$30656$new_n9505 i1=count_cycle[30] i2=count_cycle[29] i3=count_cycle[28] q=$abc$30656$new_n9516
.subckt nand4_x0 i0=$abc$30656$new_n9505 i1=count_cycle[30] i2=count_cycle[29] i3=count_cycle[28] nq=$abc$30656$new_n9517
.subckt and21nor_x0 i0=$abc$30656$new_n9513 i1=$abc$30656$new_n3416 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9518
.subckt and2_x1 i0=$abc$30656$new_n9518 i1=$abc$30656$new_n9517 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28923
.subckt and2_x1 i0=$abc$30656$new_n9516 i1=count_cycle[31] q=$abc$30656$new_n9520
.subckt nor2_x0 i0=$abc$30656$new_n9516 i1=count_cycle[31] nq=$abc$30656$new_n9521
.subckt nor3_x0 i0=$abc$30656$new_n9521 i1=$abc$30656$new_n9520 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28925
.subckt and3_x1 i0=$abc$30656$new_n9516 i1=count_cycle[32] i2=count_cycle[31] q=$abc$30656$new_n9523
.subckt nand3_x0 i0=$abc$30656$new_n9516 i1=count_cycle[32] i2=count_cycle[31] nq=$abc$30656$new_n9524
.subckt and21nor_x0 i0=count_cycle[31] i1=$abc$30656$new_n9516 i2=count_cycle[32] nq=$abc$30656$new_n9525
.subckt nor3_x0 i0=$abc$30656$new_n9525 i1=$abc$30656$new_n9523 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28927
.subckt and4_x1 i0=$abc$30656$new_n9516 i1=count_cycle[33] i2=count_cycle[32] i3=count_cycle[31] q=$abc$30656$new_n9527
.subckt nand4_x0 i0=$abc$30656$new_n9516 i1=count_cycle[33] i2=count_cycle[32] i3=count_cycle[31] nq=$abc$30656$new_n9528
.subckt and21nor_x0 i0=$abc$30656$new_n9524 i1=$abc$30656$new_n3417 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9529
.subckt and2_x1 i0=$abc$30656$new_n9529 i1=$abc$30656$new_n9528 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28929
.subckt and2_x1 i0=$abc$30656$new_n9527 i1=count_cycle[34] q=$abc$30656$new_n9531
.subckt or21nand_x0 i0=$abc$30656$new_n9527 i1=count_cycle[34] i2=resetn nq=$abc$30656$new_n9532
.subckt nor2_x0 i0=$abc$30656$new_n9532 i1=$abc$30656$new_n9531 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28931
.subckt and3_x1 i0=$abc$30656$new_n9527 i1=count_cycle[35] i2=count_cycle[34] q=$abc$30656$new_n9534
.subckt nand3_x0 i0=$abc$30656$new_n9527 i1=count_cycle[35] i2=count_cycle[34] nq=$abc$30656$new_n9535
.subckt and21nor_x0 i0=count_cycle[34] i1=$abc$30656$new_n9527 i2=count_cycle[35] nq=$abc$30656$new_n9536
.subckt nor3_x0 i0=$abc$30656$new_n9536 i1=$abc$30656$new_n9534 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28933
.subckt and4_x1 i0=$abc$30656$new_n9527 i1=count_cycle[36] i2=count_cycle[35] i3=count_cycle[34] q=$abc$30656$new_n9538
.subckt nand4_x0 i0=$abc$30656$new_n9527 i1=count_cycle[36] i2=count_cycle[35] i3=count_cycle[34] nq=$abc$30656$new_n9539
.subckt and21nor_x0 i0=$abc$30656$new_n9535 i1=$abc$30656$new_n3418 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9540
.subckt and2_x1 i0=$abc$30656$new_n9540 i1=$abc$30656$new_n9539 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28935
.subckt and2_x1 i0=$abc$30656$new_n9538 i1=count_cycle[37] q=$abc$30656$new_n9542
.subckt or21nand_x0 i0=$abc$30656$new_n9538 i1=count_cycle[37] i2=resetn nq=$abc$30656$new_n9543
.subckt nor2_x0 i0=$abc$30656$new_n9543 i1=$abc$30656$new_n9542 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28937
.subckt and3_x1 i0=$abc$30656$new_n9538 i1=count_cycle[38] i2=count_cycle[37] q=$abc$30656$new_n9545
.subckt nand3_x0 i0=$abc$30656$new_n9538 i1=count_cycle[38] i2=count_cycle[37] nq=$abc$30656$new_n9546
.subckt and21nor_x0 i0=count_cycle[37] i1=$abc$30656$new_n9538 i2=count_cycle[38] nq=$abc$30656$new_n9547
.subckt nor3_x0 i0=$abc$30656$new_n9547 i1=$abc$30656$new_n9545 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28939
.subckt and4_x1 i0=$abc$30656$new_n9538 i1=count_cycle[39] i2=count_cycle[38] i3=count_cycle[37] q=$abc$30656$new_n9549
.subckt nand4_x0 i0=$abc$30656$new_n9538 i1=count_cycle[39] i2=count_cycle[38] i3=count_cycle[37] nq=$abc$30656$new_n9550
.subckt and21nor_x0 i0=$abc$30656$new_n9546 i1=$abc$30656$new_n3419 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9551
.subckt and2_x1 i0=$abc$30656$new_n9551 i1=$abc$30656$new_n9550 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28941
.subckt and2_x1 i0=$abc$30656$new_n9549 i1=count_cycle[40] q=$abc$30656$new_n9553
.subckt or21nand_x0 i0=$abc$30656$new_n9549 i1=count_cycle[40] i2=resetn nq=$abc$30656$new_n9554
.subckt nor2_x0 i0=$abc$30656$new_n9554 i1=$abc$30656$new_n9553 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28943
.subckt and3_x1 i0=$abc$30656$new_n9549 i1=count_cycle[41] i2=count_cycle[40] q=$abc$30656$new_n9556
.subckt nand3_x0 i0=$abc$30656$new_n9549 i1=count_cycle[41] i2=count_cycle[40] nq=$abc$30656$new_n9557
.subckt and21nor_x0 i0=count_cycle[40] i1=$abc$30656$new_n9549 i2=count_cycle[41] nq=$abc$30656$new_n9558
.subckt nor3_x0 i0=$abc$30656$new_n9558 i1=$abc$30656$new_n9556 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28945
.subckt and4_x1 i0=$abc$30656$new_n9549 i1=count_cycle[42] i2=count_cycle[41] i3=count_cycle[40] q=$abc$30656$new_n9560
.subckt nand4_x0 i0=$abc$30656$new_n9549 i1=count_cycle[42] i2=count_cycle[41] i3=count_cycle[40] nq=$abc$30656$new_n9561
.subckt and21nor_x0 i0=$abc$30656$new_n9557 i1=$abc$30656$new_n3420 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9562
.subckt and2_x1 i0=$abc$30656$new_n9562 i1=$abc$30656$new_n9561 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28947
.subckt and2_x1 i0=$abc$30656$new_n9560 i1=count_cycle[43] q=$abc$30656$new_n9564
.subckt or21nand_x0 i0=$abc$30656$new_n9560 i1=count_cycle[43] i2=resetn nq=$abc$30656$new_n9565
.subckt nor2_x0 i0=$abc$30656$new_n9565 i1=$abc$30656$new_n9564 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28949
.subckt and3_x1 i0=$abc$30656$new_n9560 i1=count_cycle[44] i2=count_cycle[43] q=$abc$30656$new_n9567
.subckt and21nor_x0 i0=count_cycle[43] i1=$abc$30656$new_n9560 i2=count_cycle[44] nq=$abc$30656$new_n9568
.subckt nor3_x0 i0=$abc$30656$new_n9568 i1=$abc$30656$new_n9567 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28951
.subckt and4_x1 i0=$abc$30656$new_n9560 i1=count_cycle[45] i2=count_cycle[44] i3=count_cycle[43] q=$abc$30656$new_n9570
.subckt nor2_x0 i0=$abc$30656$new_n9567 i1=count_cycle[45] nq=$abc$30656$new_n9571
.subckt nor3_x0 i0=$abc$30656$new_n9571 i1=$abc$30656$new_n9570 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28953
.subckt and2_x1 i0=$abc$30656$new_n9570 i1=count_cycle[46] q=$abc$30656$new_n9573
.subckt or21nand_x0 i0=$abc$30656$new_n9570 i1=count_cycle[46] i2=resetn nq=$abc$30656$new_n9574
.subckt nor2_x0 i0=$abc$30656$new_n9574 i1=$abc$30656$new_n9573 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28955
.subckt and3_x1 i0=$abc$30656$new_n9570 i1=count_cycle[47] i2=count_cycle[46] q=$abc$30656$new_n9576
.subckt nand3_x0 i0=$abc$30656$new_n9570 i1=count_cycle[47] i2=count_cycle[46] nq=$abc$30656$new_n9577
.subckt and21nor_x0 i0=count_cycle[46] i1=$abc$30656$new_n9570 i2=count_cycle[47] nq=$abc$30656$new_n9578
.subckt nor3_x0 i0=$abc$30656$new_n9578 i1=$abc$30656$new_n9576 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28957
.subckt and4_x1 i0=$abc$30656$new_n9570 i1=count_cycle[48] i2=count_cycle[47] i3=count_cycle[46] q=$abc$30656$new_n9580
.subckt nand4_x0 i0=$abc$30656$new_n9570 i1=count_cycle[48] i2=count_cycle[47] i3=count_cycle[46] nq=$abc$30656$new_n9581
.subckt and21nor_x0 i0=$abc$30656$new_n9577 i1=$abc$30656$new_n3421 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9582
.subckt and2_x1 i0=$abc$30656$new_n9582 i1=$abc$30656$new_n9581 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28959
.subckt nand2_x0 i0=$abc$30656$new_n9580 i1=count_cycle[49] nq=$abc$30656$new_n9584
.subckt nand2_x0 i0=$abc$30656$new_n9581 i1=$abc$30656$new_n3422 nq=$abc$30656$new_n9585
.subckt and3_x1 i0=$abc$30656$new_n9585 i1=$abc$30656$new_n9584 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28961
.subckt and3_x1 i0=$abc$30656$new_n9580 i1=count_cycle[50] i2=count_cycle[49] q=$abc$30656$new_n9587
.subckt and21nor_x0 i0=count_cycle[49] i1=$abc$30656$new_n9580 i2=count_cycle[50] nq=$abc$30656$new_n9588
.subckt nor3_x0 i0=$abc$30656$new_n9588 i1=$abc$30656$new_n9587 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28963
.subckt and4_x1 i0=$abc$30656$new_n9580 i1=count_cycle[51] i2=count_cycle[50] i3=count_cycle[49] q=$abc$30656$new_n9590
.subckt nor2_x0 i0=$abc$30656$new_n9587 i1=count_cycle[51] nq=$abc$30656$new_n9591
.subckt nor3_x0 i0=$abc$30656$new_n9591 i1=$abc$30656$new_n9590 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28965
.subckt and2_x1 i0=$abc$30656$new_n9590 i1=count_cycle[52] q=$abc$30656$new_n9593
.subckt nor2_x0 i0=$abc$30656$new_n9590 i1=count_cycle[52] nq=$abc$30656$new_n9594
.subckt nor3_x0 i0=$abc$30656$new_n9594 i1=$abc$30656$new_n9593 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28967
.subckt and3_x1 i0=$abc$30656$new_n9590 i1=count_cycle[53] i2=count_cycle[52] q=$abc$30656$new_n9596
.subckt nand3_x0 i0=$abc$30656$new_n9590 i1=count_cycle[53] i2=count_cycle[52] nq=$abc$30656$new_n9597
.subckt and21nor_x0 i0=count_cycle[52] i1=$abc$30656$new_n9590 i2=count_cycle[53] nq=$abc$30656$new_n9598
.subckt nor3_x0 i0=$abc$30656$new_n9598 i1=$abc$30656$new_n9596 i2=$abc$30656$new_n3396 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$28969
.subckt and4_x1 i0=$abc$30656$new_n9590 i1=count_cycle[54] i2=count_cycle[53] i3=count_cycle[52] q=$abc$30656$new_n9600
.subckt nand4_x0 i0=$abc$30656$new_n9590 i1=count_cycle[54] i2=count_cycle[53] i3=count_cycle[52] nq=$abc$30656$new_n9601
.subckt and21nor_x0 i0=$abc$30656$new_n9597 i1=$abc$30656$new_n3423 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9602
.subckt and2_x1 i0=$abc$30656$new_n9602 i1=$abc$30656$new_n9601 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28971
.subckt nand2_x0 i0=$abc$30656$new_n9600 i1=count_cycle[55] nq=$abc$30656$new_n9604
.subckt and21nor_x0 i0=$abc$30656$new_n9601 i1=$abc$30656$new_n3424 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9605
.subckt and2_x1 i0=$abc$30656$new_n9605 i1=$abc$30656$new_n9604 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28973
.subckt nand3_x0 i0=$abc$30656$new_n9600 i1=count_cycle[56] i2=count_cycle[55] nq=$abc$30656$new_n9607
.subckt or21nand_x0 i0=$abc$30656$new_n3424 i1=$abc$30656$new_n9601 i2=$abc$30656$new_n3425 nq=$abc$30656$new_n9608
.subckt and3_x1 i0=$abc$30656$new_n9608 i1=$abc$30656$new_n9607 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28975
.subckt and4_x1 i0=$abc$30656$new_n9600 i1=count_cycle[57] i2=count_cycle[56] i3=count_cycle[55] q=$abc$30656$new_n9610
.subckt nand4_x0 i0=$abc$30656$new_n9600 i1=count_cycle[57] i2=count_cycle[56] i3=count_cycle[55] nq=$abc$30656$new_n9611
.subckt and21nor_x0 i0=$abc$30656$new_n9607 i1=$abc$30656$new_n3426 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9612
.subckt and2_x1 i0=$abc$30656$new_n9612 i1=$abc$30656$new_n9611 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28977
.subckt nand2_x0 i0=$abc$30656$new_n9610 i1=count_cycle[58] nq=$abc$30656$new_n9614
.subckt and21nor_x0 i0=$abc$30656$new_n9611 i1=$abc$30656$new_n3427 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9615
.subckt and2_x1 i0=$abc$30656$new_n9615 i1=$abc$30656$new_n9614 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28979
.subckt nand3_x0 i0=$abc$30656$new_n9610 i1=count_cycle[59] i2=count_cycle[58] nq=$abc$30656$new_n9617
.subckt or21nand_x0 i0=$abc$30656$new_n3427 i1=$abc$30656$new_n9611 i2=$abc$30656$new_n3428 nq=$abc$30656$new_n9618
.subckt and3_x1 i0=$abc$30656$new_n9618 i1=$abc$30656$new_n9617 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28981
.subckt and4_x1 i0=$abc$30656$new_n9610 i1=count_cycle[60] i2=count_cycle[59] i3=count_cycle[58] q=$abc$30656$new_n9620
.subckt nand4_x0 i0=$abc$30656$new_n9610 i1=count_cycle[60] i2=count_cycle[59] i3=count_cycle[58] nq=$abc$30656$new_n9621
.subckt and21nor_x0 i0=$abc$30656$new_n9617 i1=$abc$30656$new_n3429 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9622
.subckt and2_x1 i0=$abc$30656$new_n9622 i1=$abc$30656$new_n9621 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28983
.subckt nand2_x0 i0=$abc$30656$new_n9620 i1=count_cycle[61] nq=$abc$30656$new_n9624
.subckt and21nor_x0 i0=$abc$30656$new_n9621 i1=$abc$30656$new_n3430 i2=$abc$30656$new_n3396 nq=$abc$30656$new_n9625
.subckt and2_x1 i0=$abc$30656$new_n9625 i1=$abc$30656$new_n9624 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28985
.subckt and3_x1 i0=$abc$30656$new_n9620 i1=count_cycle[62] i2=count_cycle[61] q=$abc$30656$new_n9627
.subckt nand3_x0 i0=$abc$30656$new_n9620 i1=count_cycle[62] i2=count_cycle[61] nq=$abc$30656$new_n9628
.subckt or21nand_x0 i0=$abc$30656$new_n3430 i1=$abc$30656$new_n9621 i2=$abc$30656$new_n3431 nq=$abc$30656$new_n9629
.subckt and3_x1 i0=$abc$30656$new_n9629 i1=$abc$30656$new_n9628 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28987
.subckt nexor2_x0 i0=$abc$30656$new_n9627 i1=$abc$30656$new_n3432 nq=$abc$30656$new_n9631
.subckt and2_x1 i0=$abc$30656$new_n9631 i1=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28989
.subckt nand4_x0 i0=$abc$30656$new_n5848 i1=$abc$30656$new_n3531 i2=cpu_state[4] i3=$abc$30656$new_n3292 nq=$abc$30656$new_n9633
.subckt and4_x1 i0=$abc$30656$new_n9633 i1=$abc$30656$new_n7834 i2=$abc$30656$new_n5856 i3=$abc$30656$new_n4004 q=$abc$30656$new_n9634
.subckt and3_x1 i0=$abc$30656$new_n9634 i1=$abc$30656$new_n3970 i2=$abc$30656$new_n3964 q=$abc$30656$new_n9635
.subckt nand3_x0 i0=$abc$30656$new_n9634 i1=$abc$30656$new_n3970 i2=$abc$30656$new_n3964 nq=$abc$30656$new_n9636
.subckt nand2_x0 i0=$abc$30656$new_n9636 i1=$abc$30656$new_n3497 nq=$abc$30656$new_n9637
.subckt and21nor_x0 i0=$abc$30656$new_n7924 i1=$abc$30656$new_n7921 i2=$abc$30656$new_n7920 nq=$abc$30656$new_n9638
.subckt nexor2_x0 i0=decoded_imm[31] i1=reg_op1[31] nq=$abc$30656$new_n9639
.subckt nexor2_x0 i0=$abc$30656$new_n9639 i1=$abc$30656$new_n9638 nq=$abc$30656$new_n9640
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[3][31] i1=cpuregs[7][31] q=$abc$30656$new_n9641
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[2][31] i1=cpuregs[6][31] q=$abc$30656$new_n9642
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n9642 i1=$abc$30656$new_n9641 q=$abc$30656$new_n9643
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[10][31] i1=cpuregs[14][31] q=$abc$30656$new_n9644
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[11][31] i1=cpuregs[15][31] q=$abc$30656$new_n9645
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n9645 i1=$abc$30656$new_n9644 q=$abc$30656$new_n9646
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[19][31] i1=cpuregs[23][31] q=$abc$30656$new_n9647
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[18][31] i1=cpuregs[22][31] q=$abc$30656$new_n9648
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n9648 i1=$abc$30656$new_n9647 q=$abc$30656$new_n9649
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[27][31] i1=cpuregs[31][31] q=$abc$30656$new_n9650
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[26][31] i1=cpuregs[30][31] q=$abc$30656$new_n9651
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n9651 i1=$abc$30656$new_n9650 q=$abc$30656$new_n9652
.subckt nand2_x0 i0=$abc$30656$new_n9646 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n9653
.subckt and21nor_x0 i0=$abc$30656$new_n3871 i1=$abc$30656$new_n9643 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n9654
.subckt and2_x1 i0=$abc$30656$new_n9654 i1=$abc$30656$new_n9653 q=$abc$30656$new_n9655
.subckt nand2_x0 i0=$abc$30656$new_n9652 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n9656
.subckt and21nor_x0 i0=$abc$30656$new_n3871 i1=$abc$30656$new_n9649 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n9657
.subckt and2_x1 i0=$abc$30656$new_n9657 i1=$abc$30656$new_n9656 q=$abc$30656$new_n9658
.subckt or3_x1 i0=$abc$30656$new_n9658 i1=$abc$30656$new_n9655 i2=$abc$30656$new_n3869 q=$abc$30656$new_n9659
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[1][31] i1=cpuregs[5][31] q=$abc$30656$new_n9660
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[0][31] i1=cpuregs[4][31] q=$abc$30656$new_n9661
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n9661 i1=$abc$30656$new_n9660 q=$abc$30656$new_n9662
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[8][31] i1=cpuregs[12][31] q=$abc$30656$new_n9663
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[9][31] i1=cpuregs[13][31] q=$abc$30656$new_n9664
.subckt mux2_x1 cmd=$abc$30656$new_n3868 i0=$abc$30656$new_n9664 i1=$abc$30656$new_n9663 q=$abc$30656$new_n9665
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[17][31] i1=cpuregs[21][31] q=$abc$30656$new_n9666
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[16][31] i1=cpuregs[20][31] q=$abc$30656$new_n9667
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n9667 i1=$abc$30656$new_n9666 q=$abc$30656$new_n9668
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[25][31] i1=cpuregs[29][31] q=$abc$30656$new_n9669
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[2] i0=cpuregs[24][31] i1=cpuregs[28][31] q=$abc$30656$new_n9670
.subckt mux2_x1 cmd=$\cpuregs$rdreg[1]$q[0] i0=$abc$30656$new_n9670 i1=$abc$30656$new_n9669 q=$abc$30656$new_n9671
.subckt nand2_x0 i0=$abc$30656$new_n9665 i1=$\cpuregs$rdreg[1]$q[3] nq=$abc$30656$new_n9672
.subckt and21nor_x0 i0=$abc$30656$new_n3871 i1=$abc$30656$new_n9662 i2=$\cpuregs$rdreg[1]$q[4] nq=$abc$30656$new_n9673
.subckt nand2_x0 i0=$abc$30656$new_n9673 i1=$abc$30656$new_n9672 nq=$abc$30656$new_n9674
.subckt nand2_x0 i0=$abc$30656$new_n9668 i1=$abc$30656$new_n3871 nq=$abc$30656$new_n9675
.subckt and21nor_x0 i0=$\cpuregs$rdreg[1]$q[3] i1=$abc$30656$new_n9671 i2=$abc$30656$new_n3872 nq=$abc$30656$new_n9676
.subckt nand2_x0 i0=$abc$30656$new_n9676 i1=$abc$30656$new_n9675 nq=$abc$30656$new_n9677
.subckt nand3_x0 i0=$abc$30656$new_n9677 i1=$abc$30656$new_n9674 i2=$abc$30656$new_n3869 nq=$abc$30656$new_n9678
.subckt and21nor_x0 i0=$abc$30656$new_n9678 i1=$abc$30656$new_n9659 i2=$abc$30656$new_n5867 nq=$abc$30656$new_n9679
.subckt and21nor_x0 i0=$abc$30656$new_n4000 i1=$abc$30656$new_n3499 i2=$abc$30656$new_n3464 nq=$abc$30656$new_n9680
.subckt and21nor_x0 i0=$abc$30656$new_n3505 i1=$abc$30656$new_n4001 i2=$abc$30656$new_n5850 nq=$abc$30656$new_n9681
.subckt nand2_x0 i0=$abc$30656$new_n9681 i1=$abc$30656$new_n9680 nq=$abc$30656$new_n9682
.subckt nand4_x0 i0=$abc$30656$new_n5853 i1=is_lui_auipc_jal i2=$abc$30656$new_n3535 i3=reg_pc[31] nq=$abc$30656$new_n9683
.subckt and2_x1 i0=$abc$30656$new_n9683 i1=$abc$30656$new_n9682 q=$abc$30656$new_n9684
.subckt nand2_x0 i0=$abc$30656$new_n9684 i1=$abc$30656$new_n9635 nq=$abc$30656$new_n9685
.subckt nor2_x0 i0=$abc$30656$new_n9685 i1=$abc$30656$new_n9679 nq=$abc$30656$new_n9686
.subckt or21nand_x0 i0=$abc$30656$new_n3967 i1=$abc$30656$new_n9640 i2=$abc$30656$new_n9686 nq=$abc$30656$new_n9687
.subckt and2_x1 i0=$abc$30656$new_n9687 i1=$abc$30656$new_n9637 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28991
.subckt and2_x1 i0=$abc$30656$new_n3398 i1=resetn q=$abc$30656$new_n9689
.subckt nand2_x0 i0=$abc$30656$new_n3398 i1=resetn nq=$abc$30656$new_n9690
.subckt or21nand_x0 i0=mem_do_wdata i1=$abc$30656$new_n3900 i2=$abc$30656$new_n3883 nq=$abc$30656$new_n9691
.subckt and21nor_x0 i0=$abc$30656$new_n3290 i1=$abc$30656$new_n3899 i2=$abc$30656$new_n3884 nq=$abc$30656$new_n9692
.subckt and2_x1 i0=$abc$30656$new_n9692 i1=$abc$30656$new_n9689 q=$abc$30656$new_n9693
.subckt nand2_x0 i0=$abc$30656$new_n9692 i1=$abc$30656$new_n9689 nq=$abc$30656$new_n9694
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[2] i1=mem_la_addr[2] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28993
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[3] i1=mem_la_addr[3] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28995
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[4] i1=mem_la_addr[4] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28997
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[5] i1=mem_la_addr[5] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28999
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[6] i1=mem_la_addr[6] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29001
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[7] i1=mem_la_addr[7] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29003
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[8] i1=mem_la_addr[8] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29005
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[9] i1=mem_la_addr[9] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29007
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[10] i1=mem_la_addr[10] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29009
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[11] i1=mem_la_addr[11] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29011
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[12] i1=mem_la_addr[12] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29013
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[13] i1=mem_la_addr[13] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29015
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[14] i1=mem_la_addr[14] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29017
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[15] i1=mem_la_addr[15] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29019
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[16] i1=mem_la_addr[16] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29021
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[17] i1=mem_la_addr[17] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29023
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[18] i1=mem_la_addr[18] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29025
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[19] i1=mem_la_addr[19] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29027
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[20] i1=mem_la_addr[20] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29029
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[21] i1=mem_la_addr[21] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29031
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[22] i1=mem_la_addr[22] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29033
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[23] i1=mem_la_addr[23] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29035
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[24] i1=mem_la_addr[24] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29037
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[25] i1=mem_la_addr[25] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29039
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[26] i1=mem_la_addr[26] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29041
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[27] i1=mem_la_addr[27] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29043
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[28] i1=mem_la_addr[28] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29045
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[29] i1=mem_la_addr[29] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29047
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[30] i1=mem_la_addr[30] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29049
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_addr[31] i1=mem_la_addr[31] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29051
.subckt mux2_x1 cmd=$abc$30656$new_n4026 i0=mem_do_prefetch i1=$abc$30656$new_n3533 q=$abc$30656$new_n9725
.subckt and3_x1 i0=$abc$30656$new_n9725 i1=$abc$30656$new_n3952 i2=resetn q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29055
.subckt nand2_x0 i0=$abc$30656$new_n4030 i1=is_sb_sh_sw nq=$abc$30656$new_n9727
.subckt or21nand_x0 i0=$abc$30656$new_n3542 i1=$abc$30656$new_n3923 i2=$abc$30656$new_n9727 nq=$abc$30656$new_n9728
.subckt nand3_x0 i0=$abc$30656$new_n4030 i1=$abc$30656$new_n3542 i2=is_sll_srl_sra nq=$abc$30656$new_n9729
.subckt nand3_x0 i0=$abc$30656$new_n9729 i1=$abc$30656$new_n4007 i2=$abc$30656$new_n3540 nq=$abc$30656$new_n9730
.subckt nor2_x0 i0=$abc$30656$new_n9730 i1=$abc$30656$new_n3923 nq=$abc$30656$new_n9731
.subckt or2_x1 i0=$abc$30656$new_n9730 i1=$abc$30656$new_n3923 q=$abc$30656$new_n9732
.subckt nor2_x0 i0=cpu_state[2] i1=cpu_state[1] nq=$abc$30656$new_n9733
.subckt or3_x1 i0=cpu_state[4] i1=cpu_state[2] i2=cpu_state[1] q=$abc$30656$new_n9734
.subckt and2_x1 i0=$abc$30656$new_n9734 i1=$abc$30656$new_n4047 q=$abc$30656$new_n9735
.subckt nand2_x0 i0=$abc$30656$new_n9734 i1=$abc$30656$new_n4047 nq=$abc$30656$new_n9736
.subckt and21nor_x0 i0=cpu_state[2] i1=$abc$30656$new_n9732 i2=$abc$30656$new_n9736 nq=$abc$30656$new_n9737
.subckt or21nand_x0 i0=$abc$30656$new_n3463 i1=$abc$30656$new_n9731 i2=$abc$30656$new_n9735 nq=$abc$30656$new_n9738
.subckt mux2_x1 cmd=$abc$30656$new_n5852 i0=mem_do_prefetch i1=$abc$30656$new_n4025 q=$abc$30656$new_n9739
.subckt and21nor_x0 i0=cpu_state[2] i1=$abc$30656$new_n9728 i2=$abc$30656$new_n9739 nq=$abc$30656$new_n9740
.subckt nand2_x0 i0=$abc$30656$new_n9738 i1=$abc$30656$new_n3300 nq=$abc$30656$new_n9741
.subckt and21nor_x0 i0=$abc$30656$new_n9740 i1=$abc$30656$new_n9737 i2=$abc$30656$new_n3975 nq=$abc$30656$new_n9742
.subckt nand2_x0 i0=$abc$30656$new_n9742 i1=$abc$30656$new_n9741 nq=$abc$30656$new_n9743
.subckt nor2_x0 i0=cpu_state[0] i1=cpu_state[1] nq=$abc$30656$new_n9744
.subckt and2_x1 i0=resetn i1=is_beq_bne_blt_bge_bltu_bgeu q=$abc$30656$new_n9745
.subckt nand3_x0 i0=$abc$30656$new_n9745 i1=$abc$30656$new_n9744 i2=$abc$30656$new_n5855 nq=$abc$30656$new_n9746
.subckt or21nand_x0 i0=$abc$30656$new_n4999 i1=$abc$30656$new_n9746 i2=$abc$30656$new_n9743 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29059
.subckt nand3_x0 i0=$abc$30656$new_n3952 i1=resetn i2=mem_do_rdata nq=$abc$30656$new_n9748
.subckt nand2_x0 i0=$abc$30656$new_n9748 i1=$abc$30656$new_n3982 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29063
.subckt nand3_x0 i0=$abc$30656$new_n3952 i1=resetn i2=mem_do_wdata nq=$abc$30656$new_n9750
.subckt and2_x1 i0=$abc$30656$new_n9733 i1=$abc$30656$new_n4067 q=$abc$30656$new_n9751
.subckt nand2_x0 i0=$abc$30656$new_n9733 i1=$abc$30656$new_n4067 nq=$abc$30656$new_n9752
.subckt nor4_x0 i0=cpu_state[6] i1=cpu_state[4] i2=cpu_state[2] i3=cpu_state[3] nq=$abc$30656$new_n9753
.subckt and2_x1 i0=$abc$30656$new_n9753 i1=$abc$30656$new_n9744 q=$abc$30656$new_n9754
.subckt nand3_x0 i0=$abc$30656$new_n9754 i1=$abc$30656$new_n3956 i2=$abc$30656$new_n3290 nq=$abc$30656$new_n9755
.subckt nand2_x0 i0=$abc$30656$new_n9755 i1=$abc$30656$new_n9750 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29067
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=reg_op2[0] nq=$abc$30656$new_n9757
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][0] i1=cpuregs[15][0] q=$abc$30656$new_n9758
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[10][0] i1=cpuregs[11][0] q=$abc$30656$new_n9759
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9759 i1=$abc$30656$new_n9758 q=$abc$30656$new_n9760
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][0] i1=cpuregs[13][0] q=$abc$30656$new_n9761
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[8][0] i1=cpuregs[9][0] q=$abc$30656$new_n9762
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9762 i1=$abc$30656$new_n9761 q=$abc$30656$new_n9763
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=cpuregs[3][0] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9764
.subckt and21nor_x0 i0=$abc$30656$new_n3592 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n9764 nq=$abc$30656$new_n9765
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][0] i1=cpuregs[6][0] q=$abc$30656$new_n9766
.subckt and2_x1 i0=$abc$30656$new_n9766 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9767
.subckt nor3_x0 i0=$abc$30656$new_n9767 i1=$abc$30656$new_n9765 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n9768
.subckt nor2_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=cpuregs[1][0] nq=$abc$30656$new_n9769
.subckt or21nand_x0 i0=$abc$30656$new_n3593 i1=cpuregs[5][0] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9770
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][0] i1=cpuregs[4][0] q=$abc$30656$new_n9771
.subckt nand2_x0 i0=$abc$30656$new_n9771 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n9772
.subckt or21nand_x0 i0=$abc$30656$new_n9769 i1=$abc$30656$new_n9770 i2=$abc$30656$new_n9772 nq=$abc$30656$new_n9773
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][0] i1=cpuregs[28][0] q=$abc$30656$new_n9774
.subckt and2_x1 i0=$abc$30656$new_n9774 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9775
.subckt or2_x1 i0=cpuregs[25][0] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n9776
.subckt and21nor_x0 i0=$abc$30656$new_n3597 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9777
.subckt and21nor_x0 i0=$abc$30656$new_n9777 i1=$abc$30656$new_n9776 i2=$abc$30656$new_n9775 nq=$abc$30656$new_n9778
.subckt nand2_x0 i0=$abc$30656$new_n9778 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n9779
.subckt or2_x1 i0=cpuregs[27][0] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n9780
.subckt and21nor_x0 i0=$abc$30656$new_n3598 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9781
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][0] i1=cpuregs[30][0] q=$abc$30656$new_n9782
.subckt and2_x1 i0=$abc$30656$new_n9782 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9783
.subckt and21nor_x0 i0=$abc$30656$new_n9780 i1=$abc$30656$new_n9781 i2=$abc$30656$new_n9783 nq=$abc$30656$new_n9784
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n9784 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n9785
.subckt nand2_x0 i0=$abc$30656$new_n9785 i1=$abc$30656$new_n9779 nq=$abc$30656$new_n9786
.subckt or21nand_x0 i0=cpuregs[19][0] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9787
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3596 i2=$abc$30656$new_n9787 nq=$abc$30656$new_n9788
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][0] i1=cpuregs[22][0] q=$abc$30656$new_n9789
.subckt and2_x1 i0=$abc$30656$new_n9789 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9790
.subckt or3_x1 i0=$abc$30656$new_n9790 i1=$abc$30656$new_n9788 i2=$abc$30656$new_n3590 q=$abc$30656$new_n9791
.subckt or2_x1 i0=cpuregs[17][0] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n9792
.subckt and21nor_x0 i0=$abc$30656$new_n3595 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9793
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][0] i1=cpuregs[20][0] q=$abc$30656$new_n9794
.subckt and2_x1 i0=$abc$30656$new_n9794 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9795
.subckt and21nor_x0 i0=$abc$30656$new_n9792 i1=$abc$30656$new_n9793 i2=$abc$30656$new_n9795 nq=$abc$30656$new_n9796
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n9796 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n9797
.subckt nand2_x0 i0=$abc$30656$new_n9797 i1=$abc$30656$new_n9791 nq=$abc$30656$new_n9798
.subckt nand3_x0 i0=$abc$30656$new_n9798 i1=$abc$30656$new_n9786 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n9799
.subckt or2_x1 i0=$abc$30656$new_n9763 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n9800
.subckt or2_x1 i0=$abc$30656$new_n9760 i1=$abc$30656$new_n3590 q=$abc$30656$new_n9801
.subckt nand3_x0 i0=$abc$30656$new_n9801 i1=$abc$30656$new_n9800 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n9802
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n9773 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n9803
.subckt or2_x1 i0=$abc$30656$new_n9803 i1=$abc$30656$new_n9768 q=$abc$30656$new_n9804
.subckt nand3_x0 i0=$abc$30656$new_n9804 i1=$abc$30656$new_n9802 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n9805
.subckt and3_x1 i0=$abc$30656$new_n9805 i1=$abc$30656$new_n9799 i2=$abc$30656$new_n5512 q=$abc$30656$new_n9806
.subckt and21nor_x0 i0=$abc$30656$new_n3600 i1=$abc$30656$new_n4031 i2=$abc$30656$new_n4006 nq=$abc$30656$new_n9807
.subckt or21nand_x0 i0=$abc$30656$new_n4031 i1=$abc$30656$new_n9806 i2=$abc$30656$new_n9807 nq=$abc$30656$new_n9808
.subckt nand2_x0 i0=$abc$30656$new_n9808 i1=$abc$30656$new_n9757 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29069
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=reg_op2[1] nq=$abc$30656$new_n9810
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][1] i1=cpuregs[20][1] q=$abc$30656$new_n9811
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][1] i1=cpuregs[22][1] q=$abc$30656$new_n9812
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n9812 i1=$abc$30656$new_n9811 q=$abc$30656$new_n9813
.subckt nor2_x0 i0=$abc$30656$new_n9813 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9814
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][1] i1=cpuregs[21][1] q=$abc$30656$new_n9815
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][1] i1=cpuregs[23][1] q=$abc$30656$new_n9816
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n9816 i1=$abc$30656$new_n9815 q=$abc$30656$new_n9817
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n9817 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n9818
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[25][1] i1=cpuregs[27][1] q=$abc$30656$new_n9819
.subckt nand2_x0 i0=$abc$30656$new_n9819 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n9820
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[29][1] i1=cpuregs[31][1] q=$abc$30656$new_n9821
.subckt and21nor_x0 i0=$abc$30656$new_n9821 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9822
.subckt nand2_x0 i0=$abc$30656$new_n9822 i1=$abc$30656$new_n9820 nq=$abc$30656$new_n9823
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[24][1] i1=cpuregs[26][1] q=$abc$30656$new_n9824
.subckt nand2_x0 i0=$abc$30656$new_n9824 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n9825
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=cpuregs[28][1] i1=cpuregs[30][1] q=$abc$30656$new_n9826
.subckt and21nor_x0 i0=$abc$30656$new_n9826 i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9827
.subckt and21nor_x0 i0=$abc$30656$new_n9827 i1=$abc$30656$new_n9825 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n9828
.subckt nand2_x0 i0=$abc$30656$new_n9828 i1=$abc$30656$new_n9823 nq=$abc$30656$new_n9829
.subckt or21nand_x0 i0=$abc$30656$new_n9814 i1=$abc$30656$new_n9818 i2=$abc$30656$new_n9829 nq=$abc$30656$new_n9830
.subckt nand2_x0 i0=$abc$30656$new_n3603 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n9831
.subckt and21nor_x0 i0=$abc$30656$new_n3601 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9832
.subckt nand2_x0 i0=$abc$30656$new_n9832 i1=$abc$30656$new_n9831 nq=$abc$30656$new_n9833
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][1] i1=cpuregs[6][1] q=$abc$30656$new_n9834
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n9834 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n9835
.subckt and2_x1 i0=$abc$30656$new_n9835 i1=$abc$30656$new_n9833 q=$abc$30656$new_n9836
.subckt or21nand_x0 i0=cpuregs[1][1] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9837
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3602 i2=$abc$30656$new_n9837 nq=$abc$30656$new_n9838
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][1] i1=cpuregs[4][1] q=$abc$30656$new_n9839
.subckt nand2_x0 i0=$abc$30656$new_n9839 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n9840
.subckt nand2_x0 i0=$abc$30656$new_n9840 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n9841
.subckt or21nand_x0 i0=$abc$30656$new_n9841 i1=$abc$30656$new_n9838 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n9842
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][1] i1=cpuregs[15][1] q=$abc$30656$new_n9843
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[10][1] i1=cpuregs[11][1] q=$abc$30656$new_n9844
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9844 i1=$abc$30656$new_n9843 q=$abc$30656$new_n9845
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][1] i1=cpuregs[13][1] q=$abc$30656$new_n9846
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[8][1] i1=cpuregs[9][1] q=$abc$30656$new_n9847
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9847 i1=$abc$30656$new_n9846 q=$abc$30656$new_n9848
.subckt nor2_x0 i0=$abc$30656$new_n9848 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n9849
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n9845 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n9850
.subckt or2_x1 i0=$abc$30656$new_n9850 i1=$abc$30656$new_n9849 q=$abc$30656$new_n9851
.subckt or21nand_x0 i0=$abc$30656$new_n9836 i1=$abc$30656$new_n9842 i2=$abc$30656$new_n9851 nq=$abc$30656$new_n9852
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[4] i0=$abc$30656$new_n9852 i1=$abc$30656$new_n9830 q=$abc$30656$new_n9853
.subckt and21nor_x0 i0=$abc$30656$new_n9853 i1=$abc$30656$new_n5512 i2=$abc$30656$new_n4031 nq=$abc$30656$new_n9854
.subckt or21nand_x0 i0=decoded_imm[1] i1=$abc$30656$new_n4030 i2=$abc$30656$new_n4005 nq=$abc$30656$new_n9855
.subckt or21nand_x0 i0=$abc$30656$new_n9855 i1=$abc$30656$new_n9854 i2=$abc$30656$new_n9810 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29071
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=reg_op2[2] nq=$abc$30656$new_n9857
.subckt and21nor_x0 i0=$abc$30656$new_n5556 i1=$abc$30656$new_n5512 i2=$abc$30656$new_n4031 nq=$abc$30656$new_n9858
.subckt or21nand_x0 i0=decoded_imm[2] i1=$abc$30656$new_n4030 i2=$abc$30656$new_n4005 nq=$abc$30656$new_n9859
.subckt or21nand_x0 i0=$abc$30656$new_n9859 i1=$abc$30656$new_n9858 i2=$abc$30656$new_n9857 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29073
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=reg_op2[3] nq=$abc$30656$new_n9861
.subckt and21nor_x0 i0=$abc$30656$new_n5611 i1=$abc$30656$new_n5610 i2=$abc$30656$new_n4031 nq=$abc$30656$new_n9862
.subckt or21nand_x0 i0=decoded_imm[3] i1=$abc$30656$new_n4030 i2=$abc$30656$new_n4005 nq=$abc$30656$new_n9863
.subckt or21nand_x0 i0=$abc$30656$new_n9863 i1=$abc$30656$new_n9862 i2=$abc$30656$new_n9861 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29075
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=reg_op2[4] nq=$abc$30656$new_n9865
.subckt and21nor_x0 i0=$abc$30656$new_n5662 i1=$abc$30656$new_n5661 i2=$abc$30656$new_n4031 nq=$abc$30656$new_n9866
.subckt or21nand_x0 i0=decoded_imm[4] i1=$abc$30656$new_n4030 i2=$abc$30656$new_n4005 nq=$abc$30656$new_n9867
.subckt or21nand_x0 i0=$abc$30656$new_n9867 i1=$abc$30656$new_n9866 i2=$abc$30656$new_n9865 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29077
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3476 nq=$abc$30656$new_n9869
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][5] i1=cpuregs[20][5] q=$abc$30656$new_n9870
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][5] i1=cpuregs[22][5] q=$abc$30656$new_n9871
.subckt nand2_x0 i0=$abc$30656$new_n3632 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n9872
.subckt and21nor_x0 i0=$abc$30656$new_n3630 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9873
.subckt nand2_x0 i0=$abc$30656$new_n9873 i1=$abc$30656$new_n9872 nq=$abc$30656$new_n9874
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][5] i1=cpuregs[6][5] q=$abc$30656$new_n9875
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n9875 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n9876
.subckt and2_x1 i0=$abc$30656$new_n9876 i1=$abc$30656$new_n9874 q=$abc$30656$new_n9877
.subckt or21nand_x0 i0=cpuregs[1][5] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9878
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3631 i2=$abc$30656$new_n9878 nq=$abc$30656$new_n9879
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][5] i1=cpuregs[4][5] q=$abc$30656$new_n9880
.subckt nand2_x0 i0=$abc$30656$new_n9880 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n9881
.subckt nand2_x0 i0=$abc$30656$new_n9881 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n9882
.subckt and2_x1 i0=$abc$30656$new_n3637 i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n9883
.subckt or21nand_x0 i0=cpuregs[19][5] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9884
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n9871 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n9885
.subckt or21nand_x0 i0=$abc$30656$new_n9883 i1=$abc$30656$new_n9884 i2=$abc$30656$new_n9885 nq=$abc$30656$new_n9886
.subckt nand2_x0 i0=$abc$30656$new_n3636 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n9887
.subckt or2_x1 i0=cpuregs[17][5] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n9888
.subckt and2_x1 i0=$abc$30656$new_n9888 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n9889
.subckt nand2_x0 i0=$abc$30656$new_n9889 i1=$abc$30656$new_n9887 nq=$abc$30656$new_n9890
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n9870 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n9891
.subckt and21nor_x0 i0=$abc$30656$new_n9891 i1=$abc$30656$new_n9890 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n9892
.subckt nand2_x0 i0=$abc$30656$new_n9892 i1=$abc$30656$new_n9886 nq=$abc$30656$new_n9893
.subckt or21nand_x0 i0=$abc$30656$new_n9882 i1=$abc$30656$new_n9879 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n9894
.subckt or2_x1 i0=$abc$30656$new_n9894 i1=$abc$30656$new_n9877 q=$abc$30656$new_n9895
.subckt and3_x1 i0=$abc$30656$new_n9895 i1=$abc$30656$new_n9893 i2=$abc$30656$new_n3594 q=$abc$30656$new_n9896
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][5] i1=cpuregs[29][5] q=$abc$30656$new_n9897
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][5] i1=cpuregs[25][5] q=$abc$30656$new_n9898
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9898 i1=$abc$30656$new_n9897 q=$abc$30656$new_n9899
.subckt nand2_x0 i0=$abc$30656$new_n9899 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n9900
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][5] i1=cpuregs[31][5] q=$abc$30656$new_n9901
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][5] i1=cpuregs[27][5] q=$abc$30656$new_n9902
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9902 i1=$abc$30656$new_n9901 q=$abc$30656$new_n9903
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n9903 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n9904
.subckt and2_x1 i0=$abc$30656$new_n9904 i1=$abc$30656$new_n9900 q=$abc$30656$new_n9905
.subckt nand2_x0 i0=cpuregs[15][5] i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n9906
.subckt and21nor_x0 i0=cpuregs[11][5] i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9907
.subckt nand2_x0 i0=$abc$30656$new_n9907 i1=$abc$30656$new_n9906 nq=$abc$30656$new_n9908
.subckt and21nor_x0 i0=cpuregs[14][5] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9909
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3634 i2=$abc$30656$new_n9909 nq=$abc$30656$new_n9910
.subckt and2_x1 i0=$abc$30656$new_n9910 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n9911
.subckt nand2_x0 i0=$abc$30656$new_n9911 i1=$abc$30656$new_n9908 nq=$abc$30656$new_n9912
.subckt nand2_x0 i0=cpuregs[9][5] i1=$abc$30656$new_n3593 nq=$abc$30656$new_n9913
.subckt and21nor_x0 i0=cpuregs[13][5] i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9914
.subckt nand2_x0 i0=$abc$30656$new_n9914 i1=$abc$30656$new_n9913 nq=$abc$30656$new_n9915
.subckt and21nor_x0 i0=cpuregs[12][5] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9916
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3633 i2=$abc$30656$new_n9916 nq=$abc$30656$new_n9917
.subckt and2_x1 i0=$abc$30656$new_n9917 i1=$abc$30656$new_n3590 q=$abc$30656$new_n9918
.subckt and21nor_x0 i0=$abc$30656$new_n9918 i1=$abc$30656$new_n9915 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n9919
.subckt and21nor_x0 i0=$abc$30656$new_n9919 i1=$abc$30656$new_n9912 i2=$abc$30656$new_n9905 nq=$abc$30656$new_n9920
.subckt and21nor_x0 i0=$abc$30656$new_n5509 i1=$abc$30656$new_n5507 i2=$abc$30656$new_n4031 nq=$abc$30656$new_n9921
.subckt or21nand_x0 i0=$abc$30656$new_n5510 i1=$abc$30656$new_n5508 i2=$abc$30656$new_n4030 nq=$abc$30656$new_n9922
.subckt or21nand_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n9920 i2=$abc$30656$new_n9921 nq=$abc$30656$new_n9923
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[5] nq=$abc$30656$new_n9924
.subckt and2_x1 i0=$abc$30656$new_n9924 i1=$abc$30656$new_n4005 q=$abc$30656$new_n9925
.subckt or21nand_x0 i0=$abc$30656$new_n9896 i1=$abc$30656$new_n9923 i2=$abc$30656$new_n9925 nq=$abc$30656$new_n9926
.subckt and2_x1 i0=$abc$30656$new_n9926 i1=$abc$30656$new_n9869 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29079
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3474 nq=$abc$30656$new_n9928
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][6] i1=cpuregs[27][6] q=$abc$30656$new_n9929
.subckt nand2_x0 i0=$abc$30656$new_n9929 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n9930
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][6] i1=cpuregs[31][6] q=$abc$30656$new_n9931
.subckt and21nor_x0 i0=$abc$30656$new_n9931 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3590 nq=$abc$30656$new_n9932
.subckt nand2_x0 i0=$abc$30656$new_n9932 i1=$abc$30656$new_n9930 nq=$abc$30656$new_n9933
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][6] i1=cpuregs[25][6] q=$abc$30656$new_n9934
.subckt nand2_x0 i0=$abc$30656$new_n9934 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n9935
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][6] i1=cpuregs[29][6] q=$abc$30656$new_n9936
.subckt and21nor_x0 i0=$abc$30656$new_n9936 i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n9937
.subckt nand2_x0 i0=$abc$30656$new_n9937 i1=$abc$30656$new_n9935 nq=$abc$30656$new_n9938
.subckt and3_x1 i0=$abc$30656$new_n9938 i1=$abc$30656$new_n9933 i2=$\cpuregs$rdreg[0]$q[4] q=$abc$30656$new_n9939
.subckt or21nand_x0 i0=cpuregs[9][6] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9940
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3641 i2=$abc$30656$new_n9940 nq=$abc$30656$new_n9941
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][6] i1=cpuregs[12][6] q=$abc$30656$new_n9942
.subckt and2_x1 i0=$abc$30656$new_n9942 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9943
.subckt or3_x1 i0=$abc$30656$new_n9943 i1=$abc$30656$new_n9941 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n9944
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][6] i1=cpuregs[14][6] q=$abc$30656$new_n9945
.subckt and2_x1 i0=$abc$30656$new_n9945 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9946
.subckt nand2_x0 i0=$abc$30656$new_n3642 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n9947
.subckt or2_x1 i0=cpuregs[11][6] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n9948
.subckt and2_x1 i0=$abc$30656$new_n9948 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n9949
.subckt and21nor_x0 i0=$abc$30656$new_n9949 i1=$abc$30656$new_n9947 i2=$abc$30656$new_n9946 nq=$abc$30656$new_n9950
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n9950 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n9951
.subckt and2_x1 i0=$abc$30656$new_n9951 i1=$abc$30656$new_n9944 q=$abc$30656$new_n9952
.subckt or21nand_x0 i0=$abc$30656$new_n9952 i1=$abc$30656$new_n9939 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n9953
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][6] i1=cpuregs[23][6] q=$abc$30656$new_n9954
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][6] i1=cpuregs[21][6] q=$abc$30656$new_n9955
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n9955 i1=$abc$30656$new_n9954 q=$abc$30656$new_n9956
.subckt nand2_x0 i0=$abc$30656$new_n9956 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9957
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][6] i1=cpuregs[22][6] q=$abc$30656$new_n9958
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][6] i1=cpuregs[20][6] q=$abc$30656$new_n9959
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n9959 i1=$abc$30656$new_n9958 q=$abc$30656$new_n9960
.subckt nand2_x0 i0=$abc$30656$new_n9960 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n9961
.subckt and21nor_x0 i0=$abc$30656$new_n9961 i1=$abc$30656$new_n9957 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n9962
.subckt nand2_x0 i0=$abc$30656$new_n3640 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n9963
.subckt and21nor_x0 i0=$abc$30656$new_n3638 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n9964
.subckt nand2_x0 i0=$abc$30656$new_n9964 i1=$abc$30656$new_n9963 nq=$abc$30656$new_n9965
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][6] i1=cpuregs[6][6] q=$abc$30656$new_n9966
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n9966 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n9967
.subckt and2_x1 i0=$abc$30656$new_n9967 i1=$abc$30656$new_n9965 q=$abc$30656$new_n9968
.subckt or21nand_x0 i0=cpuregs[1][6] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9969
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3639 i2=$abc$30656$new_n9969 nq=$abc$30656$new_n9970
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][6] i1=cpuregs[4][6] q=$abc$30656$new_n9971
.subckt nand2_x0 i0=$abc$30656$new_n9971 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n9972
.subckt nand2_x0 i0=$abc$30656$new_n9972 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n9973
.subckt or21nand_x0 i0=$abc$30656$new_n9973 i1=$abc$30656$new_n9970 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n9974
.subckt nor2_x0 i0=$abc$30656$new_n9974 i1=$abc$30656$new_n9968 nq=$abc$30656$new_n9975
.subckt or21nand_x0 i0=$abc$30656$new_n9975 i1=$abc$30656$new_n9962 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n9976
.subckt and2_x1 i0=$abc$30656$new_n9976 i1=$abc$30656$new_n9953 q=$abc$30656$new_n9977
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[6] nq=$abc$30656$new_n9978
.subckt and2_x1 i0=$abc$30656$new_n9978 i1=$abc$30656$new_n4005 q=$abc$30656$new_n9979
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n9977 i2=$abc$30656$new_n9979 nq=$abc$30656$new_n9980
.subckt and2_x1 i0=$abc$30656$new_n9980 i1=$abc$30656$new_n9928 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29081
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[7] nq=$abc$30656$new_n9982
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][7] i1=cpuregs[29][7] q=$abc$30656$new_n9983
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][7] i1=cpuregs[25][7] q=$abc$30656$new_n9984
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9984 i1=$abc$30656$new_n9983 q=$abc$30656$new_n9985
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][7] i1=cpuregs[21][7] q=$abc$30656$new_n9986
.subckt nand2_x0 i0=$abc$30656$new_n9986 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9987
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][7] i1=cpuregs[20][7] q=$abc$30656$new_n9988
.subckt nand2_x0 i0=$abc$30656$new_n9988 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n9989
.subckt and2_x1 i0=$abc$30656$new_n9989 i1=$abc$30656$new_n9987 q=$abc$30656$new_n9990
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][7] i1=cpuregs[4][7] q=$abc$30656$new_n9991
.subckt and2_x1 i0=$abc$30656$new_n9991 i1=$abc$30656$new_n3589 q=$abc$30656$new_n9992
.subckt or21nand_x0 i0=cpuregs[1][7] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n9993
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3645 i2=$abc$30656$new_n9993 nq=$abc$30656$new_n9994
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][7] i1=cpuregs[31][7] q=$abc$30656$new_n9995
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][7] i1=cpuregs[27][7] q=$abc$30656$new_n9996
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n9996 i1=$abc$30656$new_n9995 q=$abc$30656$new_n9997
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][7] i1=cpuregs[23][7] q=$abc$30656$new_n9998
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][7] i1=cpuregs[22][7] q=$abc$30656$new_n9999
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n9999 i1=$abc$30656$new_n9998 q=$abc$30656$new_n10000
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][7] i1=cpuregs[6][7] q=$abc$30656$new_n10001
.subckt and2_x1 i0=$abc$30656$new_n10001 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10002
.subckt or21nand_x0 i0=cpuregs[3][7] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10003
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3646 i2=$abc$30656$new_n10003 nq=$abc$30656$new_n10004
.subckt or3_x1 i0=$abc$30656$new_n10004 i1=$abc$30656$new_n10002 i2=$abc$30656$new_n3590 q=$abc$30656$new_n10005
.subckt or3_x1 i0=$abc$30656$new_n9994 i1=$abc$30656$new_n9992 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10006
.subckt nand3_x0 i0=$abc$30656$new_n10006 i1=$abc$30656$new_n10005 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10007
.subckt or2_x1 i0=$abc$30656$new_n10000 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10008
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n9990 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10009
.subckt nand2_x0 i0=$abc$30656$new_n10009 i1=$abc$30656$new_n10008 nq=$abc$30656$new_n10010
.subckt nand3_x0 i0=$abc$30656$new_n10010 i1=$abc$30656$new_n10007 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10011
.subckt or2_x1 i0=$abc$30656$new_n9985 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10012
.subckt or2_x1 i0=$abc$30656$new_n9997 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10013
.subckt nand3_x0 i0=$abc$30656$new_n10013 i1=$abc$30656$new_n10012 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10014
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][7] i1=cpuregs[14][7] q=$abc$30656$new_n10015
.subckt nand2_x0 i0=$abc$30656$new_n10015 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10016
.subckt nor2_x0 i0=cpuregs[11][7] i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10017
.subckt or21nand_x0 i0=cpuregs[15][7] i1=$abc$30656$new_n3593 i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10018
.subckt or21nand_x0 i0=$abc$30656$new_n10018 i1=$abc$30656$new_n10017 i2=$abc$30656$new_n10016 nq=$abc$30656$new_n10019
.subckt nor2_x0 i0=cpuregs[9][7] i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10020
.subckt or21nand_x0 i0=cpuregs[13][7] i1=$abc$30656$new_n3593 i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10021
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][7] i1=cpuregs[12][7] q=$abc$30656$new_n10022
.subckt nand2_x0 i0=$abc$30656$new_n10022 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10023
.subckt or21nand_x0 i0=$abc$30656$new_n10020 i1=$abc$30656$new_n10021 i2=$abc$30656$new_n10023 nq=$abc$30656$new_n10024
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10024 i1=$abc$30656$new_n10019 q=$abc$30656$new_n10025
.subckt and21nor_x0 i0=$abc$30656$new_n10025 i1=$abc$30656$new_n3599 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10026
.subckt and21nor_x0 i0=$abc$30656$new_n10026 i1=$abc$30656$new_n10014 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10027
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[7] nq=$abc$30656$new_n10028
.subckt nand2_x0 i0=$abc$30656$new_n10028 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10029
.subckt and21nor_x0 i0=$abc$30656$new_n10011 i1=$abc$30656$new_n10027 i2=$abc$30656$new_n10029 nq=$abc$30656$new_n10030
.subckt nor2_x0 i0=$abc$30656$new_n10030 i1=$abc$30656$new_n9982 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29083
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[8] nq=$abc$30656$new_n10032
.subckt nand2_x0 i0=$abc$30656$new_n3658 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10033
.subckt or2_x1 i0=cpuregs[27][8] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10034
.subckt and2_x1 i0=$abc$30656$new_n10034 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10035
.subckt nand2_x0 i0=$abc$30656$new_n10035 i1=$abc$30656$new_n10033 nq=$abc$30656$new_n10036
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][8] i1=cpuregs[30][8] q=$abc$30656$new_n10037
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10037 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10038
.subckt nand2_x0 i0=$abc$30656$new_n10038 i1=$abc$30656$new_n10036 nq=$abc$30656$new_n10039
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][8] i1=cpuregs[28][8] q=$abc$30656$new_n10040
.subckt nand2_x0 i0=$abc$30656$new_n10040 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10041
.subckt nand2_x0 i0=$abc$30656$new_n3657 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10042
.subckt or2_x1 i0=cpuregs[25][8] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10043
.subckt and2_x1 i0=$abc$30656$new_n10043 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10044
.subckt nand2_x0 i0=$abc$30656$new_n10044 i1=$abc$30656$new_n10042 nq=$abc$30656$new_n10045
.subckt nand3_x0 i0=$abc$30656$new_n10045 i1=$abc$30656$new_n10041 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10046
.subckt nand3_x0 i0=$abc$30656$new_n10046 i1=$abc$30656$new_n10039 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10047
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[11][8] i1=cpuregs[15][8] q=$abc$30656$new_n10048
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][8] i1=cpuregs[14][8] q=$abc$30656$new_n10049
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10049 i1=$abc$30656$new_n10048 q=$abc$30656$new_n10050
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][8] i1=cpuregs[13][8] q=$abc$30656$new_n10051
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][8] i1=cpuregs[12][8] q=$abc$30656$new_n10052
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10052 i1=$abc$30656$new_n10051 q=$abc$30656$new_n10053
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10053 i1=$abc$30656$new_n10050 q=$abc$30656$new_n10054
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][8] i1=cpuregs[6][8] q=$abc$30656$new_n10055
.subckt nand2_x0 i0=$abc$30656$new_n10055 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10056
.subckt nand2_x0 i0=$abc$30656$new_n3653 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10057
.subckt and21nor_x0 i0=$abc$30656$new_n3651 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10058
.subckt nand2_x0 i0=$abc$30656$new_n10058 i1=$abc$30656$new_n10057 nq=$abc$30656$new_n10059
.subckt nand3_x0 i0=$abc$30656$new_n10059 i1=$abc$30656$new_n10056 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10060
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][8] i1=cpuregs[4][8] q=$abc$30656$new_n10061
.subckt nand2_x0 i0=$abc$30656$new_n10061 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10062
.subckt nand2_x0 i0=$abc$30656$new_n3652 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10063
.subckt or2_x1 i0=cpuregs[1][8] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10064
.subckt and2_x1 i0=$abc$30656$new_n10064 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10065
.subckt nand2_x0 i0=$abc$30656$new_n10065 i1=$abc$30656$new_n10063 nq=$abc$30656$new_n10066
.subckt nand3_x0 i0=$abc$30656$new_n10066 i1=$abc$30656$new_n10062 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10067
.subckt nand3_x0 i0=$abc$30656$new_n10067 i1=$abc$30656$new_n10060 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10068
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3656 i1=$abc$30656$new_n3655 q=$abc$30656$new_n10069
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][8] i1=cpuregs[23][8] q=$abc$30656$new_n10070
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10070 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10071
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10069 i2=$abc$30656$new_n10071 nq=$abc$30656$new_n10072
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][8] i1=cpuregs[20][8] q=$abc$30656$new_n10073
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][8] i1=cpuregs[21][8] q=$abc$30656$new_n10074
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10074 i1=$abc$30656$new_n10073 q=$abc$30656$new_n10075
.subckt and2_x1 i0=$abc$30656$new_n10075 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10076
.subckt or21nand_x0 i0=$abc$30656$new_n10076 i1=$abc$30656$new_n10072 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10077
.subckt and2_x1 i0=$abc$30656$new_n10077 i1=$abc$30656$new_n10068 q=$abc$30656$new_n10078
.subckt and21nor_x0 i0=$abc$30656$new_n10054 i1=$abc$30656$new_n3599 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10079
.subckt nand2_x0 i0=$abc$30656$new_n10079 i1=$abc$30656$new_n10047 nq=$abc$30656$new_n10080
.subckt and21nor_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n10078 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10081
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[8] nq=$abc$30656$new_n10082
.subckt nand2_x0 i0=$abc$30656$new_n10082 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10083
.subckt and21nor_x0 i0=$abc$30656$new_n10080 i1=$abc$30656$new_n10081 i2=$abc$30656$new_n10083 nq=$abc$30656$new_n10084
.subckt nor2_x0 i0=$abc$30656$new_n10084 i1=$abc$30656$new_n10032 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29085
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[9] nq=$abc$30656$new_n10086
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][9] i1=cpuregs[30][9] q=$abc$30656$new_n10087
.subckt and2_x1 i0=$abc$30656$new_n10087 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10088
.subckt or2_x1 i0=cpuregs[27][9] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10089
.subckt and21nor_x0 i0=$abc$30656$new_n3668 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10090
.subckt and21nor_x0 i0=$abc$30656$new_n10090 i1=$abc$30656$new_n10089 i2=$abc$30656$new_n10088 nq=$abc$30656$new_n10091
.subckt nand2_x0 i0=$abc$30656$new_n10091 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10092
.subckt nand2_x0 i0=$abc$30656$new_n3667 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10093
.subckt or2_x1 i0=cpuregs[25][9] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10094
.subckt and2_x1 i0=$abc$30656$new_n10094 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10095
.subckt nand2_x0 i0=$abc$30656$new_n10095 i1=$abc$30656$new_n10093 nq=$abc$30656$new_n10096
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][9] i1=cpuregs[28][9] q=$abc$30656$new_n10097
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10097 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10098
.subckt and21nor_x0 i0=$abc$30656$new_n10098 i1=$abc$30656$new_n10096 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10099
.subckt and2_x1 i0=$abc$30656$new_n10099 i1=$abc$30656$new_n10092 q=$abc$30656$new_n10100
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][9] i1=cpuregs[14][9] q=$abc$30656$new_n10101
.subckt and2_x1 i0=$abc$30656$new_n10101 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10102
.subckt or2_x1 i0=cpuregs[11][9] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10103
.subckt and21nor_x0 i0=$abc$30656$new_n3664 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10104
.subckt and21nor_x0 i0=$abc$30656$new_n10104 i1=$abc$30656$new_n10103 i2=$abc$30656$new_n10102 nq=$abc$30656$new_n10105
.subckt and2_x1 i0=$abc$30656$new_n10105 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10106
.subckt or21nand_x0 i0=cpuregs[9][9] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10107
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3663 i2=$abc$30656$new_n10107 nq=$abc$30656$new_n10108
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][9] i1=cpuregs[12][9] q=$abc$30656$new_n10109
.subckt nand2_x0 i0=$abc$30656$new_n10109 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10110
.subckt nand2_x0 i0=$abc$30656$new_n10110 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10111
.subckt or21nand_x0 i0=$abc$30656$new_n10111 i1=$abc$30656$new_n10108 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10112
.subckt nor2_x0 i0=$abc$30656$new_n10112 i1=$abc$30656$new_n10106 nq=$abc$30656$new_n10113
.subckt nor2_x0 i0=$abc$30656$new_n10113 i1=$abc$30656$new_n10100 nq=$abc$30656$new_n10114
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][9] i1=cpuregs[6][9] q=$abc$30656$new_n10115
.subckt nand2_x0 i0=$abc$30656$new_n10115 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10116
.subckt nand2_x0 i0=$abc$30656$new_n3662 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10117
.subckt and21nor_x0 i0=$abc$30656$new_n3659 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10118
.subckt nand2_x0 i0=$abc$30656$new_n10118 i1=$abc$30656$new_n10117 nq=$abc$30656$new_n10119
.subckt nand3_x0 i0=$abc$30656$new_n10119 i1=$abc$30656$new_n10116 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10120
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][9] i1=cpuregs[4][9] q=$abc$30656$new_n10121
.subckt nand2_x0 i0=$abc$30656$new_n10121 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10122
.subckt nand2_x0 i0=$abc$30656$new_n3660 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10123
.subckt or2_x1 i0=cpuregs[1][9] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10124
.subckt and2_x1 i0=$abc$30656$new_n10124 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10125
.subckt nand2_x0 i0=$abc$30656$new_n10125 i1=$abc$30656$new_n10123 nq=$abc$30656$new_n10126
.subckt nand3_x0 i0=$abc$30656$new_n10126 i1=$abc$30656$new_n10122 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10127
.subckt nand3_x0 i0=$abc$30656$new_n10127 i1=$abc$30656$new_n10120 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10128
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3666 i1=$abc$30656$new_n3665 q=$abc$30656$new_n10129
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][9] i1=cpuregs[23][9] q=$abc$30656$new_n10130
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10130 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10131
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10129 i2=$abc$30656$new_n10131 nq=$abc$30656$new_n10132
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][9] i1=cpuregs[20][9] q=$abc$30656$new_n10133
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][9] i1=cpuregs[21][9] q=$abc$30656$new_n10134
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10134 i1=$abc$30656$new_n10133 q=$abc$30656$new_n10135
.subckt and2_x1 i0=$abc$30656$new_n10135 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10136
.subckt or21nand_x0 i0=$abc$30656$new_n10136 i1=$abc$30656$new_n10132 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10137
.subckt nand3_x0 i0=$abc$30656$new_n10137 i1=$abc$30656$new_n10128 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10138
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[3] i1=$abc$30656$new_n10114 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10139
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[9] nq=$abc$30656$new_n10140
.subckt nand2_x0 i0=$abc$30656$new_n10140 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10141
.subckt and21nor_x0 i0=$abc$30656$new_n10138 i1=$abc$30656$new_n10139 i2=$abc$30656$new_n10141 nq=$abc$30656$new_n10142
.subckt nor2_x0 i0=$abc$30656$new_n10142 i1=$abc$30656$new_n10086 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29087
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[10] nq=$abc$30656$new_n10144
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][10] i1=cpuregs[30][10] q=$abc$30656$new_n10145
.subckt and2_x1 i0=$abc$30656$new_n10145 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10146
.subckt or2_x1 i0=cpuregs[27][10] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10147
.subckt and21nor_x0 i0=$abc$30656$new_n3679 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10148
.subckt and21nor_x0 i0=$abc$30656$new_n10148 i1=$abc$30656$new_n10147 i2=$abc$30656$new_n10146 nq=$abc$30656$new_n10149
.subckt nand2_x0 i0=$abc$30656$new_n10149 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10150
.subckt nand2_x0 i0=$abc$30656$new_n3678 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10151
.subckt or2_x1 i0=cpuregs[25][10] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10152
.subckt and2_x1 i0=$abc$30656$new_n10152 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10153
.subckt nand2_x0 i0=$abc$30656$new_n10153 i1=$abc$30656$new_n10151 nq=$abc$30656$new_n10154
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][10] i1=cpuregs[28][10] q=$abc$30656$new_n10155
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10155 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10156
.subckt and21nor_x0 i0=$abc$30656$new_n10156 i1=$abc$30656$new_n10154 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10157
.subckt and2_x1 i0=$abc$30656$new_n10157 i1=$abc$30656$new_n10150 q=$abc$30656$new_n10158
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][10] i1=cpuregs[14][10] q=$abc$30656$new_n10159
.subckt and2_x1 i0=$abc$30656$new_n10159 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10160
.subckt nand2_x0 i0=$abc$30656$new_n3674 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10161
.subckt or2_x1 i0=cpuregs[11][10] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10162
.subckt and2_x1 i0=$abc$30656$new_n10162 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10163
.subckt and21nor_x0 i0=$abc$30656$new_n10163 i1=$abc$30656$new_n10161 i2=$abc$30656$new_n10160 nq=$abc$30656$new_n10164
.subckt or21nand_x0 i0=cpuregs[9][10] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10165
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3673 i2=$abc$30656$new_n10165 nq=$abc$30656$new_n10166
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][10] i1=cpuregs[12][10] q=$abc$30656$new_n10167
.subckt nand2_x0 i0=$abc$30656$new_n10167 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10168
.subckt and2_x1 i0=$abc$30656$new_n10164 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10169
.subckt nand2_x0 i0=$abc$30656$new_n10168 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10170
.subckt or21nand_x0 i0=$abc$30656$new_n10170 i1=$abc$30656$new_n10166 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10171
.subckt nor2_x0 i0=$abc$30656$new_n10171 i1=$abc$30656$new_n10169 nq=$abc$30656$new_n10172
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][10] i1=cpuregs[6][10] q=$abc$30656$new_n10173
.subckt nand2_x0 i0=$abc$30656$new_n10173 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10174
.subckt nand2_x0 i0=$abc$30656$new_n3672 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10175
.subckt and21nor_x0 i0=$abc$30656$new_n3669 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10176
.subckt nand2_x0 i0=$abc$30656$new_n10176 i1=$abc$30656$new_n10175 nq=$abc$30656$new_n10177
.subckt nand3_x0 i0=$abc$30656$new_n10177 i1=$abc$30656$new_n10174 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10178
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][10] i1=cpuregs[4][10] q=$abc$30656$new_n10179
.subckt nand2_x0 i0=$abc$30656$new_n10179 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10180
.subckt nand2_x0 i0=$abc$30656$new_n3670 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10181
.subckt or2_x1 i0=cpuregs[1][10] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10182
.subckt and2_x1 i0=$abc$30656$new_n10182 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10183
.subckt nand2_x0 i0=$abc$30656$new_n10183 i1=$abc$30656$new_n10181 nq=$abc$30656$new_n10184
.subckt nand3_x0 i0=$abc$30656$new_n10184 i1=$abc$30656$new_n10180 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10185
.subckt nand3_x0 i0=$abc$30656$new_n10185 i1=$abc$30656$new_n10178 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10186
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3677 i1=$abc$30656$new_n3676 q=$abc$30656$new_n10187
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][10] i1=cpuregs[22][10] q=$abc$30656$new_n10188
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[0] i1=$abc$30656$new_n10188 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10189
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[0] i1=$abc$30656$new_n10187 i2=$abc$30656$new_n10189 nq=$abc$30656$new_n10190
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][10] i1=cpuregs[20][10] q=$abc$30656$new_n10191
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][10] i1=cpuregs[21][10] q=$abc$30656$new_n10192
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10192 i1=$abc$30656$new_n10191 q=$abc$30656$new_n10193
.subckt and2_x1 i0=$abc$30656$new_n10193 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10194
.subckt or21nand_x0 i0=$abc$30656$new_n10194 i1=$abc$30656$new_n10190 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10195
.subckt and2_x1 i0=$abc$30656$new_n10195 i1=$abc$30656$new_n10186 q=$abc$30656$new_n10196
.subckt or3_x1 i0=$abc$30656$new_n10172 i1=$abc$30656$new_n10158 i2=$abc$30656$new_n3594 q=$abc$30656$new_n10197
.subckt and21nor_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n10196 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10198
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[10] nq=$abc$30656$new_n10199
.subckt nand2_x0 i0=$abc$30656$new_n10199 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10200
.subckt and21nor_x0 i0=$abc$30656$new_n10197 i1=$abc$30656$new_n10198 i2=$abc$30656$new_n10200 nq=$abc$30656$new_n10201
.subckt nor2_x0 i0=$abc$30656$new_n10201 i1=$abc$30656$new_n10144 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29089
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3488 nq=$abc$30656$new_n10203
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][11] i1=cpuregs[6][11] q=$abc$30656$new_n10204
.subckt or2_x1 i0=$abc$30656$new_n10204 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10205
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[3][11] i1=cpuregs[7][11] q=$abc$30656$new_n10206
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][11] i1=cpuregs[14][11] q=$abc$30656$new_n10207
.subckt or2_x1 i0=cpuregs[11][11] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10208
.subckt nand2_x0 i0=$abc$30656$new_n3681 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10209
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10206 i2=$abc$30656$new_n10205 nq=$abc$30656$new_n10210
.subckt nand2_x0 i0=$abc$30656$new_n10210 i1=$abc$30656$new_n3594 nq=$abc$30656$new_n10211
.subckt nand2_x0 i0=$abc$30656$new_n10207 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10212
.subckt and2_x1 i0=$abc$30656$new_n10208 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10213
.subckt nand2_x0 i0=$abc$30656$new_n10213 i1=$abc$30656$new_n10209 nq=$abc$30656$new_n10214
.subckt nand3_x0 i0=$abc$30656$new_n10214 i1=$abc$30656$new_n10212 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10215
.subckt nand2_x0 i0=$abc$30656$new_n10215 i1=$abc$30656$new_n10211 nq=$abc$30656$new_n10216
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][11] i1=cpuregs[12][11] q=$abc$30656$new_n10217
.subckt and2_x1 i0=$abc$30656$new_n10217 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10218
.subckt or21nand_x0 i0=cpuregs[9][11] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10219
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3680 i2=$abc$30656$new_n10219 nq=$abc$30656$new_n10220
.subckt or21nand_x0 i0=$abc$30656$new_n10220 i1=$abc$30656$new_n10218 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10221
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][11] i1=cpuregs[4][11] q=$abc$30656$new_n10222
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[1][11] i1=cpuregs[5][11] q=$abc$30656$new_n10223
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10223 i1=$abc$30656$new_n10222 q=$abc$30656$new_n10224
.subckt nand2_x0 i0=$abc$30656$new_n10224 i1=$abc$30656$new_n3594 nq=$abc$30656$new_n10225
.subckt and2_x1 i0=$abc$30656$new_n10225 i1=$abc$30656$new_n10221 q=$abc$30656$new_n10226
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10226 i1=$abc$30656$new_n10216 q=$abc$30656$new_n10227
.subckt or2_x1 i0=cpuregs[27][11] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10228
.subckt and21nor_x0 i0=$abc$30656$new_n3689 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10229
.subckt and2_x1 i0=$abc$30656$new_n10229 i1=$abc$30656$new_n10228 q=$abc$30656$new_n10230
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][11] i1=cpuregs[30][11] q=$abc$30656$new_n10231
.subckt and2_x1 i0=$abc$30656$new_n10231 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10232
.subckt or21nand_x0 i0=$abc$30656$new_n10232 i1=$abc$30656$new_n10230 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10233
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3687 i1=$abc$30656$new_n3684 q=$abc$30656$new_n10234
.subckt and2_x1 i0=$abc$30656$new_n10234 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10235
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][11] i1=cpuregs[23][11] q=$abc$30656$new_n10236
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10236 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10237
.subckt or2_x1 i0=$abc$30656$new_n10237 i1=$abc$30656$new_n10235 q=$abc$30656$new_n10238
.subckt and2_x1 i0=$abc$30656$new_n10238 i1=$abc$30656$new_n10233 q=$abc$30656$new_n10239
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3685 i1=$abc$30656$new_n3682 q=$abc$30656$new_n10240
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3686 i1=$abc$30656$new_n3683 q=$abc$30656$new_n10241
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10241 i1=$abc$30656$new_n10240 q=$abc$30656$new_n10242
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][11] i1=cpuregs[28][11] q=$abc$30656$new_n10243
.subckt and2_x1 i0=$abc$30656$new_n10243 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10244
.subckt or21nand_x0 i0=cpuregs[25][11] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10245
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3688 i2=$abc$30656$new_n10245 nq=$abc$30656$new_n10246
.subckt nor2_x0 i0=$abc$30656$new_n10246 i1=$abc$30656$new_n10244 nq=$abc$30656$new_n10247
.subckt mux2_x1 cmd=$abc$30656$new_n3594 i0=$abc$30656$new_n10247 i1=$abc$30656$new_n10242 q=$abc$30656$new_n10248
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10248 i1=$abc$30656$new_n10239 q=$abc$30656$new_n10249
.subckt mux2_x1 cmd=$abc$30656$new_n3599 i0=$abc$30656$new_n10249 i1=$abc$30656$new_n10227 q=$abc$30656$new_n10250
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[11] nq=$abc$30656$new_n10251
.subckt and2_x1 i0=$abc$30656$new_n10251 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10252
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n10250 i2=$abc$30656$new_n10252 nq=$abc$30656$new_n10253
.subckt and2_x1 i0=$abc$30656$new_n10253 i1=$abc$30656$new_n10203 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29091
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[12] nq=$abc$30656$new_n10255
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n3695 i1=$abc$30656$new_n3694 q=$abc$30656$new_n10256
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][12] i1=cpuregs[13][12] q=$abc$30656$new_n10257
.subckt or21nand_x0 i0=$abc$30656$new_n10257 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10258
.subckt and21nor_x0 i0=$abc$30656$new_n3593 i1=$abc$30656$new_n10256 i2=$abc$30656$new_n10258 nq=$abc$30656$new_n10259
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n3697 i1=$abc$30656$new_n3696 q=$abc$30656$new_n10260
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][12] i1=cpuregs[15][12] q=$abc$30656$new_n10261
.subckt or21nand_x0 i0=$abc$30656$new_n10261 i1=$abc$30656$new_n3593 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10262
.subckt and21nor_x0 i0=$abc$30656$new_n3593 i1=$abc$30656$new_n10260 i2=$abc$30656$new_n10262 nq=$abc$30656$new_n10263
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][12] i1=cpuregs[6][12] q=$abc$30656$new_n10264
.subckt nand2_x0 i0=$abc$30656$new_n10264 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10265
.subckt nand2_x0 i0=$abc$30656$new_n3693 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10266
.subckt and21nor_x0 i0=$abc$30656$new_n3691 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10267
.subckt nand2_x0 i0=$abc$30656$new_n10267 i1=$abc$30656$new_n10266 nq=$abc$30656$new_n10268
.subckt nand3_x0 i0=$abc$30656$new_n10268 i1=$abc$30656$new_n10265 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10269
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][12] i1=cpuregs[4][12] q=$abc$30656$new_n10270
.subckt nand2_x0 i0=$abc$30656$new_n10270 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10271
.subckt nand2_x0 i0=$abc$30656$new_n3692 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10272
.subckt or2_x1 i0=cpuregs[1][12] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10273
.subckt and2_x1 i0=$abc$30656$new_n10273 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10274
.subckt nand2_x0 i0=$abc$30656$new_n10274 i1=$abc$30656$new_n10272 nq=$abc$30656$new_n10275
.subckt nand3_x0 i0=$abc$30656$new_n10275 i1=$abc$30656$new_n10271 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10276
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][12] i1=cpuregs[23][12] q=$abc$30656$new_n10277
.subckt nor2_x0 i0=$abc$30656$new_n10277 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10278
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][12] i1=cpuregs[22][12] q=$abc$30656$new_n10279
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[0] i1=$abc$30656$new_n10279 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10280
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3699 i1=$abc$30656$new_n3698 q=$abc$30656$new_n10281
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][12] i1=cpuregs[21][12] q=$abc$30656$new_n10282
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10282 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10283
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10281 i2=$abc$30656$new_n10283 nq=$abc$30656$new_n10284
.subckt and21nor_x0 i0=$abc$30656$new_n10276 i1=$abc$30656$new_n10269 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10285
.subckt or21nand_x0 i0=$abc$30656$new_n10280 i1=$abc$30656$new_n10278 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10286
.subckt nor2_x0 i0=$abc$30656$new_n10286 i1=$abc$30656$new_n10284 nq=$abc$30656$new_n10287
.subckt or21nand_x0 i0=$abc$30656$new_n10287 i1=$abc$30656$new_n10285 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10288
.subckt or21nand_x0 i0=$abc$30656$new_n10263 i1=$abc$30656$new_n10259 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10289
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][12] i1=cpuregs[30][12] q=$abc$30656$new_n10290
.subckt and2_x1 i0=$abc$30656$new_n10290 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10291
.subckt or2_x1 i0=cpuregs[27][12] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10292
.subckt and21nor_x0 i0=$abc$30656$new_n3703 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10293
.subckt and21nor_x0 i0=$abc$30656$new_n10293 i1=$abc$30656$new_n10292 i2=$abc$30656$new_n10291 nq=$abc$30656$new_n10294
.subckt nand2_x0 i0=$abc$30656$new_n10294 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10295
.subckt or2_x1 i0=cpuregs[25][12] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10296
.subckt and21nor_x0 i0=$abc$30656$new_n3702 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10297
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][12] i1=cpuregs[28][12] q=$abc$30656$new_n10298
.subckt and2_x1 i0=$abc$30656$new_n10298 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10299
.subckt and21nor_x0 i0=$abc$30656$new_n10296 i1=$abc$30656$new_n10297 i2=$abc$30656$new_n10299 nq=$abc$30656$new_n10300
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10300 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10301
.subckt and21nor_x0 i0=$abc$30656$new_n10301 i1=$abc$30656$new_n10295 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10302
.subckt and21nor_x0 i0=$abc$30656$new_n10302 i1=$abc$30656$new_n10289 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10303
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[12] nq=$abc$30656$new_n10304
.subckt nand2_x0 i0=$abc$30656$new_n10304 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10305
.subckt and21nor_x0 i0=$abc$30656$new_n10288 i1=$abc$30656$new_n10303 i2=$abc$30656$new_n10305 nq=$abc$30656$new_n10306
.subckt nor2_x0 i0=$abc$30656$new_n10306 i1=$abc$30656$new_n10255 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29093
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3484 nq=$abc$30656$new_n10308
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][13] i1=cpuregs[31][13] q=$abc$30656$new_n10309
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][13] i1=cpuregs[27][13] q=$abc$30656$new_n10310
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10310 i1=$abc$30656$new_n10309 q=$abc$30656$new_n10311
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][13] i1=cpuregs[29][13] q=$abc$30656$new_n10312
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][13] i1=cpuregs[25][13] q=$abc$30656$new_n10313
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10313 i1=$abc$30656$new_n10312 q=$abc$30656$new_n10314
.subckt nor2_x0 i0=$abc$30656$new_n10314 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10315
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10311 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10316
.subckt nor2_x0 i0=$abc$30656$new_n10316 i1=$abc$30656$new_n10315 nq=$abc$30656$new_n10317
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][13] i1=cpuregs[14][13] q=$abc$30656$new_n10318
.subckt and2_x1 i0=$abc$30656$new_n10318 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10319
.subckt or2_x1 i0=cpuregs[11][13] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10320
.subckt and21nor_x0 i0=$abc$30656$new_n3707 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10321
.subckt and21nor_x0 i0=$abc$30656$new_n10321 i1=$abc$30656$new_n10320 i2=$abc$30656$new_n10319 nq=$abc$30656$new_n10322
.subckt and2_x1 i0=$abc$30656$new_n10322 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10323
.subckt or21nand_x0 i0=cpuregs[9][13] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10324
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3706 i2=$abc$30656$new_n10324 nq=$abc$30656$new_n10325
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][13] i1=cpuregs[12][13] q=$abc$30656$new_n10326
.subckt nand2_x0 i0=$abc$30656$new_n10326 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10327
.subckt nand2_x0 i0=$abc$30656$new_n10327 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10328
.subckt or21nand_x0 i0=$abc$30656$new_n10328 i1=$abc$30656$new_n10325 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10329
.subckt nor2_x0 i0=$abc$30656$new_n10329 i1=$abc$30656$new_n10323 nq=$abc$30656$new_n10330
.subckt or21nand_x0 i0=$abc$30656$new_n10330 i1=$abc$30656$new_n10317 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10331
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][13] i1=cpuregs[4][13] q=$abc$30656$new_n10332
.subckt nand2_x0 i0=$abc$30656$new_n10332 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10333
.subckt nand2_x0 i0=$abc$30656$new_n3704 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10334
.subckt or2_x1 i0=cpuregs[1][13] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10335
.subckt and2_x1 i0=$abc$30656$new_n10335 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10336
.subckt nand2_x0 i0=$abc$30656$new_n10336 i1=$abc$30656$new_n10334 nq=$abc$30656$new_n10337
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][13] i1=cpuregs[6][13] q=$abc$30656$new_n10338
.subckt or21nand_x0 i0=cpuregs[3][13] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10339
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3705 i2=$abc$30656$new_n10339 nq=$abc$30656$new_n10340
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10338 i2=$abc$30656$new_n10340 nq=$abc$30656$new_n10341
.subckt nand2_x0 i0=$abc$30656$new_n10341 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10342
.subckt nand3_x0 i0=$abc$30656$new_n10337 i1=$abc$30656$new_n10333 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10343
.subckt and3_x1 i0=$abc$30656$new_n10343 i1=$abc$30656$new_n10342 i2=$abc$30656$new_n3599 q=$abc$30656$new_n10344
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][13] i1=cpuregs[21][13] q=$abc$30656$new_n10345
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][13] i1=cpuregs[20][13] q=$abc$30656$new_n10346
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10346 i1=$abc$30656$new_n10345 q=$abc$30656$new_n10347
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][13] i1=cpuregs[23][13] q=$abc$30656$new_n10348
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][13] i1=cpuregs[22][13] q=$abc$30656$new_n10349
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10349 i1=$abc$30656$new_n10348 q=$abc$30656$new_n10350
.subckt nor2_x0 i0=$abc$30656$new_n10350 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10351
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n10347 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10352
.subckt nor2_x0 i0=$abc$30656$new_n10352 i1=$abc$30656$new_n10351 nq=$abc$30656$new_n10353
.subckt or21nand_x0 i0=$abc$30656$new_n10353 i1=$abc$30656$new_n10344 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10354
.subckt and2_x1 i0=$abc$30656$new_n10354 i1=$abc$30656$new_n10331 q=$abc$30656$new_n10355
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[13] nq=$abc$30656$new_n10356
.subckt and2_x1 i0=$abc$30656$new_n10356 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10357
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n10355 i2=$abc$30656$new_n10357 nq=$abc$30656$new_n10358
.subckt and2_x1 i0=$abc$30656$new_n10358 i1=$abc$30656$new_n10308 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29095
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[14] nq=$abc$30656$new_n10360
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[22][14] i1=cpuregs[23][14] q=$abc$30656$new_n10361
.subckt nand2_x0 i0=$abc$30656$new_n10361 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10362
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[18][14] i1=cpuregs[19][14] q=$abc$30656$new_n10363
.subckt nand2_x0 i0=$abc$30656$new_n10363 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n10364
.subckt and2_x1 i0=$abc$30656$new_n10364 i1=$abc$30656$new_n10362 q=$abc$30656$new_n10365
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[20][14] i1=cpuregs[21][14] q=$abc$30656$new_n10366
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[16][14] i1=cpuregs[17][14] q=$abc$30656$new_n10367
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10367 i1=$abc$30656$new_n10366 q=$abc$30656$new_n10368
.subckt nand2_x0 i0=$abc$30656$new_n10368 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10369
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10365 i2=$abc$30656$new_n10369 nq=$abc$30656$new_n10370
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n3713 i1=$abc$30656$new_n3712 q=$abc$30656$new_n10371
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[12][14] i1=cpuregs[13][14] q=$abc$30656$new_n10372
.subckt or21nand_x0 i0=$abc$30656$new_n10372 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10373
.subckt and21nor_x0 i0=$abc$30656$new_n3593 i1=$abc$30656$new_n10371 i2=$abc$30656$new_n10373 nq=$abc$30656$new_n10374
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n3715 i1=$abc$30656$new_n3714 q=$abc$30656$new_n10375
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[14][14] i1=cpuregs[15][14] q=$abc$30656$new_n10376
.subckt or21nand_x0 i0=$abc$30656$new_n10376 i1=$abc$30656$new_n3593 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10377
.subckt and21nor_x0 i0=$abc$30656$new_n3593 i1=$abc$30656$new_n10375 i2=$abc$30656$new_n10377 nq=$abc$30656$new_n10378
.subckt nand2_x0 i0=$abc$30656$new_n10370 i1=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10379
.subckt or21nand_x0 i0=cpuregs[3][14] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10380
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3711 i2=$abc$30656$new_n10380 nq=$abc$30656$new_n10381
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][14] i1=cpuregs[6][14] q=$abc$30656$new_n10382
.subckt and2_x1 i0=$abc$30656$new_n10382 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10383
.subckt or3_x1 i0=$abc$30656$new_n10383 i1=$abc$30656$new_n10381 i2=$abc$30656$new_n3590 q=$abc$30656$new_n10384
.subckt or2_x1 i0=cpuregs[1][14] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10385
.subckt and21nor_x0 i0=$abc$30656$new_n3710 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10386
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][14] i1=cpuregs[4][14] q=$abc$30656$new_n10387
.subckt and2_x1 i0=$abc$30656$new_n10387 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10388
.subckt and21nor_x0 i0=$abc$30656$new_n10385 i1=$abc$30656$new_n10386 i2=$abc$30656$new_n10388 nq=$abc$30656$new_n10389
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10389 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10390
.subckt nand2_x0 i0=$abc$30656$new_n10390 i1=$abc$30656$new_n10384 nq=$abc$30656$new_n10391
.subckt nand3_x0 i0=$abc$30656$new_n10391 i1=$abc$30656$new_n10379 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10392
.subckt or21nand_x0 i0=$abc$30656$new_n10378 i1=$abc$30656$new_n10374 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10393
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][14] i1=cpuregs[30][14] q=$abc$30656$new_n10394
.subckt and2_x1 i0=$abc$30656$new_n10394 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10395
.subckt or2_x1 i0=cpuregs[27][14] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10396
.subckt and21nor_x0 i0=$abc$30656$new_n3720 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10397
.subckt and21nor_x0 i0=$abc$30656$new_n10397 i1=$abc$30656$new_n10396 i2=$abc$30656$new_n10395 nq=$abc$30656$new_n10398
.subckt nand2_x0 i0=$abc$30656$new_n10398 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10399
.subckt or2_x1 i0=cpuregs[25][14] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10400
.subckt and21nor_x0 i0=$abc$30656$new_n3719 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10401
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][14] i1=cpuregs[28][14] q=$abc$30656$new_n10402
.subckt and2_x1 i0=$abc$30656$new_n10402 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10403
.subckt and21nor_x0 i0=$abc$30656$new_n10400 i1=$abc$30656$new_n10401 i2=$abc$30656$new_n10403 nq=$abc$30656$new_n10404
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10404 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10405
.subckt and21nor_x0 i0=$abc$30656$new_n10405 i1=$abc$30656$new_n10399 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10406
.subckt nand2_x0 i0=$abc$30656$new_n10406 i1=$abc$30656$new_n10393 nq=$abc$30656$new_n10407
.subckt nand3_x0 i0=$abc$30656$new_n10407 i1=$abc$30656$new_n10392 i2=$abc$30656$new_n9921 nq=$abc$30656$new_n10408
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[14] nq=$abc$30656$new_n10409
.subckt and2_x1 i0=$abc$30656$new_n10409 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10410
.subckt and21nor_x0 i0=$abc$30656$new_n10410 i1=$abc$30656$new_n10408 i2=$abc$30656$new_n10360 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29097
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3480 nq=$abc$30656$new_n10412
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][15] i1=cpuregs[20][15] q=$abc$30656$new_n10413
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][15] i1=cpuregs[22][15] q=$abc$30656$new_n10414
.subckt nand2_x0 i0=$abc$30656$new_n3723 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10415
.subckt and21nor_x0 i0=$abc$30656$new_n3721 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10416
.subckt nand2_x0 i0=$abc$30656$new_n10416 i1=$abc$30656$new_n10415 nq=$abc$30656$new_n10417
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][15] i1=cpuregs[6][15] q=$abc$30656$new_n10418
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10418 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10419
.subckt and2_x1 i0=$abc$30656$new_n10419 i1=$abc$30656$new_n10417 q=$abc$30656$new_n10420
.subckt or21nand_x0 i0=cpuregs[1][15] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10421
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3722 i2=$abc$30656$new_n10421 nq=$abc$30656$new_n10422
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][15] i1=cpuregs[4][15] q=$abc$30656$new_n10423
.subckt nand2_x0 i0=$abc$30656$new_n10423 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10424
.subckt nand2_x0 i0=$abc$30656$new_n10424 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10425
.subckt and2_x1 i0=$abc$30656$new_n3727 i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10426
.subckt or21nand_x0 i0=cpuregs[19][15] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10427
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10414 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10428
.subckt or21nand_x0 i0=$abc$30656$new_n10426 i1=$abc$30656$new_n10427 i2=$abc$30656$new_n10428 nq=$abc$30656$new_n10429
.subckt nand2_x0 i0=$abc$30656$new_n3726 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10430
.subckt or2_x1 i0=cpuregs[17][15] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10431
.subckt and2_x1 i0=$abc$30656$new_n10431 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10432
.subckt nand2_x0 i0=$abc$30656$new_n10432 i1=$abc$30656$new_n10430 nq=$abc$30656$new_n10433
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10413 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10434
.subckt and21nor_x0 i0=$abc$30656$new_n10434 i1=$abc$30656$new_n10433 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10435
.subckt nand2_x0 i0=$abc$30656$new_n10435 i1=$abc$30656$new_n10429 nq=$abc$30656$new_n10436
.subckt or21nand_x0 i0=$abc$30656$new_n10425 i1=$abc$30656$new_n10422 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10437
.subckt or2_x1 i0=$abc$30656$new_n10437 i1=$abc$30656$new_n10420 q=$abc$30656$new_n10438
.subckt and3_x1 i0=$abc$30656$new_n10438 i1=$abc$30656$new_n10436 i2=$abc$30656$new_n3594 q=$abc$30656$new_n10439
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][15] i1=cpuregs[29][15] q=$abc$30656$new_n10440
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][15] i1=cpuregs[25][15] q=$abc$30656$new_n10441
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10441 i1=$abc$30656$new_n10440 q=$abc$30656$new_n10442
.subckt nand2_x0 i0=$abc$30656$new_n10442 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10443
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][15] i1=cpuregs[31][15] q=$abc$30656$new_n10444
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][15] i1=cpuregs[27][15] q=$abc$30656$new_n10445
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10445 i1=$abc$30656$new_n10444 q=$abc$30656$new_n10446
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n10446 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10447
.subckt and2_x1 i0=$abc$30656$new_n10447 i1=$abc$30656$new_n10443 q=$abc$30656$new_n10448
.subckt nand2_x0 i0=cpuregs[15][15] i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10449
.subckt and21nor_x0 i0=cpuregs[11][15] i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10450
.subckt nand2_x0 i0=$abc$30656$new_n10450 i1=$abc$30656$new_n10449 nq=$abc$30656$new_n10451
.subckt and21nor_x0 i0=cpuregs[14][15] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10452
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3725 i2=$abc$30656$new_n10452 nq=$abc$30656$new_n10453
.subckt and2_x1 i0=$abc$30656$new_n10453 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10454
.subckt nand2_x0 i0=$abc$30656$new_n10454 i1=$abc$30656$new_n10451 nq=$abc$30656$new_n10455
.subckt nand2_x0 i0=cpuregs[9][15] i1=$abc$30656$new_n3593 nq=$abc$30656$new_n10456
.subckt and21nor_x0 i0=cpuregs[13][15] i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10457
.subckt nand2_x0 i0=$abc$30656$new_n10457 i1=$abc$30656$new_n10456 nq=$abc$30656$new_n10458
.subckt and21nor_x0 i0=cpuregs[12][15] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10459
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3724 i2=$abc$30656$new_n10459 nq=$abc$30656$new_n10460
.subckt and2_x1 i0=$abc$30656$new_n10460 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10461
.subckt and21nor_x0 i0=$abc$30656$new_n10461 i1=$abc$30656$new_n10458 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10462
.subckt and21nor_x0 i0=$abc$30656$new_n10462 i1=$abc$30656$new_n10455 i2=$abc$30656$new_n10448 nq=$abc$30656$new_n10463
.subckt or21nand_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n10463 i2=$abc$30656$new_n9921 nq=$abc$30656$new_n10464
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[15] nq=$abc$30656$new_n10465
.subckt and2_x1 i0=$abc$30656$new_n10465 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10466
.subckt or21nand_x0 i0=$abc$30656$new_n10439 i1=$abc$30656$new_n10464 i2=$abc$30656$new_n10466 nq=$abc$30656$new_n10467
.subckt and2_x1 i0=$abc$30656$new_n10467 i1=$abc$30656$new_n10412 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29099
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[16] nq=$abc$30656$new_n10469
.subckt or21nand_x0 i0=cpuregs[9][16] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10470
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3731 i2=$abc$30656$new_n10470 nq=$abc$30656$new_n10471
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][16] i1=cpuregs[12][16] q=$abc$30656$new_n10472
.subckt and2_x1 i0=$abc$30656$new_n10472 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10473
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][16] i1=cpuregs[14][16] q=$abc$30656$new_n10474
.subckt and2_x1 i0=$abc$30656$new_n10474 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10475
.subckt or21nand_x0 i0=cpuregs[11][16] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10476
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3732 i2=$abc$30656$new_n10476 nq=$abc$30656$new_n10477
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][16] i1=cpuregs[6][16] q=$abc$30656$new_n10478
.subckt nand2_x0 i0=$abc$30656$new_n3730 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10479
.subckt or2_x1 i0=cpuregs[3][16] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10480
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][16] i1=cpuregs[4][16] q=$abc$30656$new_n10481
.subckt or2_x1 i0=cpuregs[1][16] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10482
.subckt nand2_x0 i0=$abc$30656$new_n3729 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10483
.subckt or3_x1 i0=$abc$30656$new_n10477 i1=$abc$30656$new_n10475 i2=$abc$30656$new_n3590 q=$abc$30656$new_n10484
.subckt or3_x1 i0=$abc$30656$new_n10473 i1=$abc$30656$new_n10471 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10485
.subckt nand3_x0 i0=$abc$30656$new_n10485 i1=$abc$30656$new_n10484 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10486
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][16] i1=cpuregs[28][16] q=$abc$30656$new_n10487
.subckt nand2_x0 i0=$abc$30656$new_n10487 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10488
.subckt nand2_x0 i0=$abc$30656$new_n3736 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10489
.subckt or2_x1 i0=cpuregs[25][16] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10490
.subckt and2_x1 i0=$abc$30656$new_n10490 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10491
.subckt nand2_x0 i0=$abc$30656$new_n10491 i1=$abc$30656$new_n10489 nq=$abc$30656$new_n10492
.subckt nand3_x0 i0=$abc$30656$new_n10492 i1=$abc$30656$new_n10488 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10493
.subckt nand2_x0 i0=$abc$30656$new_n3737 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10494
.subckt or2_x1 i0=cpuregs[27][16] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10495
.subckt and2_x1 i0=$abc$30656$new_n10495 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10496
.subckt nand2_x0 i0=$abc$30656$new_n10496 i1=$abc$30656$new_n10494 nq=$abc$30656$new_n10497
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][16] i1=cpuregs[30][16] q=$abc$30656$new_n10498
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10498 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10499
.subckt and21nor_x0 i0=$abc$30656$new_n10499 i1=$abc$30656$new_n10497 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10500
.subckt nand2_x0 i0=$abc$30656$new_n10500 i1=$abc$30656$new_n10493 nq=$abc$30656$new_n10501
.subckt nand3_x0 i0=$abc$30656$new_n10501 i1=$abc$30656$new_n10486 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10502
.subckt and2_x1 i0=$abc$30656$new_n10480 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10503
.subckt and2_x1 i0=$abc$30656$new_n10478 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10504
.subckt and21nor_x0 i0=$abc$30656$new_n10479 i1=$abc$30656$new_n10503 i2=$abc$30656$new_n10504 nq=$abc$30656$new_n10505
.subckt nand2_x0 i0=$abc$30656$new_n10505 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10506
.subckt and2_x1 i0=$abc$30656$new_n10482 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10507
.subckt nand2_x0 i0=$abc$30656$new_n10507 i1=$abc$30656$new_n10483 nq=$abc$30656$new_n10508
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10481 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10509
.subckt nand2_x0 i0=$abc$30656$new_n10509 i1=$abc$30656$new_n10508 nq=$abc$30656$new_n10510
.subckt nand3_x0 i0=$abc$30656$new_n10510 i1=$abc$30656$new_n10506 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10511
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][16] i1=cpuregs[22][16] q=$abc$30656$new_n10512
.subckt nand2_x0 i0=$abc$30656$new_n10512 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10513
.subckt nand2_x0 i0=$abc$30656$new_n3735 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10514
.subckt and21nor_x0 i0=$abc$30656$new_n3733 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10515
.subckt nand2_x0 i0=$abc$30656$new_n10515 i1=$abc$30656$new_n10514 nq=$abc$30656$new_n10516
.subckt nand3_x0 i0=$abc$30656$new_n10516 i1=$abc$30656$new_n10513 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10517
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][16] i1=cpuregs[20][16] q=$abc$30656$new_n10518
.subckt nand2_x0 i0=$abc$30656$new_n10518 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10519
.subckt nand2_x0 i0=$abc$30656$new_n3734 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10520
.subckt or2_x1 i0=cpuregs[17][16] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10521
.subckt and2_x1 i0=$abc$30656$new_n10521 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10522
.subckt nand2_x0 i0=$abc$30656$new_n10522 i1=$abc$30656$new_n10520 nq=$abc$30656$new_n10523
.subckt nand3_x0 i0=$abc$30656$new_n10523 i1=$abc$30656$new_n10519 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10524
.subckt nand3_x0 i0=$abc$30656$new_n10524 i1=$abc$30656$new_n10517 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10525
.subckt nand3_x0 i0=$abc$30656$new_n10525 i1=$abc$30656$new_n10511 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10526
.subckt and2_x1 i0=$abc$30656$new_n10502 i1=$abc$30656$new_n9921 q=$abc$30656$new_n10527
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[16] nq=$abc$30656$new_n10528
.subckt nand2_x0 i0=$abc$30656$new_n10528 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10529
.subckt and21nor_x0 i0=$abc$30656$new_n10526 i1=$abc$30656$new_n10527 i2=$abc$30656$new_n10529 nq=$abc$30656$new_n10530
.subckt nor2_x0 i0=$abc$30656$new_n10530 i1=$abc$30656$new_n10469 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29101
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3524 nq=$abc$30656$new_n10532
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][17] i1=cpuregs[30][17] q=$abc$30656$new_n10533
.subckt nand2_x0 i0=$abc$30656$new_n10533 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10534
.subckt nand2_x0 i0=$abc$30656$new_n3742 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10535
.subckt or2_x1 i0=cpuregs[27][17] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10536
.subckt and2_x1 i0=$abc$30656$new_n10536 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10537
.subckt nand2_x0 i0=$abc$30656$new_n10537 i1=$abc$30656$new_n10535 nq=$abc$30656$new_n10538
.subckt nand3_x0 i0=$abc$30656$new_n10538 i1=$abc$30656$new_n10534 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10539
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][17] i1=cpuregs[22][17] q=$abc$30656$new_n10540
.subckt nand2_x0 i0=$abc$30656$new_n10540 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10541
.subckt nand2_x0 i0=$abc$30656$new_n3740 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10542
.subckt and21nor_x0 i0=$abc$30656$new_n3739 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10543
.subckt nand2_x0 i0=$abc$30656$new_n10543 i1=$abc$30656$new_n10542 nq=$abc$30656$new_n10544
.subckt nand3_x0 i0=$abc$30656$new_n10544 i1=$abc$30656$new_n10541 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10545
.subckt and3_x1 i0=$abc$30656$new_n10545 i1=$abc$30656$new_n10539 i2=$\cpuregs$rdreg[0]$q[4] q=$abc$30656$new_n10546
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[3][17] i1=cpuregs[7][17] q=$abc$30656$new_n10547
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][17] i1=cpuregs[6][17] q=$abc$30656$new_n10548
.subckt or2_x1 i0=cpuregs[11][17] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10549
.subckt and21nor_x0 i0=$abc$30656$new_n3738 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10550
.subckt nand2_x0 i0=$abc$30656$new_n10550 i1=$abc$30656$new_n10549 nq=$abc$30656$new_n10551
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][17] i1=cpuregs[14][17] q=$abc$30656$new_n10552
.subckt nand2_x0 i0=$abc$30656$new_n10552 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10553
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10548 i1=$abc$30656$new_n10547 q=$abc$30656$new_n10554
.subckt or2_x1 i0=$abc$30656$new_n10554 i1=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n10555
.subckt nand3_x0 i0=$abc$30656$new_n10553 i1=$abc$30656$new_n10551 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10556
.subckt and3_x1 i0=$abc$30656$new_n10556 i1=$abc$30656$new_n10555 i2=$abc$30656$new_n3599 q=$abc$30656$new_n10557
.subckt or21nand_x0 i0=$abc$30656$new_n10557 i1=$abc$30656$new_n10546 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10558
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[1][17] i1=cpuregs[5][17] q=$abc$30656$new_n10559
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][17] i1=cpuregs[4][17] q=$abc$30656$new_n10560
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10560 i1=$abc$30656$new_n10559 q=$abc$30656$new_n10561
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][17] i1=cpuregs[13][17] q=$abc$30656$new_n10562
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][17] i1=cpuregs[12][17] q=$abc$30656$new_n10563
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10563 i1=$abc$30656$new_n10562 q=$abc$30656$new_n10564
.subckt mux2_x1 cmd=$abc$30656$new_n3594 i0=$abc$30656$new_n10564 i1=$abc$30656$new_n10561 q=$abc$30656$new_n10565
.subckt nand2_x0 i0=$abc$30656$new_n10565 i1=$abc$30656$new_n3599 nq=$abc$30656$new_n10566
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][17] i1=cpuregs[28][17] q=$abc$30656$new_n10567
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[25][17] i1=cpuregs[29][17] q=$abc$30656$new_n10568
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10568 i1=$abc$30656$new_n10567 q=$abc$30656$new_n10569
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][17] i1=cpuregs[21][17] q=$abc$30656$new_n10570
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][17] i1=cpuregs[20][17] q=$abc$30656$new_n10571
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10571 i1=$abc$30656$new_n10570 q=$abc$30656$new_n10572
.subckt or2_x1 i0=$abc$30656$new_n10569 i1=$abc$30656$new_n3594 q=$abc$30656$new_n10573
.subckt or2_x1 i0=$abc$30656$new_n10572 i1=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n10574
.subckt nand3_x0 i0=$abc$30656$new_n10574 i1=$abc$30656$new_n10573 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10575
.subckt nand2_x0 i0=$abc$30656$new_n10575 i1=$abc$30656$new_n10566 nq=$abc$30656$new_n10576
.subckt nand2_x0 i0=$abc$30656$new_n10576 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10577
.subckt and2_x1 i0=$abc$30656$new_n10577 i1=$abc$30656$new_n10558 q=$abc$30656$new_n10578
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[17] nq=$abc$30656$new_n10579
.subckt and2_x1 i0=$abc$30656$new_n10579 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10580
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n10578 i2=$abc$30656$new_n10580 nq=$abc$30656$new_n10581
.subckt and2_x1 i0=$abc$30656$new_n10581 i1=$abc$30656$new_n10532 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29103
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[18] nq=$abc$30656$new_n10583
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][18] i1=cpuregs[30][18] q=$abc$30656$new_n10584
.subckt and2_x1 i0=$abc$30656$new_n10584 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10585
.subckt nand2_x0 i0=$abc$30656$new_n3750 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10586
.subckt or2_x1 i0=cpuregs[27][18] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10587
.subckt and2_x1 i0=$abc$30656$new_n10587 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10588
.subckt and21nor_x0 i0=$abc$30656$new_n10588 i1=$abc$30656$new_n10586 i2=$abc$30656$new_n10585 nq=$abc$30656$new_n10589
.subckt or21nand_x0 i0=cpuregs[25][18] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10590
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3749 i2=$abc$30656$new_n10590 nq=$abc$30656$new_n10591
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][18] i1=cpuregs[28][18] q=$abc$30656$new_n10592
.subckt and2_x1 i0=$abc$30656$new_n10592 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10593
.subckt or3_x1 i0=$abc$30656$new_n10593 i1=$abc$30656$new_n10591 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10594
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][18] i1=cpuregs[12][18] q=$abc$30656$new_n10595
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][18] i1=cpuregs[13][18] q=$abc$30656$new_n10596
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10596 i1=$abc$30656$new_n10595 q=$abc$30656$new_n10597
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][18] i1=cpuregs[14][18] q=$abc$30656$new_n10598
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[11][18] i1=cpuregs[15][18] q=$abc$30656$new_n10599
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10599 i1=$abc$30656$new_n10598 q=$abc$30656$new_n10600
.subckt mux2_x1 cmd=$abc$30656$new_n3590 i0=$abc$30656$new_n10600 i1=$abc$30656$new_n10597 q=$abc$30656$new_n10601
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n10589 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10602
.subckt nand2_x0 i0=$abc$30656$new_n10602 i1=$abc$30656$new_n10594 nq=$abc$30656$new_n10603
.subckt and21nor_x0 i0=$abc$30656$new_n10601 i1=$abc$30656$new_n3599 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10604
.subckt nand2_x0 i0=$abc$30656$new_n10604 i1=$abc$30656$new_n10603 nq=$abc$30656$new_n10605
.subckt nand2_x0 i0=$abc$30656$new_n3748 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10606
.subckt and21nor_x0 i0=$abc$30656$new_n3746 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10607
.subckt nand2_x0 i0=$abc$30656$new_n10607 i1=$abc$30656$new_n10606 nq=$abc$30656$new_n10608
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][18] i1=cpuregs[22][18] q=$abc$30656$new_n10609
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10609 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10610
.subckt nand2_x0 i0=$abc$30656$new_n10610 i1=$abc$30656$new_n10608 nq=$abc$30656$new_n10611
.subckt nand2_x0 i0=$abc$30656$new_n3747 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10612
.subckt or2_x1 i0=cpuregs[17][18] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10613
.subckt and2_x1 i0=$abc$30656$new_n10613 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10614
.subckt nand2_x0 i0=$abc$30656$new_n10614 i1=$abc$30656$new_n10612 nq=$abc$30656$new_n10615
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][18] i1=cpuregs[20][18] q=$abc$30656$new_n10616
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10616 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10617
.subckt and21nor_x0 i0=$abc$30656$new_n10617 i1=$abc$30656$new_n10615 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10618
.subckt nand2_x0 i0=$abc$30656$new_n10618 i1=$abc$30656$new_n10611 nq=$abc$30656$new_n10619
.subckt nand2_x0 i0=$abc$30656$new_n3745 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10620
.subckt and21nor_x0 i0=$abc$30656$new_n3743 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10621
.subckt nand2_x0 i0=$abc$30656$new_n10621 i1=$abc$30656$new_n10620 nq=$abc$30656$new_n10622
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][18] i1=cpuregs[6][18] q=$abc$30656$new_n10623
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10623 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10624
.subckt nand2_x0 i0=$abc$30656$new_n10624 i1=$abc$30656$new_n10622 nq=$abc$30656$new_n10625
.subckt nand2_x0 i0=$abc$30656$new_n3744 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10626
.subckt or2_x1 i0=cpuregs[1][18] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10627
.subckt and2_x1 i0=$abc$30656$new_n10627 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10628
.subckt nand2_x0 i0=$abc$30656$new_n10628 i1=$abc$30656$new_n10626 nq=$abc$30656$new_n10629
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][18] i1=cpuregs[4][18] q=$abc$30656$new_n10630
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10630 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10631
.subckt nand2_x0 i0=$abc$30656$new_n10631 i1=$abc$30656$new_n10629 nq=$abc$30656$new_n10632
.subckt nand3_x0 i0=$abc$30656$new_n10632 i1=$abc$30656$new_n10625 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10633
.subckt nand3_x0 i0=$abc$30656$new_n10633 i1=$abc$30656$new_n10619 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10634
.subckt nand3_x0 i0=$abc$30656$new_n10634 i1=$abc$30656$new_n10605 i2=$abc$30656$new_n9921 nq=$abc$30656$new_n10635
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[18] nq=$abc$30656$new_n10636
.subckt and2_x1 i0=$abc$30656$new_n10636 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10637
.subckt and21nor_x0 i0=$abc$30656$new_n10637 i1=$abc$30656$new_n10635 i2=$abc$30656$new_n10583 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29105
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[19] nq=$abc$30656$new_n10639
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[3][19] i1=cpuregs[7][19] q=$abc$30656$new_n10640
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][19] i1=cpuregs[6][19] q=$abc$30656$new_n10641
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][19] i1=cpuregs[13][19] q=$abc$30656$new_n10642
.subckt nand2_x0 i0=$abc$30656$new_n10642 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10643
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][19] i1=cpuregs[12][19] q=$abc$30656$new_n10644
.subckt nand2_x0 i0=$abc$30656$new_n10644 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10645
.subckt and2_x1 i0=$abc$30656$new_n10645 i1=$abc$30656$new_n10643 q=$abc$30656$new_n10646
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[1][19] i1=cpuregs[5][19] q=$abc$30656$new_n10647
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][19] i1=cpuregs[4][19] q=$abc$30656$new_n10648
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10648 i1=$abc$30656$new_n10647 q=$abc$30656$new_n10649
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][19] i1=cpuregs[28][19] q=$abc$30656$new_n10650
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[25][19] i1=cpuregs[29][19] q=$abc$30656$new_n10651
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10651 i1=$abc$30656$new_n10650 q=$abc$30656$new_n10652
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][19] i1=cpuregs[21][19] q=$abc$30656$new_n10653
.subckt nand2_x0 i0=$abc$30656$new_n10653 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10654
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][19] i1=cpuregs[20][19] q=$abc$30656$new_n10655
.subckt nand2_x0 i0=$abc$30656$new_n10655 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10656
.subckt and2_x1 i0=$abc$30656$new_n10656 i1=$abc$30656$new_n10654 q=$abc$30656$new_n10657
.subckt or2_x1 i0=$abc$30656$new_n10649 i1=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n10658
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[3] i1=$abc$30656$new_n10646 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10659
.subckt nand2_x0 i0=$abc$30656$new_n10659 i1=$abc$30656$new_n10658 nq=$abc$30656$new_n10660
.subckt or2_x1 i0=$abc$30656$new_n10652 i1=$abc$30656$new_n3594 q=$abc$30656$new_n10661
.subckt and21nor_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n10657 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10662
.subckt nand2_x0 i0=$abc$30656$new_n10662 i1=$abc$30656$new_n10661 nq=$abc$30656$new_n10663
.subckt nand3_x0 i0=$abc$30656$new_n10663 i1=$abc$30656$new_n10660 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10664
.subckt or2_x1 i0=cpuregs[27][19] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10665
.subckt and21nor_x0 i0=$abc$30656$new_n3755 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10666
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][19] i1=cpuregs[30][19] q=$abc$30656$new_n10667
.subckt and2_x1 i0=$abc$30656$new_n10667 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10668
.subckt and21nor_x0 i0=$abc$30656$new_n10665 i1=$abc$30656$new_n10666 i2=$abc$30656$new_n10668 nq=$abc$30656$new_n10669
.subckt nand2_x0 i0=$abc$30656$new_n10669 i1=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10670
.subckt or21nand_x0 i0=cpuregs[19][19] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10671
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3754 i2=$abc$30656$new_n10671 nq=$abc$30656$new_n10672
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][19] i1=cpuregs[22][19] q=$abc$30656$new_n10673
.subckt and2_x1 i0=$abc$30656$new_n10673 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10674
.subckt or3_x1 i0=$abc$30656$new_n10674 i1=$abc$30656$new_n10672 i2=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n10675
.subckt and2_x1 i0=$abc$30656$new_n10675 i1=$\cpuregs$rdreg[0]$q[4] q=$abc$30656$new_n10676
.subckt nand2_x0 i0=$abc$30656$new_n10676 i1=$abc$30656$new_n10670 nq=$abc$30656$new_n10677
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10641 i1=$abc$30656$new_n10640 q=$abc$30656$new_n10678
.subckt or2_x1 i0=$abc$30656$new_n10678 i1=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n10679
.subckt or2_x1 i0=cpuregs[11][19] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10680
.subckt and21nor_x0 i0=$abc$30656$new_n3751 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10681
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][19] i1=cpuregs[14][19] q=$abc$30656$new_n10682
.subckt and2_x1 i0=$abc$30656$new_n10682 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10683
.subckt and21nor_x0 i0=$abc$30656$new_n10680 i1=$abc$30656$new_n10681 i2=$abc$30656$new_n10683 nq=$abc$30656$new_n10684
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[3] i1=$abc$30656$new_n10684 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10685
.subckt and21nor_x0 i0=$abc$30656$new_n10685 i1=$abc$30656$new_n10679 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10686
.subckt and21nor_x0 i0=$abc$30656$new_n10686 i1=$abc$30656$new_n10677 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10687
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[19] nq=$abc$30656$new_n10688
.subckt nand2_x0 i0=$abc$30656$new_n10688 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10689
.subckt and21nor_x0 i0=$abc$30656$new_n10664 i1=$abc$30656$new_n10687 i2=$abc$30656$new_n10689 nq=$abc$30656$new_n10690
.subckt nor2_x0 i0=$abc$30656$new_n10690 i1=$abc$30656$new_n10639 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29107
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[20] nq=$abc$30656$new_n10692
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][20] i1=cpuregs[29][20] q=$abc$30656$new_n10693
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][20] i1=cpuregs[25][20] q=$abc$30656$new_n10694
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10694 i1=$abc$30656$new_n10693 q=$abc$30656$new_n10695
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][20] i1=cpuregs[21][20] q=$abc$30656$new_n10696
.subckt nand2_x0 i0=$abc$30656$new_n10696 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10697
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][20] i1=cpuregs[20][20] q=$abc$30656$new_n10698
.subckt nand2_x0 i0=$abc$30656$new_n10698 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10699
.subckt and2_x1 i0=$abc$30656$new_n10699 i1=$abc$30656$new_n10697 q=$abc$30656$new_n10700
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][20] i1=cpuregs[4][20] q=$abc$30656$new_n10701
.subckt and2_x1 i0=$abc$30656$new_n10701 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10702
.subckt or21nand_x0 i0=cpuregs[1][20] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10703
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3756 i2=$abc$30656$new_n10703 nq=$abc$30656$new_n10704
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][20] i1=cpuregs[31][20] q=$abc$30656$new_n10705
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][20] i1=cpuregs[27][20] q=$abc$30656$new_n10706
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10706 i1=$abc$30656$new_n10705 q=$abc$30656$new_n10707
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][20] i1=cpuregs[23][20] q=$abc$30656$new_n10708
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][20] i1=cpuregs[22][20] q=$abc$30656$new_n10709
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10709 i1=$abc$30656$new_n10708 q=$abc$30656$new_n10710
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][20] i1=cpuregs[6][20] q=$abc$30656$new_n10711
.subckt and2_x1 i0=$abc$30656$new_n10711 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10712
.subckt or21nand_x0 i0=cpuregs[3][20] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10713
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3757 i2=$abc$30656$new_n10713 nq=$abc$30656$new_n10714
.subckt or3_x1 i0=$abc$30656$new_n10714 i1=$abc$30656$new_n10712 i2=$abc$30656$new_n3590 q=$abc$30656$new_n10715
.subckt or3_x1 i0=$abc$30656$new_n10704 i1=$abc$30656$new_n10702 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10716
.subckt nand3_x0 i0=$abc$30656$new_n10716 i1=$abc$30656$new_n10715 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10717
.subckt or2_x1 i0=$abc$30656$new_n10710 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10718
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10700 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10719
.subckt nand2_x0 i0=$abc$30656$new_n10719 i1=$abc$30656$new_n10718 nq=$abc$30656$new_n10720
.subckt nand3_x0 i0=$abc$30656$new_n10720 i1=$abc$30656$new_n10717 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10721
.subckt or2_x1 i0=$abc$30656$new_n10695 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10722
.subckt or2_x1 i0=$abc$30656$new_n10707 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10723
.subckt nand3_x0 i0=$abc$30656$new_n10723 i1=$abc$30656$new_n10722 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10724
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][20] i1=cpuregs[14][20] q=$abc$30656$new_n10725
.subckt nand2_x0 i0=$abc$30656$new_n10725 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10726
.subckt nor2_x0 i0=cpuregs[11][20] i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10727
.subckt or21nand_x0 i0=cpuregs[15][20] i1=$abc$30656$new_n3593 i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10728
.subckt or21nand_x0 i0=$abc$30656$new_n10728 i1=$abc$30656$new_n10727 i2=$abc$30656$new_n10726 nq=$abc$30656$new_n10729
.subckt nor2_x0 i0=cpuregs[9][20] i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10730
.subckt or21nand_x0 i0=cpuregs[13][20] i1=$abc$30656$new_n3593 i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10731
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][20] i1=cpuregs[12][20] q=$abc$30656$new_n10732
.subckt nand2_x0 i0=$abc$30656$new_n10732 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10733
.subckt or21nand_x0 i0=$abc$30656$new_n10730 i1=$abc$30656$new_n10731 i2=$abc$30656$new_n10733 nq=$abc$30656$new_n10734
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10734 i1=$abc$30656$new_n10729 q=$abc$30656$new_n10735
.subckt and21nor_x0 i0=$abc$30656$new_n10735 i1=$abc$30656$new_n3599 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10736
.subckt and21nor_x0 i0=$abc$30656$new_n10736 i1=$abc$30656$new_n10724 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10737
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[20] nq=$abc$30656$new_n10738
.subckt nand2_x0 i0=$abc$30656$new_n10738 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10739
.subckt and21nor_x0 i0=$abc$30656$new_n10721 i1=$abc$30656$new_n10737 i2=$abc$30656$new_n10739 nq=$abc$30656$new_n10740
.subckt nor2_x0 i0=$abc$30656$new_n10740 i1=$abc$30656$new_n10692 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29109
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[21] nq=$abc$30656$new_n10742
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][21] i1=cpuregs[29][21] q=$abc$30656$new_n10743
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][21] i1=cpuregs[25][21] q=$abc$30656$new_n10744
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10744 i1=$abc$30656$new_n10743 q=$abc$30656$new_n10745
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][21] i1=cpuregs[21][21] q=$abc$30656$new_n10746
.subckt nand2_x0 i0=$abc$30656$new_n10746 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10747
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][21] i1=cpuregs[20][21] q=$abc$30656$new_n10748
.subckt nand2_x0 i0=$abc$30656$new_n10748 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10749
.subckt and2_x1 i0=$abc$30656$new_n10749 i1=$abc$30656$new_n10747 q=$abc$30656$new_n10750
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][21] i1=cpuregs[4][21] q=$abc$30656$new_n10751
.subckt and2_x1 i0=$abc$30656$new_n10751 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10752
.subckt or21nand_x0 i0=cpuregs[1][21] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10753
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3762 i2=$abc$30656$new_n10753 nq=$abc$30656$new_n10754
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][21] i1=cpuregs[31][21] q=$abc$30656$new_n10755
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][21] i1=cpuregs[27][21] q=$abc$30656$new_n10756
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10756 i1=$abc$30656$new_n10755 q=$abc$30656$new_n10757
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][21] i1=cpuregs[23][21] q=$abc$30656$new_n10758
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][21] i1=cpuregs[22][21] q=$abc$30656$new_n10759
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10759 i1=$abc$30656$new_n10758 q=$abc$30656$new_n10760
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][21] i1=cpuregs[6][21] q=$abc$30656$new_n10761
.subckt and2_x1 i0=$abc$30656$new_n10761 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10762
.subckt or21nand_x0 i0=cpuregs[3][21] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10763
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3763 i2=$abc$30656$new_n10763 nq=$abc$30656$new_n10764
.subckt or3_x1 i0=$abc$30656$new_n10764 i1=$abc$30656$new_n10762 i2=$abc$30656$new_n3590 q=$abc$30656$new_n10765
.subckt or3_x1 i0=$abc$30656$new_n10754 i1=$abc$30656$new_n10752 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10766
.subckt nand3_x0 i0=$abc$30656$new_n10766 i1=$abc$30656$new_n10765 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10767
.subckt or2_x1 i0=$abc$30656$new_n10760 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10768
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10750 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10769
.subckt nand2_x0 i0=$abc$30656$new_n10769 i1=$abc$30656$new_n10768 nq=$abc$30656$new_n10770
.subckt nand3_x0 i0=$abc$30656$new_n10770 i1=$abc$30656$new_n10767 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10771
.subckt or2_x1 i0=$abc$30656$new_n10745 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10772
.subckt or2_x1 i0=$abc$30656$new_n10757 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10773
.subckt nand3_x0 i0=$abc$30656$new_n10773 i1=$abc$30656$new_n10772 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10774
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][21] i1=cpuregs[14][21] q=$abc$30656$new_n10775
.subckt and2_x1 i0=$abc$30656$new_n10775 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10776
.subckt or2_x1 i0=cpuregs[11][21] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10777
.subckt and21nor_x0 i0=$abc$30656$new_n3765 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10778
.subckt and21nor_x0 i0=$abc$30656$new_n10778 i1=$abc$30656$new_n10777 i2=$abc$30656$new_n10776 nq=$abc$30656$new_n10779
.subckt nand2_x0 i0=$abc$30656$new_n10779 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10780
.subckt or2_x1 i0=cpuregs[9][21] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10781
.subckt and21nor_x0 i0=$abc$30656$new_n3764 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10782
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][21] i1=cpuregs[12][21] q=$abc$30656$new_n10783
.subckt and2_x1 i0=$abc$30656$new_n10783 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10784
.subckt and21nor_x0 i0=$abc$30656$new_n10781 i1=$abc$30656$new_n10782 i2=$abc$30656$new_n10784 nq=$abc$30656$new_n10785
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10785 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10786
.subckt and21nor_x0 i0=$abc$30656$new_n10786 i1=$abc$30656$new_n10780 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10787
.subckt and21nor_x0 i0=$abc$30656$new_n10787 i1=$abc$30656$new_n10774 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10788
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[21] nq=$abc$30656$new_n10789
.subckt nand2_x0 i0=$abc$30656$new_n10789 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10790
.subckt and21nor_x0 i0=$abc$30656$new_n10771 i1=$abc$30656$new_n10788 i2=$abc$30656$new_n10790 nq=$abc$30656$new_n10791
.subckt nor2_x0 i0=$abc$30656$new_n10791 i1=$abc$30656$new_n10742 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29111
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[22] nq=$abc$30656$new_n10793
.subckt nand2_x0 i0=$abc$30656$new_n3777 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10794
.subckt or2_x1 i0=cpuregs[27][22] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10795
.subckt and2_x1 i0=$abc$30656$new_n10795 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10796
.subckt nand2_x0 i0=$abc$30656$new_n10796 i1=$abc$30656$new_n10794 nq=$abc$30656$new_n10797
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][22] i1=cpuregs[30][22] q=$abc$30656$new_n10798
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10798 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10799
.subckt nand2_x0 i0=$abc$30656$new_n10799 i1=$abc$30656$new_n10797 nq=$abc$30656$new_n10800
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][22] i1=cpuregs[28][22] q=$abc$30656$new_n10801
.subckt nand2_x0 i0=$abc$30656$new_n10801 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10802
.subckt nand2_x0 i0=$abc$30656$new_n3776 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10803
.subckt or2_x1 i0=cpuregs[25][22] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10804
.subckt and2_x1 i0=$abc$30656$new_n10804 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10805
.subckt nand2_x0 i0=$abc$30656$new_n10805 i1=$abc$30656$new_n10803 nq=$abc$30656$new_n10806
.subckt nand3_x0 i0=$abc$30656$new_n10806 i1=$abc$30656$new_n10802 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10807
.subckt nand3_x0 i0=$abc$30656$new_n10807 i1=$abc$30656$new_n10800 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10808
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[11][22] i1=cpuregs[15][22] q=$abc$30656$new_n10809
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][22] i1=cpuregs[14][22] q=$abc$30656$new_n10810
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10810 i1=$abc$30656$new_n10809 q=$abc$30656$new_n10811
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][22] i1=cpuregs[13][22] q=$abc$30656$new_n10812
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][22] i1=cpuregs[12][22] q=$abc$30656$new_n10813
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10813 i1=$abc$30656$new_n10812 q=$abc$30656$new_n10814
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10814 i1=$abc$30656$new_n10811 q=$abc$30656$new_n10815
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][22] i1=cpuregs[6][22] q=$abc$30656$new_n10816
.subckt nand2_x0 i0=$abc$30656$new_n10816 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10817
.subckt nand2_x0 i0=$abc$30656$new_n3772 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10818
.subckt and21nor_x0 i0=$abc$30656$new_n3770 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10819
.subckt nand2_x0 i0=$abc$30656$new_n10819 i1=$abc$30656$new_n10818 nq=$abc$30656$new_n10820
.subckt nand3_x0 i0=$abc$30656$new_n10820 i1=$abc$30656$new_n10817 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10821
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][22] i1=cpuregs[4][22] q=$abc$30656$new_n10822
.subckt nand2_x0 i0=$abc$30656$new_n10822 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10823
.subckt nand2_x0 i0=$abc$30656$new_n3771 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10824
.subckt or2_x1 i0=cpuregs[1][22] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10825
.subckt and2_x1 i0=$abc$30656$new_n10825 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10826
.subckt nand2_x0 i0=$abc$30656$new_n10826 i1=$abc$30656$new_n10824 nq=$abc$30656$new_n10827
.subckt nand3_x0 i0=$abc$30656$new_n10827 i1=$abc$30656$new_n10823 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10828
.subckt nand3_x0 i0=$abc$30656$new_n10828 i1=$abc$30656$new_n10821 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10829
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][22] i1=cpuregs[23][22] q=$abc$30656$new_n10830
.subckt nor2_x0 i0=$abc$30656$new_n10830 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10831
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][22] i1=cpuregs[22][22] q=$abc$30656$new_n10832
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[0] i1=$abc$30656$new_n10832 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10833
.subckt nor2_x0 i0=$abc$30656$new_n10833 i1=$abc$30656$new_n10831 nq=$abc$30656$new_n10834
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3775 i1=$abc$30656$new_n3774 q=$abc$30656$new_n10835
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][22] i1=cpuregs[21][22] q=$abc$30656$new_n10836
.subckt or21nand_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10836 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10837
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10835 i2=$abc$30656$new_n10837 nq=$abc$30656$new_n10838
.subckt or21nand_x0 i0=$abc$30656$new_n10838 i1=$abc$30656$new_n10834 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10839
.subckt and2_x1 i0=$abc$30656$new_n10839 i1=$abc$30656$new_n10829 q=$abc$30656$new_n10840
.subckt and21nor_x0 i0=$abc$30656$new_n10815 i1=$abc$30656$new_n3599 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10841
.subckt nand2_x0 i0=$abc$30656$new_n10841 i1=$abc$30656$new_n10808 nq=$abc$30656$new_n10842
.subckt and21nor_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n10840 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n10843
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[22] nq=$abc$30656$new_n10844
.subckt nand2_x0 i0=$abc$30656$new_n10844 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10845
.subckt and21nor_x0 i0=$abc$30656$new_n10842 i1=$abc$30656$new_n10843 i2=$abc$30656$new_n10845 nq=$abc$30656$new_n10846
.subckt nor2_x0 i0=$abc$30656$new_n10846 i1=$abc$30656$new_n10793 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29113
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[23] nq=$abc$30656$new_n10848
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][23] i1=cpuregs[27][23] q=$abc$30656$new_n10849
.subckt nand2_x0 i0=$abc$30656$new_n10849 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n10850
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][23] i1=cpuregs[31][23] q=$abc$30656$new_n10851
.subckt and21nor_x0 i0=$abc$30656$new_n10851 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10852
.subckt nand2_x0 i0=$abc$30656$new_n10852 i1=$abc$30656$new_n10850 nq=$abc$30656$new_n10853
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][23] i1=cpuregs[25][23] q=$abc$30656$new_n10854
.subckt nand2_x0 i0=$abc$30656$new_n10854 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n10855
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][23] i1=cpuregs[29][23] q=$abc$30656$new_n10856
.subckt and21nor_x0 i0=$abc$30656$new_n10856 i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10857
.subckt nand2_x0 i0=$abc$30656$new_n10857 i1=$abc$30656$new_n10855 nq=$abc$30656$new_n10858
.subckt nand3_x0 i0=$abc$30656$new_n10858 i1=$abc$30656$new_n10853 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10859
.subckt or21nand_x0 i0=cpuregs[9][23] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10860
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3782 i2=$abc$30656$new_n10860 nq=$abc$30656$new_n10861
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][23] i1=cpuregs[12][23] q=$abc$30656$new_n10862
.subckt and2_x1 i0=$abc$30656$new_n10862 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10863
.subckt or3_x1 i0=$abc$30656$new_n10863 i1=$abc$30656$new_n10861 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10864
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][23] i1=cpuregs[14][23] q=$abc$30656$new_n10865
.subckt and2_x1 i0=$abc$30656$new_n10865 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10866
.subckt nand2_x0 i0=$abc$30656$new_n3783 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10867
.subckt or2_x1 i0=cpuregs[11][23] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10868
.subckt and2_x1 i0=$abc$30656$new_n10868 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10869
.subckt and21nor_x0 i0=$abc$30656$new_n10869 i1=$abc$30656$new_n10867 i2=$abc$30656$new_n10866 nq=$abc$30656$new_n10870
.subckt nand2_x0 i0=$abc$30656$new_n10870 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10871
.subckt nand3_x0 i0=$abc$30656$new_n10871 i1=$abc$30656$new_n10864 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10872
.subckt nand2_x0 i0=$abc$30656$new_n10872 i1=$abc$30656$new_n10859 nq=$abc$30656$new_n10873
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][23] i1=cpuregs[23][23] q=$abc$30656$new_n10874
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][23] i1=cpuregs[21][23] q=$abc$30656$new_n10875
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10875 i1=$abc$30656$new_n10874 q=$abc$30656$new_n10876
.subckt and2_x1 i0=$abc$30656$new_n10876 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10877
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][23] i1=cpuregs[22][23] q=$abc$30656$new_n10878
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][23] i1=cpuregs[20][23] q=$abc$30656$new_n10879
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n10879 i1=$abc$30656$new_n10878 q=$abc$30656$new_n10880
.subckt and2_x1 i0=$abc$30656$new_n10880 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10881
.subckt or21nand_x0 i0=$abc$30656$new_n10881 i1=$abc$30656$new_n10877 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10882
.subckt nand2_x0 i0=$abc$30656$new_n3781 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10883
.subckt and21nor_x0 i0=$abc$30656$new_n3778 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10884
.subckt nand2_x0 i0=$abc$30656$new_n10884 i1=$abc$30656$new_n10883 nq=$abc$30656$new_n10885
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][23] i1=cpuregs[6][23] q=$abc$30656$new_n10886
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10886 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10887
.subckt and2_x1 i0=$abc$30656$new_n10887 i1=$abc$30656$new_n10885 q=$abc$30656$new_n10888
.subckt or21nand_x0 i0=cpuregs[1][23] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10889
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3779 i2=$abc$30656$new_n10889 nq=$abc$30656$new_n10890
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][23] i1=cpuregs[4][23] q=$abc$30656$new_n10891
.subckt nand2_x0 i0=$abc$30656$new_n10891 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10892
.subckt nand2_x0 i0=$abc$30656$new_n10892 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10893
.subckt or21nand_x0 i0=$abc$30656$new_n10893 i1=$abc$30656$new_n10890 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10894
.subckt or21nand_x0 i0=$abc$30656$new_n10894 i1=$abc$30656$new_n10888 i2=$abc$30656$new_n10882 nq=$abc$30656$new_n10895
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[3] i0=$abc$30656$new_n10895 i1=$abc$30656$new_n10873 q=$abc$30656$new_n10896
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[23] nq=$abc$30656$new_n10897
.subckt nand2_x0 i0=$abc$30656$new_n10897 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n10898
.subckt and21nor_x0 i0=$abc$30656$new_n9921 i1=$abc$30656$new_n10896 i2=$abc$30656$new_n10898 nq=$abc$30656$new_n10899
.subckt nor2_x0 i0=$abc$30656$new_n10899 i1=$abc$30656$new_n10848 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29115
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3510 nq=$abc$30656$new_n10901
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][24] i1=cpuregs[31][24] q=$abc$30656$new_n10902
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][24] i1=cpuregs[27][24] q=$abc$30656$new_n10903
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10903 i1=$abc$30656$new_n10902 q=$abc$30656$new_n10904
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][24] i1=cpuregs[29][24] q=$abc$30656$new_n10905
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][24] i1=cpuregs[25][24] q=$abc$30656$new_n10906
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10906 i1=$abc$30656$new_n10905 q=$abc$30656$new_n10907
.subckt or2_x1 i0=$abc$30656$new_n10904 i1=$abc$30656$new_n3590 q=$abc$30656$new_n10908
.subckt or2_x1 i0=$abc$30656$new_n10907 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10909
.subckt and3_x1 i0=$abc$30656$new_n10909 i1=$abc$30656$new_n10908 i2=$\cpuregs$rdreg[0]$q[4] q=$abc$30656$new_n10910
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][24] i1=cpuregs[14][24] q=$abc$30656$new_n10911
.subckt and2_x1 i0=$abc$30656$new_n10911 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10912
.subckt or2_x1 i0=cpuregs[11][24] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10913
.subckt and21nor_x0 i0=$abc$30656$new_n3792 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10914
.subckt and21nor_x0 i0=$abc$30656$new_n10914 i1=$abc$30656$new_n10913 i2=$abc$30656$new_n10912 nq=$abc$30656$new_n10915
.subckt and2_x1 i0=$abc$30656$new_n10915 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n10916
.subckt or21nand_x0 i0=cpuregs[9][24] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10917
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3791 i2=$abc$30656$new_n10917 nq=$abc$30656$new_n10918
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][24] i1=cpuregs[12][24] q=$abc$30656$new_n10919
.subckt nand2_x0 i0=$abc$30656$new_n10919 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10920
.subckt nand2_x0 i0=$abc$30656$new_n10920 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10921
.subckt or21nand_x0 i0=$abc$30656$new_n10921 i1=$abc$30656$new_n10918 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10922
.subckt nor2_x0 i0=$abc$30656$new_n10922 i1=$abc$30656$new_n10916 nq=$abc$30656$new_n10923
.subckt or21nand_x0 i0=$abc$30656$new_n10923 i1=$abc$30656$new_n10910 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10924
.subckt nand2_x0 i0=$abc$30656$new_n3790 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10925
.subckt and21nor_x0 i0=$abc$30656$new_n3787 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10926
.subckt nand2_x0 i0=$abc$30656$new_n10926 i1=$abc$30656$new_n10925 nq=$abc$30656$new_n10927
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][24] i1=cpuregs[6][24] q=$abc$30656$new_n10928
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10928 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10929
.subckt nand2_x0 i0=$abc$30656$new_n10929 i1=$abc$30656$new_n10927 nq=$abc$30656$new_n10930
.subckt nand2_x0 i0=$abc$30656$new_n3788 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10931
.subckt or2_x1 i0=cpuregs[1][24] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10932
.subckt and2_x1 i0=$abc$30656$new_n10932 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n10933
.subckt nand2_x0 i0=$abc$30656$new_n10933 i1=$abc$30656$new_n10931 nq=$abc$30656$new_n10934
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][24] i1=cpuregs[4][24] q=$abc$30656$new_n10935
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n10935 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n10936
.subckt and21nor_x0 i0=$abc$30656$new_n10936 i1=$abc$30656$new_n10934 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n10937
.subckt and2_x1 i0=$abc$30656$new_n10937 i1=$abc$30656$new_n10930 q=$abc$30656$new_n10938
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[20][24] i1=cpuregs[21][24] q=$abc$30656$new_n10939
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[16][24] i1=cpuregs[17][24] q=$abc$30656$new_n10940
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n10940 i1=$abc$30656$new_n10939 q=$abc$30656$new_n10941
.subckt nand2_x0 i0=$abc$30656$new_n10941 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n10942
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[22][24] i1=cpuregs[23][24] q=$abc$30656$new_n10943
.subckt nand2_x0 i0=$abc$30656$new_n10943 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n10944
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[18][24] i1=cpuregs[19][24] q=$abc$30656$new_n10945
.subckt nand2_x0 i0=$abc$30656$new_n10945 i1=$abc$30656$new_n3593 nq=$abc$30656$new_n10946
.subckt and2_x1 i0=$abc$30656$new_n10946 i1=$abc$30656$new_n10944 q=$abc$30656$new_n10947
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n10947 i2=$abc$30656$new_n10942 nq=$abc$30656$new_n10948
.subckt and2_x1 i0=$abc$30656$new_n10948 i1=$\cpuregs$rdreg[0]$q[4] q=$abc$30656$new_n10949
.subckt or21nand_x0 i0=$abc$30656$new_n10949 i1=$abc$30656$new_n10938 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n10950
.subckt and2_x1 i0=$abc$30656$new_n10950 i1=$abc$30656$new_n10924 q=$abc$30656$new_n10951
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[24] nq=$abc$30656$new_n10952
.subckt and2_x1 i0=$abc$30656$new_n10952 i1=$abc$30656$new_n4005 q=$abc$30656$new_n10953
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n10951 i2=$abc$30656$new_n10953 nq=$abc$30656$new_n10954
.subckt and2_x1 i0=$abc$30656$new_n10954 i1=$abc$30656$new_n10901 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29117
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[25] nq=$abc$30656$new_n10956
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[3][25] i1=cpuregs[7][25] q=$abc$30656$new_n10957
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][25] i1=cpuregs[6][25] q=$abc$30656$new_n10958
.subckt or2_x1 i0=cpuregs[11][25] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10959
.subckt and21nor_x0 i0=$abc$30656$new_n3796 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10960
.subckt nand2_x0 i0=$abc$30656$new_n10960 i1=$abc$30656$new_n10959 nq=$abc$30656$new_n10961
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][25] i1=cpuregs[14][25] q=$abc$30656$new_n10962
.subckt nand2_x0 i0=$abc$30656$new_n10962 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10963
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][25] i1=cpuregs[12][25] q=$abc$30656$new_n10964
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][25] i1=cpuregs[13][25] q=$abc$30656$new_n10965
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n10965 i1=$abc$30656$new_n10964 q=$abc$30656$new_n10966
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[1][25] i1=cpuregs[5][25] q=$abc$30656$new_n10967
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][25] i1=cpuregs[4][25] q=$abc$30656$new_n10968
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10968 i1=$abc$30656$new_n10967 q=$abc$30656$new_n10969
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[3] i0=$abc$30656$new_n10969 i1=$abc$30656$new_n10966 q=$abc$30656$new_n10970
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[25][25] i1=cpuregs[29][25] q=$abc$30656$new_n10971
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][25] i1=cpuregs[28][25] q=$abc$30656$new_n10972
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10972 i1=$abc$30656$new_n10971 q=$abc$30656$new_n10973
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][25] i1=cpuregs[21][25] q=$abc$30656$new_n10974
.subckt nand2_x0 i0=$abc$30656$new_n10974 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10975
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][25] i1=cpuregs[20][25] q=$abc$30656$new_n10976
.subckt nand2_x0 i0=$abc$30656$new_n10976 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10977
.subckt and2_x1 i0=$abc$30656$new_n10977 i1=$abc$30656$new_n10975 q=$abc$30656$new_n10978
.subckt or2_x1 i0=$abc$30656$new_n10973 i1=$abc$30656$new_n3594 q=$abc$30656$new_n10979
.subckt and21nor_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n10978 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10980
.subckt nand2_x0 i0=$abc$30656$new_n10980 i1=$abc$30656$new_n10979 nq=$abc$30656$new_n10981
.subckt nand2_x0 i0=$abc$30656$new_n10970 i1=$abc$30656$new_n3599 nq=$abc$30656$new_n10982
.subckt nand3_x0 i0=$abc$30656$new_n10982 i1=$abc$30656$new_n10981 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n10983
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n10958 i1=$abc$30656$new_n10957 q=$abc$30656$new_n10984
.subckt or2_x1 i0=$abc$30656$new_n10984 i1=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n10985
.subckt nand3_x0 i0=$abc$30656$new_n10963 i1=$abc$30656$new_n10961 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10986
.subckt nand3_x0 i0=$abc$30656$new_n10986 i1=$abc$30656$new_n10985 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10987
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][25] i1=cpuregs[30][25] q=$abc$30656$new_n10988
.subckt and2_x1 i0=$abc$30656$new_n10988 i1=$abc$30656$new_n3589 q=$abc$30656$new_n10989
.subckt or2_x1 i0=cpuregs[27][25] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n10990
.subckt and21nor_x0 i0=$abc$30656$new_n3800 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n10991
.subckt and21nor_x0 i0=$abc$30656$new_n10991 i1=$abc$30656$new_n10990 i2=$abc$30656$new_n10989 nq=$abc$30656$new_n10992
.subckt nand2_x0 i0=$abc$30656$new_n10992 i1=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10993
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][25] i1=cpuregs[22][25] q=$abc$30656$new_n10994
.subckt nand2_x0 i0=$abc$30656$new_n10994 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n10995
.subckt or21nand_x0 i0=cpuregs[19][25] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n10996
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3798 i2=$abc$30656$new_n10996 nq=$abc$30656$new_n10997
.subckt nor2_x0 i0=$abc$30656$new_n10997 i1=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n10998
.subckt and21nor_x0 i0=$abc$30656$new_n10998 i1=$abc$30656$new_n10995 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n10999
.subckt and21nor_x0 i0=$abc$30656$new_n10999 i1=$abc$30656$new_n10993 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11000
.subckt nand2_x0 i0=$abc$30656$new_n11000 i1=$abc$30656$new_n10987 nq=$abc$30656$new_n11001
.subckt nand3_x0 i0=$abc$30656$new_n11001 i1=$abc$30656$new_n10983 i2=$abc$30656$new_n9921 nq=$abc$30656$new_n11002
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[25] nq=$abc$30656$new_n11003
.subckt and2_x1 i0=$abc$30656$new_n11003 i1=$abc$30656$new_n4005 q=$abc$30656$new_n11004
.subckt and21nor_x0 i0=$abc$30656$new_n11004 i1=$abc$30656$new_n11002 i2=$abc$30656$new_n10956 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29119
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[26] nq=$abc$30656$new_n11006
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][26] i1=cpuregs[23][26] q=$abc$30656$new_n11007
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][26] i1=cpuregs[22][26] q=$abc$30656$new_n11008
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11008 i1=$abc$30656$new_n11007 q=$abc$30656$new_n11009
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][26] i1=cpuregs[21][26] q=$abc$30656$new_n11010
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][26] i1=cpuregs[20][26] q=$abc$30656$new_n11011
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11011 i1=$abc$30656$new_n11010 q=$abc$30656$new_n11012
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][26] i1=cpuregs[6][26] q=$abc$30656$new_n11013
.subckt or21nand_x0 i0=cpuregs[3][26] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11014
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3802 i2=$abc$30656$new_n11014 nq=$abc$30656$new_n11015
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n11013 i2=$abc$30656$new_n11015 nq=$abc$30656$new_n11016
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][26] i1=cpuregs[4][26] q=$abc$30656$new_n11017
.subckt nand2_x0 i0=$abc$30656$new_n11017 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11018
.subckt nand2_x0 i0=$abc$30656$new_n3801 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11019
.subckt or2_x1 i0=cpuregs[1][26] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11020
.subckt and2_x1 i0=$abc$30656$new_n11020 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11021
.subckt nand2_x0 i0=$abc$30656$new_n11021 i1=$abc$30656$new_n11019 nq=$abc$30656$new_n11022
.subckt nand2_x0 i0=$abc$30656$new_n11016 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11023
.subckt nand3_x0 i0=$abc$30656$new_n11022 i1=$abc$30656$new_n11018 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11024
.subckt nand3_x0 i0=$abc$30656$new_n11024 i1=$abc$30656$new_n11023 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11025
.subckt or2_x1 i0=$abc$30656$new_n11009 i1=$abc$30656$new_n3590 q=$abc$30656$new_n11026
.subckt or2_x1 i0=$abc$30656$new_n11012 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n11027
.subckt nand3_x0 i0=$abc$30656$new_n11027 i1=$abc$30656$new_n11026 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11028
.subckt nand3_x0 i0=$abc$30656$new_n11028 i1=$abc$30656$new_n11025 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11029
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][26] i1=cpuregs[14][26] q=$abc$30656$new_n11030
.subckt nand2_x0 i0=$abc$30656$new_n11030 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11031
.subckt nand2_x0 i0=$abc$30656$new_n3804 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11032
.subckt or2_x1 i0=cpuregs[11][26] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11033
.subckt and2_x1 i0=$abc$30656$new_n11033 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11034
.subckt nand2_x0 i0=$abc$30656$new_n11034 i1=$abc$30656$new_n11032 nq=$abc$30656$new_n11035
.subckt nand3_x0 i0=$abc$30656$new_n11035 i1=$abc$30656$new_n11031 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11036
.subckt nand2_x0 i0=$abc$30656$new_n3803 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11037
.subckt or2_x1 i0=cpuregs[9][26] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11038
.subckt and2_x1 i0=$abc$30656$new_n11038 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11039
.subckt nand2_x0 i0=$abc$30656$new_n11039 i1=$abc$30656$new_n11037 nq=$abc$30656$new_n11040
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][26] i1=cpuregs[12][26] q=$abc$30656$new_n11041
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n11041 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11042
.subckt nand2_x0 i0=$abc$30656$new_n11042 i1=$abc$30656$new_n11040 nq=$abc$30656$new_n11043
.subckt nand3_x0 i0=$abc$30656$new_n11043 i1=$abc$30656$new_n11036 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11044
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][26] i1=cpuregs[28][26] q=$abc$30656$new_n11045
.subckt nand2_x0 i0=$abc$30656$new_n11045 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11046
.subckt nand2_x0 i0=$abc$30656$new_n3806 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11047
.subckt or2_x1 i0=cpuregs[25][26] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11048
.subckt and2_x1 i0=$abc$30656$new_n11048 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11049
.subckt nand2_x0 i0=$abc$30656$new_n11049 i1=$abc$30656$new_n11047 nq=$abc$30656$new_n11050
.subckt nand3_x0 i0=$abc$30656$new_n11050 i1=$abc$30656$new_n11046 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11051
.subckt nand2_x0 i0=$abc$30656$new_n3807 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11052
.subckt or2_x1 i0=cpuregs[27][26] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11053
.subckt and2_x1 i0=$abc$30656$new_n11053 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11054
.subckt nand2_x0 i0=$abc$30656$new_n11054 i1=$abc$30656$new_n11052 nq=$abc$30656$new_n11055
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][26] i1=cpuregs[30][26] q=$abc$30656$new_n11056
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n11056 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11057
.subckt and21nor_x0 i0=$abc$30656$new_n11057 i1=$abc$30656$new_n11055 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11058
.subckt nand2_x0 i0=$abc$30656$new_n11058 i1=$abc$30656$new_n11051 nq=$abc$30656$new_n11059
.subckt nand3_x0 i0=$abc$30656$new_n11059 i1=$abc$30656$new_n11044 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n11060
.subckt nand3_x0 i0=$abc$30656$new_n11060 i1=$abc$30656$new_n11029 i2=$abc$30656$new_n9921 nq=$abc$30656$new_n11061
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[26] nq=$abc$30656$new_n11062
.subckt and2_x1 i0=$abc$30656$new_n11062 i1=$abc$30656$new_n4005 q=$abc$30656$new_n11063
.subckt and21nor_x0 i0=$abc$30656$new_n11063 i1=$abc$30656$new_n11061 i2=$abc$30656$new_n11006 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29121
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3504 nq=$abc$30656$new_n11065
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][27] i1=cpuregs[30][27] q=$abc$30656$new_n11066
.subckt nand2_x0 i0=$abc$30656$new_n11066 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11067
.subckt nand2_x0 i0=$abc$30656$new_n3816 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11068
.subckt or2_x1 i0=cpuregs[27][27] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11069
.subckt and2_x1 i0=$abc$30656$new_n11069 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11070
.subckt nand2_x0 i0=$abc$30656$new_n11070 i1=$abc$30656$new_n11068 nq=$abc$30656$new_n11071
.subckt nand3_x0 i0=$abc$30656$new_n11071 i1=$abc$30656$new_n11067 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n11072
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][27] i1=cpuregs[22][27] q=$abc$30656$new_n11073
.subckt nand2_x0 i0=$abc$30656$new_n11073 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11074
.subckt nand2_x0 i0=$abc$30656$new_n3814 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11075
.subckt and21nor_x0 i0=$abc$30656$new_n3813 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11076
.subckt nand2_x0 i0=$abc$30656$new_n11076 i1=$abc$30656$new_n11075 nq=$abc$30656$new_n11077
.subckt nand3_x0 i0=$abc$30656$new_n11077 i1=$abc$30656$new_n11074 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11078
.subckt and3_x1 i0=$abc$30656$new_n11078 i1=$abc$30656$new_n11072 i2=$\cpuregs$rdreg[0]$q[4] q=$abc$30656$new_n11079
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[3][27] i1=cpuregs[7][27] q=$abc$30656$new_n11080
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][27] i1=cpuregs[6][27] q=$abc$30656$new_n11081
.subckt or2_x1 i0=cpuregs[11][27] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11082
.subckt and21nor_x0 i0=$abc$30656$new_n3812 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11083
.subckt nand2_x0 i0=$abc$30656$new_n11083 i1=$abc$30656$new_n11082 nq=$abc$30656$new_n11084
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][27] i1=cpuregs[14][27] q=$abc$30656$new_n11085
.subckt nand2_x0 i0=$abc$30656$new_n11085 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11086
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11081 i1=$abc$30656$new_n11080 q=$abc$30656$new_n11087
.subckt or2_x1 i0=$abc$30656$new_n11087 i1=$\cpuregs$rdreg[0]$q[3] q=$abc$30656$new_n11088
.subckt nand3_x0 i0=$abc$30656$new_n11086 i1=$abc$30656$new_n11084 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n11089
.subckt and3_x1 i0=$abc$30656$new_n11089 i1=$abc$30656$new_n11088 i2=$abc$30656$new_n3599 q=$abc$30656$new_n11090
.subckt or21nand_x0 i0=$abc$30656$new_n11090 i1=$abc$30656$new_n11079 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11091
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3811 i1=$abc$30656$new_n3809 q=$abc$30656$new_n11092
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3810 i1=$abc$30656$new_n3808 q=$abc$30656$new_n11093
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11093 i1=$abc$30656$new_n11092 q=$abc$30656$new_n11094
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][27] i1=cpuregs[12][27] q=$abc$30656$new_n11095
.subckt nand2_x0 i0=$abc$30656$new_n11095 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11096
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][27] i1=cpuregs[13][27] q=$abc$30656$new_n11097
.subckt nand2_x0 i0=$abc$30656$new_n11097 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11098
.subckt and2_x1 i0=$abc$30656$new_n11098 i1=$abc$30656$new_n11096 q=$abc$30656$new_n11099
.subckt mux2_x1 cmd=$abc$30656$new_n3594 i0=$abc$30656$new_n11099 i1=$abc$30656$new_n11094 q=$abc$30656$new_n11100
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[25][27] i1=cpuregs[29][27] q=$abc$30656$new_n11101
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][27] i1=cpuregs[28][27] q=$abc$30656$new_n11102
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11102 i1=$abc$30656$new_n11101 q=$abc$30656$new_n11103
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][27] i1=cpuregs[21][27] q=$abc$30656$new_n11104
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][27] i1=cpuregs[20][27] q=$abc$30656$new_n11105
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11105 i1=$abc$30656$new_n11104 q=$abc$30656$new_n11106
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[3] i0=$abc$30656$new_n11106 i1=$abc$30656$new_n11103 q=$abc$30656$new_n11107
.subckt nand2_x0 i0=$abc$30656$new_n11107 i1=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11108
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[4] i1=$abc$30656$new_n11100 i2=$abc$30656$new_n11108 nq=$abc$30656$new_n11109
.subckt nand2_x0 i0=$abc$30656$new_n11109 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n11110
.subckt and2_x1 i0=$abc$30656$new_n11110 i1=$abc$30656$new_n11091 q=$abc$30656$new_n11111
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[27] nq=$abc$30656$new_n11112
.subckt and2_x1 i0=$abc$30656$new_n11112 i1=$abc$30656$new_n4005 q=$abc$30656$new_n11113
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n11111 i2=$abc$30656$new_n11113 nq=$abc$30656$new_n11114
.subckt and2_x1 i0=$abc$30656$new_n11114 i1=$abc$30656$new_n11065 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29123
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[28] nq=$abc$30656$new_n11116
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][28] i1=cpuregs[29][28] q=$abc$30656$new_n11117
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][28] i1=cpuregs[25][28] q=$abc$30656$new_n11118
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n11118 i1=$abc$30656$new_n11117 q=$abc$30656$new_n11119
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][28] i1=cpuregs[21][28] q=$abc$30656$new_n11120
.subckt nand2_x0 i0=$abc$30656$new_n11120 i1=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11121
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][28] i1=cpuregs[20][28] q=$abc$30656$new_n11122
.subckt nand2_x0 i0=$abc$30656$new_n11122 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11123
.subckt and2_x1 i0=$abc$30656$new_n11123 i1=$abc$30656$new_n11121 q=$abc$30656$new_n11124
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][28] i1=cpuregs[4][28] q=$abc$30656$new_n11125
.subckt and2_x1 i0=$abc$30656$new_n11125 i1=$abc$30656$new_n3589 q=$abc$30656$new_n11126
.subckt or21nand_x0 i0=cpuregs[1][28] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11127
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3817 i2=$abc$30656$new_n11127 nq=$abc$30656$new_n11128
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][28] i1=cpuregs[31][28] q=$abc$30656$new_n11129
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][28] i1=cpuregs[27][28] q=$abc$30656$new_n11130
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n11130 i1=$abc$30656$new_n11129 q=$abc$30656$new_n11131
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][28] i1=cpuregs[23][28] q=$abc$30656$new_n11132
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][28] i1=cpuregs[22][28] q=$abc$30656$new_n11133
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11133 i1=$abc$30656$new_n11132 q=$abc$30656$new_n11134
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][28] i1=cpuregs[6][28] q=$abc$30656$new_n11135
.subckt and2_x1 i0=$abc$30656$new_n11135 i1=$abc$30656$new_n3589 q=$abc$30656$new_n11136
.subckt or21nand_x0 i0=cpuregs[3][28] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11137
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3818 i2=$abc$30656$new_n11137 nq=$abc$30656$new_n11138
.subckt or3_x1 i0=$abc$30656$new_n11138 i1=$abc$30656$new_n11136 i2=$abc$30656$new_n3590 q=$abc$30656$new_n11139
.subckt or3_x1 i0=$abc$30656$new_n11128 i1=$abc$30656$new_n11126 i2=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n11140
.subckt nand3_x0 i0=$abc$30656$new_n11140 i1=$abc$30656$new_n11139 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11141
.subckt or2_x1 i0=$abc$30656$new_n11134 i1=$abc$30656$new_n3590 q=$abc$30656$new_n11142
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n11124 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11143
.subckt nand2_x0 i0=$abc$30656$new_n11143 i1=$abc$30656$new_n11142 nq=$abc$30656$new_n11144
.subckt nand3_x0 i0=$abc$30656$new_n11144 i1=$abc$30656$new_n11141 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11145
.subckt or2_x1 i0=$abc$30656$new_n11119 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n11146
.subckt or2_x1 i0=$abc$30656$new_n11131 i1=$abc$30656$new_n3590 q=$abc$30656$new_n11147
.subckt nand3_x0 i0=$abc$30656$new_n11147 i1=$abc$30656$new_n11146 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11148
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][28] i1=cpuregs[14][28] q=$abc$30656$new_n11149
.subckt and2_x1 i0=$abc$30656$new_n11149 i1=$abc$30656$new_n3589 q=$abc$30656$new_n11150
.subckt or2_x1 i0=cpuregs[11][28] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11151
.subckt and21nor_x0 i0=$abc$30656$new_n3820 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11152
.subckt and21nor_x0 i0=$abc$30656$new_n11152 i1=$abc$30656$new_n11151 i2=$abc$30656$new_n11150 nq=$abc$30656$new_n11153
.subckt nand2_x0 i0=$abc$30656$new_n11153 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11154
.subckt or2_x1 i0=cpuregs[9][28] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11155
.subckt and21nor_x0 i0=$abc$30656$new_n3819 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11156
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][28] i1=cpuregs[12][28] q=$abc$30656$new_n11157
.subckt and2_x1 i0=$abc$30656$new_n11157 i1=$abc$30656$new_n3589 q=$abc$30656$new_n11158
.subckt and21nor_x0 i0=$abc$30656$new_n11155 i1=$abc$30656$new_n11156 i2=$abc$30656$new_n11158 nq=$abc$30656$new_n11159
.subckt and21nor_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n11159 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11160
.subckt and21nor_x0 i0=$abc$30656$new_n11160 i1=$abc$30656$new_n11154 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11161
.subckt and21nor_x0 i0=$abc$30656$new_n11161 i1=$abc$30656$new_n11148 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n11162
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[28] nq=$abc$30656$new_n11163
.subckt nand2_x0 i0=$abc$30656$new_n11163 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n11164
.subckt and21nor_x0 i0=$abc$30656$new_n11145 i1=$abc$30656$new_n11162 i2=$abc$30656$new_n11164 nq=$abc$30656$new_n11165
.subckt nor2_x0 i0=$abc$30656$new_n11165 i1=$abc$30656$new_n11116 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29125
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3500 nq=$abc$30656$new_n11167
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][29] i1=cpuregs[31][29] q=$abc$30656$new_n11168
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][29] i1=cpuregs[27][29] q=$abc$30656$new_n11169
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n11169 i1=$abc$30656$new_n11168 q=$abc$30656$new_n11170
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][29] i1=cpuregs[29][29] q=$abc$30656$new_n11171
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][29] i1=cpuregs[25][29] q=$abc$30656$new_n11172
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n11172 i1=$abc$30656$new_n11171 q=$abc$30656$new_n11173
.subckt nor2_x0 i0=$abc$30656$new_n11173 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11174
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n11170 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11175
.subckt nor2_x0 i0=$abc$30656$new_n11175 i1=$abc$30656$new_n11174 nq=$abc$30656$new_n11176
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][29] i1=cpuregs[14][29] q=$abc$30656$new_n11177
.subckt and2_x1 i0=$abc$30656$new_n11177 i1=$abc$30656$new_n3589 q=$abc$30656$new_n11178
.subckt or2_x1 i0=cpuregs[11][29] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11179
.subckt and21nor_x0 i0=$abc$30656$new_n3827 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11180
.subckt and21nor_x0 i0=$abc$30656$new_n11180 i1=$abc$30656$new_n11179 i2=$abc$30656$new_n11178 nq=$abc$30656$new_n11181
.subckt and2_x1 i0=$abc$30656$new_n11181 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n11182
.subckt or21nand_x0 i0=cpuregs[9][29] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11183
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3826 i2=$abc$30656$new_n11183 nq=$abc$30656$new_n11184
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][29] i1=cpuregs[12][29] q=$abc$30656$new_n11185
.subckt nand2_x0 i0=$abc$30656$new_n11185 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11186
.subckt nand2_x0 i0=$abc$30656$new_n11186 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n11187
.subckt or21nand_x0 i0=$abc$30656$new_n11187 i1=$abc$30656$new_n11184 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11188
.subckt nor2_x0 i0=$abc$30656$new_n11188 i1=$abc$30656$new_n11182 nq=$abc$30656$new_n11189
.subckt or21nand_x0 i0=$abc$30656$new_n11189 i1=$abc$30656$new_n11176 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n11190
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][29] i1=cpuregs[4][29] q=$abc$30656$new_n11191
.subckt nand2_x0 i0=$abc$30656$new_n11191 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11192
.subckt nand2_x0 i0=$abc$30656$new_n3823 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11193
.subckt or2_x1 i0=cpuregs[1][29] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11194
.subckt and2_x1 i0=$abc$30656$new_n11194 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11195
.subckt nand2_x0 i0=$abc$30656$new_n11195 i1=$abc$30656$new_n11193 nq=$abc$30656$new_n11196
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][29] i1=cpuregs[6][29] q=$abc$30656$new_n11197
.subckt or21nand_x0 i0=cpuregs[3][29] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11198
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3825 i2=$abc$30656$new_n11198 nq=$abc$30656$new_n11199
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n11197 i2=$abc$30656$new_n11199 nq=$abc$30656$new_n11200
.subckt nand2_x0 i0=$abc$30656$new_n11200 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11201
.subckt nand3_x0 i0=$abc$30656$new_n11196 i1=$abc$30656$new_n11192 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11202
.subckt and3_x1 i0=$abc$30656$new_n11202 i1=$abc$30656$new_n11201 i2=$abc$30656$new_n3599 q=$abc$30656$new_n11203
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][29] i1=cpuregs[21][29] q=$abc$30656$new_n11204
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][29] i1=cpuregs[20][29] q=$abc$30656$new_n11205
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11205 i1=$abc$30656$new_n11204 q=$abc$30656$new_n11206
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][29] i1=cpuregs[23][29] q=$abc$30656$new_n11207
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][29] i1=cpuregs[22][29] q=$abc$30656$new_n11208
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11208 i1=$abc$30656$new_n11207 q=$abc$30656$new_n11209
.subckt nor2_x0 i0=$abc$30656$new_n11209 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n11210
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n11206 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11211
.subckt nor2_x0 i0=$abc$30656$new_n11211 i1=$abc$30656$new_n11210 nq=$abc$30656$new_n11212
.subckt or21nand_x0 i0=$abc$30656$new_n11212 i1=$abc$30656$new_n11203 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11213
.subckt and2_x1 i0=$abc$30656$new_n11213 i1=$abc$30656$new_n11190 q=$abc$30656$new_n11214
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[29] nq=$abc$30656$new_n11215
.subckt and2_x1 i0=$abc$30656$new_n11215 i1=$abc$30656$new_n4005 q=$abc$30656$new_n11216
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n11214 i2=$abc$30656$new_n11216 nq=$abc$30656$new_n11217
.subckt and2_x1 i0=$abc$30656$new_n11217 i1=$abc$30656$new_n11167 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29127
.subckt and21nor_x0 i0=resetn i1=cpu_state[2] i2=reg_op2[30] nq=$abc$30656$new_n11219
.subckt nand2_x0 i0=$abc$30656$new_n3840 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11220
.subckt or2_x1 i0=cpuregs[27][30] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11221
.subckt and2_x1 i0=$abc$30656$new_n11221 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11222
.subckt nand2_x0 i0=$abc$30656$new_n11222 i1=$abc$30656$new_n11220 nq=$abc$30656$new_n11223
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[26][30] i1=cpuregs[30][30] q=$abc$30656$new_n11224
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n11224 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11225
.subckt nand2_x0 i0=$abc$30656$new_n11225 i1=$abc$30656$new_n11223 nq=$abc$30656$new_n11226
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[24][30] i1=cpuregs[28][30] q=$abc$30656$new_n11227
.subckt nand2_x0 i0=$abc$30656$new_n11227 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11228
.subckt nand2_x0 i0=$abc$30656$new_n3839 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11229
.subckt or2_x1 i0=cpuregs[25][30] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11230
.subckt and2_x1 i0=$abc$30656$new_n11230 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11231
.subckt nand2_x0 i0=$abc$30656$new_n11231 i1=$abc$30656$new_n11229 nq=$abc$30656$new_n11232
.subckt nand3_x0 i0=$abc$30656$new_n11232 i1=$abc$30656$new_n11228 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11233
.subckt nand3_x0 i0=$abc$30656$new_n11233 i1=$abc$30656$new_n11226 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11234
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[11][30] i1=cpuregs[15][30] q=$abc$30656$new_n11235
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][30] i1=cpuregs[14][30] q=$abc$30656$new_n11236
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11236 i1=$abc$30656$new_n11235 q=$abc$30656$new_n11237
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[9][30] i1=cpuregs[13][30] q=$abc$30656$new_n11238
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][30] i1=cpuregs[12][30] q=$abc$30656$new_n11239
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11239 i1=$abc$30656$new_n11238 q=$abc$30656$new_n11240
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[1] i0=$abc$30656$new_n11240 i1=$abc$30656$new_n11237 q=$abc$30656$new_n11241
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][30] i1=cpuregs[6][30] q=$abc$30656$new_n11242
.subckt nand2_x0 i0=$abc$30656$new_n11242 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11243
.subckt nand2_x0 i0=$abc$30656$new_n3836 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11244
.subckt and21nor_x0 i0=$abc$30656$new_n3834 i1=$abc$30656$new_n3593 i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11245
.subckt nand2_x0 i0=$abc$30656$new_n11245 i1=$abc$30656$new_n11244 nq=$abc$30656$new_n11246
.subckt nand3_x0 i0=$abc$30656$new_n11246 i1=$abc$30656$new_n11243 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11247
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][30] i1=cpuregs[4][30] q=$abc$30656$new_n11248
.subckt nand2_x0 i0=$abc$30656$new_n11248 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11249
.subckt nand2_x0 i0=$abc$30656$new_n3835 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11250
.subckt or2_x1 i0=cpuregs[1][30] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11251
.subckt and2_x1 i0=$abc$30656$new_n11251 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11252
.subckt nand2_x0 i0=$abc$30656$new_n11252 i1=$abc$30656$new_n11250 nq=$abc$30656$new_n11253
.subckt nand3_x0 i0=$abc$30656$new_n11253 i1=$abc$30656$new_n11249 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11254
.subckt nand3_x0 i0=$abc$30656$new_n11254 i1=$abc$30656$new_n11247 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11255
.subckt mux2_x1 cmd=$abc$30656$new_n3593 i0=$abc$30656$new_n3838 i1=$abc$30656$new_n3837 q=$abc$30656$new_n11256
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][30] i1=cpuregs[22][30] q=$abc$30656$new_n11257
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[0] i1=$abc$30656$new_n11257 i2=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11258
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[0] i1=$abc$30656$new_n11256 i2=$abc$30656$new_n11258 nq=$abc$30656$new_n11259
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][30] i1=cpuregs[20][30] q=$abc$30656$new_n11260
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][30] i1=cpuregs[21][30] q=$abc$30656$new_n11261
.subckt mux2_x1 cmd=$abc$30656$new_n3589 i0=$abc$30656$new_n11261 i1=$abc$30656$new_n11260 q=$abc$30656$new_n11262
.subckt and2_x1 i0=$abc$30656$new_n11262 i1=$abc$30656$new_n3590 q=$abc$30656$new_n11263
.subckt or21nand_x0 i0=$abc$30656$new_n11263 i1=$abc$30656$new_n11259 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11264
.subckt and2_x1 i0=$abc$30656$new_n11264 i1=$abc$30656$new_n11255 q=$abc$30656$new_n11265
.subckt and21nor_x0 i0=$abc$30656$new_n11241 i1=$abc$30656$new_n3599 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11266
.subckt nand2_x0 i0=$abc$30656$new_n11266 i1=$abc$30656$new_n11234 nq=$abc$30656$new_n11267
.subckt and21nor_x0 i0=$abc$30656$new_n3594 i1=$abc$30656$new_n11265 i2=$abc$30656$new_n9922 nq=$abc$30656$new_n11268
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[30] nq=$abc$30656$new_n11269
.subckt nand2_x0 i0=$abc$30656$new_n11269 i1=$abc$30656$new_n4005 nq=$abc$30656$new_n11270
.subckt and21nor_x0 i0=$abc$30656$new_n11267 i1=$abc$30656$new_n11268 i2=$abc$30656$new_n11270 nq=$abc$30656$new_n11271
.subckt nor2_x0 i0=$abc$30656$new_n11271 i1=$abc$30656$new_n11219 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29129
.subckt nand2_x0 i0=$abc$30656$new_n4006 i1=$abc$30656$new_n3496 nq=$abc$30656$new_n11273
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[30][31] i1=cpuregs[31][31] q=$abc$30656$new_n11274
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[26][31] i1=cpuregs[27][31] q=$abc$30656$new_n11275
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n11275 i1=$abc$30656$new_n11274 q=$abc$30656$new_n11276
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[28][31] i1=cpuregs[29][31] q=$abc$30656$new_n11277
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=cpuregs[24][31] i1=cpuregs[25][31] q=$abc$30656$new_n11278
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=$abc$30656$new_n11278 i1=$abc$30656$new_n11277 q=$abc$30656$new_n11279
.subckt nor2_x0 i0=$abc$30656$new_n11279 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11280
.subckt or21nand_x0 i0=$abc$30656$new_n3590 i1=$abc$30656$new_n11276 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11281
.subckt nor2_x0 i0=$abc$30656$new_n11281 i1=$abc$30656$new_n11280 nq=$abc$30656$new_n11282
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[10][31] i1=cpuregs[14][31] q=$abc$30656$new_n11283
.subckt and2_x1 i0=$abc$30656$new_n11283 i1=$abc$30656$new_n3589 q=$abc$30656$new_n11284
.subckt or2_x1 i0=cpuregs[11][31] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11285
.subckt and21nor_x0 i0=$abc$30656$new_n3844 i1=$\cpuregs$rdreg[0]$q[2] i2=$abc$30656$new_n3589 nq=$abc$30656$new_n11286
.subckt and21nor_x0 i0=$abc$30656$new_n11286 i1=$abc$30656$new_n11285 i2=$abc$30656$new_n11284 nq=$abc$30656$new_n11287
.subckt and2_x1 i0=$abc$30656$new_n11287 i1=$\cpuregs$rdreg[0]$q[1] q=$abc$30656$new_n11288
.subckt or21nand_x0 i0=cpuregs[9][31] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11289
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3843 i2=$abc$30656$new_n11289 nq=$abc$30656$new_n11290
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[8][31] i1=cpuregs[12][31] q=$abc$30656$new_n11291
.subckt nand2_x0 i0=$abc$30656$new_n11291 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11292
.subckt nand2_x0 i0=$abc$30656$new_n11292 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n11293
.subckt or21nand_x0 i0=$abc$30656$new_n11293 i1=$abc$30656$new_n11290 i2=$abc$30656$new_n3599 nq=$abc$30656$new_n11294
.subckt nor2_x0 i0=$abc$30656$new_n11294 i1=$abc$30656$new_n11288 nq=$abc$30656$new_n11295
.subckt or21nand_x0 i0=$abc$30656$new_n11295 i1=$abc$30656$new_n11282 i2=$\cpuregs$rdreg[0]$q[3] nq=$abc$30656$new_n11296
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[0][31] i1=cpuregs[4][31] q=$abc$30656$new_n11297
.subckt nand2_x0 i0=$abc$30656$new_n11297 i1=$abc$30656$new_n3589 nq=$abc$30656$new_n11298
.subckt nand2_x0 i0=$abc$30656$new_n3841 i1=$\cpuregs$rdreg[0]$q[2] nq=$abc$30656$new_n11299
.subckt or2_x1 i0=cpuregs[1][31] i1=$\cpuregs$rdreg[0]$q[2] q=$abc$30656$new_n11300
.subckt and2_x1 i0=$abc$30656$new_n11300 i1=$\cpuregs$rdreg[0]$q[0] q=$abc$30656$new_n11301
.subckt nand2_x0 i0=$abc$30656$new_n11301 i1=$abc$30656$new_n11299 nq=$abc$30656$new_n11302
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[2][31] i1=cpuregs[6][31] q=$abc$30656$new_n11303
.subckt or21nand_x0 i0=cpuregs[3][31] i1=$\cpuregs$rdreg[0]$q[2] i2=$\cpuregs$rdreg[0]$q[0] nq=$abc$30656$new_n11304
.subckt and21nor_x0 i0=$\cpuregs$rdreg[0]$q[2] i1=$abc$30656$new_n3842 i2=$abc$30656$new_n11304 nq=$abc$30656$new_n11305
.subckt and21nor_x0 i0=$abc$30656$new_n3589 i1=$abc$30656$new_n11303 i2=$abc$30656$new_n11305 nq=$abc$30656$new_n11306
.subckt nand2_x0 i0=$abc$30656$new_n11306 i1=$\cpuregs$rdreg[0]$q[1] nq=$abc$30656$new_n11307
.subckt nand3_x0 i0=$abc$30656$new_n11302 i1=$abc$30656$new_n11298 i2=$abc$30656$new_n3590 nq=$abc$30656$new_n11308
.subckt and3_x1 i0=$abc$30656$new_n11308 i1=$abc$30656$new_n11307 i2=$abc$30656$new_n3599 q=$abc$30656$new_n11309
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[17][31] i1=cpuregs[21][31] q=$abc$30656$new_n11310
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[16][31] i1=cpuregs[20][31] q=$abc$30656$new_n11311
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11311 i1=$abc$30656$new_n11310 q=$abc$30656$new_n11312
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[19][31] i1=cpuregs[23][31] q=$abc$30656$new_n11313
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[2] i0=cpuregs[18][31] i1=cpuregs[22][31] q=$abc$30656$new_n11314
.subckt mux2_x1 cmd=$\cpuregs$rdreg[0]$q[0] i0=$abc$30656$new_n11314 i1=$abc$30656$new_n11313 q=$abc$30656$new_n11315
.subckt nor2_x0 i0=$abc$30656$new_n11315 i1=$abc$30656$new_n3590 nq=$abc$30656$new_n11316
.subckt or21nand_x0 i0=$\cpuregs$rdreg[0]$q[1] i1=$abc$30656$new_n11312 i2=$\cpuregs$rdreg[0]$q[4] nq=$abc$30656$new_n11317
.subckt nor2_x0 i0=$abc$30656$new_n11317 i1=$abc$30656$new_n11316 nq=$abc$30656$new_n11318
.subckt or21nand_x0 i0=$abc$30656$new_n11318 i1=$abc$30656$new_n11309 i2=$abc$30656$new_n3594 nq=$abc$30656$new_n11319
.subckt and2_x1 i0=$abc$30656$new_n11319 i1=$abc$30656$new_n11296 q=$abc$30656$new_n11320
.subckt or21nand_x0 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=is_lui_auipc_jal i2=decoded_imm[31] nq=$abc$30656$new_n11321
.subckt and2_x1 i0=$abc$30656$new_n11321 i1=$abc$30656$new_n4005 q=$abc$30656$new_n11322
.subckt or21nand_x0 i0=$abc$30656$new_n9922 i1=$abc$30656$new_n11320 i2=$abc$30656$new_n11322 nq=$abc$30656$new_n11323
.subckt and2_x1 i0=$abc$30656$new_n11323 i1=$abc$30656$new_n11273 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29131
.subckt and4_x1 i0=$abc$30656$new_n4998 i1=$abc$30656$new_n4978 i2=$abc$30656$new_n4977 i3=is_beq_bne_blt_bge_bltu_bgeu q=$abc$30656$new_n11325
.subckt nand4_x0 i0=$abc$30656$new_n4998 i1=$abc$30656$new_n4978 i2=$abc$30656$new_n4977 i3=is_beq_bne_blt_bge_bltu_bgeu nq=$abc$30656$new_n11326
.subckt and2_x1 i0=$abc$30656$new_n4007 i1=cpu_state[2] q=$abc$30656$new_n11327
.subckt and4_x1 i0=$abc$30656$new_n9752 i1=$abc$30656$new_n3465 i2=$abc$30656$new_n3464 i3=$abc$30656$new_n3463 q=$abc$30656$new_n11328
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=$abc$30656$new_n11325 i2=$abc$30656$new_n11328 nq=$abc$30656$new_n11329
.subckt or21nand_x0 i0=$abc$30656$new_n11327 i1=$abc$30656$new_n9751 i2=$abc$30656$new_n3298 nq=$abc$30656$new_n11330
.subckt and2_x1 i0=$abc$30656$new_n11330 i1=resetn q=$abc$30656$new_n11331
.subckt and2_x1 i0=$abc$30656$new_n11331 i1=$abc$30656$new_n11329 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29135
.subckt or21nand_x0 i0=$abc$30656$new_n3289 i1=is_beq_bne_blt_bge_bltu_bgeu i2=$abc$30656$new_n3297 nq=$abc$30656$new_n11333
.subckt and21nor_x0 i0=$abc$30656$new_n3289 i1=cpu_state[1] i2=$abc$30656$new_n3396 nq=$abc$30656$new_n11334
.subckt and2_x1 i0=$abc$30656$new_n11334 i1=$abc$30656$new_n11333 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29139
.subckt or2_x1 i0=instr_jalr i1=is_beq_bne_blt_bge_bltu_bgeu q=$abc$30656$new_n11336
.subckt nand3_x0 i0=$abc$30656$new_n11336 i1=$abc$30656$new_n11326 i2=cpu_state[3] nq=$abc$30656$new_n11337
.subckt or21nand_x0 i0=$abc$30656$new_n4012 i1=$abc$30656$new_n3302 i2=$abc$30656$new_n3289 nq=$abc$30656$new_n11338
.subckt or3_x1 i0=cpu_state[1] i1=latched_branch i2=cpu_state[3] q=$abc$30656$new_n11339
.subckt nand2_x0 i0=$abc$30656$new_n11339 i1=resetn nq=$abc$30656$new_n11340
.subckt and21nor_x0 i0=$abc$30656$new_n11337 i1=$abc$30656$new_n11338 i2=$abc$30656$new_n11340 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29143
.subckt nand4_x0 i0=$abc$30656$new_n3980 i1=$abc$30656$new_n3955 i2=instr_lh i3=resetn nq=$abc$30656$new_n11342
.subckt nand2_x0 i0=$abc$30656$new_n3465 i1=cpu_state[1] nq=$abc$30656$new_n11343
.subckt or21nand_x0 i0=$abc$30656$new_n3954 i1=$abc$30656$new_n3981 i2=$abc$30656$new_n11343 nq=$abc$30656$new_n11344
.subckt nand2_x0 i0=resetn i1=latched_is_lh nq=$abc$30656$new_n11345
.subckt or21nand_x0 i0=$abc$30656$new_n11345 i1=$abc$30656$new_n11344 i2=$abc$30656$new_n11342 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29149
.subckt nand4_x0 i0=$abc$30656$new_n3980 i1=$abc$30656$new_n3955 i2=instr_lb i3=resetn nq=$abc$30656$new_n11347
.subckt nand2_x0 i0=resetn i1=latched_is_lb nq=$abc$30656$new_n11348
.subckt or21nand_x0 i0=$abc$30656$new_n11344 i1=$abc$30656$new_n11348 i2=$abc$30656$new_n11347 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29153
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[1] i1=mem_rdata[1] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[0] i1=mem_rdata[0] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3578 i1=$abc$30656$new_n3579 q=$abc$30656$new_n11352
.subckt inv_x0 i=$abc$30656$new_n11352 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3580 i1=$abc$30656$new_n3581 q=$abc$30656$new_n11354
.subckt inv_x0 i=$abc$30656$new_n11354 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763
.subckt and4_x1 i0=$abc$30656$new_n11354 i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 i3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 q=$abc$30656$new_n11356
.subckt nand4_x0 i0=$abc$30656$new_n11354 i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 i3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 nq=$abc$30656$new_n11357
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3586 i1=$abc$30656$new_n3587 q=$abc$30656$new_n11358
.subckt inv_x0 i=$abc$30656$new_n11358 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29769
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3582 i1=$abc$30656$new_n3583 q=$abc$30656$new_n11360
.subckt inv_x0 i=$abc$30656$new_n11360 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=$abc$30656$new_n3584 i1=$abc$30656$new_n3585 q=$abc$30656$new_n11362
.subckt inv_x0 i=$abc$30656$new_n11362 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767
.subckt nand3_x0 i0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 i2=$abc$30656$new_n11358 nq=$abc$30656$new_n11364
.subckt nor2_x0 i0=$abc$30656$new_n11364 i1=$abc$30656$new_n11357 nq=$abc$30656$new_n11365
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=instr_lui i1=$abc$30656$new_n11365 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29155
.subckt and3_x1 i0=$abc$30656$new_n11362 i1=$abc$30656$new_n3953 i2=$abc$30656$new_n3929 q=$abc$30656$new_n11367
.subckt and3_x1 i0=$abc$30656$new_n11362 i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 i2=$abc$30656$new_n11358 q=$abc$30656$new_n11368
.subckt and2_x1 i0=$abc$30656$new_n11368 i1=$abc$30656$new_n11356 q=$abc$30656$new_n11369
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=instr_auipc i1=$abc$30656$new_n11369 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29157
.subckt and2_x1 i0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 i1=$abc$30656$new_n11360 q=$abc$30656$new_n11371
.subckt and3_x1 i0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 i1=$abc$30656$new_n11360 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29769 q=$abc$30656$new_n11372
.subckt nand3_x0 i0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 i1=$abc$30656$new_n11360 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29769 nq=$abc$30656$new_n11373
.subckt and4_x1 i0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763 i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 i3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 q=$abc$30656$new_n11374
.subckt and2_x1 i0=$abc$30656$new_n11374 i1=$abc$30656$new_n11372 q=$abc$30656$new_n11375
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=instr_jal i1=$abc$30656$new_n11375 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29159
.subckt and2_x1 i0=$abc$30656$new_n3574 i1=decoder_trigger q=$abc$30656$new_n11377
.subckt and21nor_x0 i0=$abc$30656$new_n3574 i1=decoder_trigger i2=$abc$30656$new_n3396 nq=$abc$30656$new_n11378
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=resetn nq=$abc$30656$new_n11379
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_beq nq=$abc$30656$new_n11380
.subckt nor2_x0 i0=mem_rdata_q[12] i1=mem_rdata_q[13] nq=$abc$30656$new_n11381
.subckt nor3_x0 i0=mem_rdata_q[12] i1=mem_rdata_q[13] i2=mem_rdata_q[14] nq=$abc$30656$new_n11382
.subckt and3_x1 i0=$abc$30656$new_n9745 i1=$abc$30656$new_n3574 i2=decoder_trigger q=$abc$30656$new_n11383
.subckt nand4_x0 i0=$abc$30656$new_n11382 i1=$abc$30656$new_n9745 i2=$abc$30656$new_n3574 i3=decoder_trigger nq=$abc$30656$new_n11384
.subckt nand2_x0 i0=$abc$30656$new_n11384 i1=$abc$30656$new_n11380 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29163
.subckt and3_x1 i0=mem_rdata_q[12] i1=$abc$30656$new_n3561 i2=$abc$30656$new_n3559 q=$abc$30656$new_n11386
.subckt nand3_x0 i0=mem_rdata_q[12] i1=$abc$30656$new_n3561 i2=$abc$30656$new_n3559 nq=$abc$30656$new_n11387
.subckt nand2_x0 i0=$abc$30656$new_n11386 i1=$abc$30656$new_n11383 nq=$abc$30656$new_n11388
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_bne nq=$abc$30656$new_n11389
.subckt nand2_x0 i0=$abc$30656$new_n11389 i1=$abc$30656$new_n11388 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29167
.subckt and2_x1 i0=$abc$30656$new_n11381 i1=mem_rdata_q[14] q=$abc$30656$new_n11391
.subckt nand2_x0 i0=$abc$30656$new_n11381 i1=mem_rdata_q[14] nq=$abc$30656$new_n11392
.subckt nand2_x0 i0=$abc$30656$new_n11391 i1=$abc$30656$new_n11383 nq=$abc$30656$new_n11393
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_blt nq=$abc$30656$new_n11394
.subckt nand2_x0 i0=$abc$30656$new_n11394 i1=$abc$30656$new_n11393 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29171
.subckt and3_x1 i0=mem_rdata_q[12] i1=$abc$30656$new_n3561 i2=mem_rdata_q[14] q=$abc$30656$new_n11396
.subckt nand3_x0 i0=mem_rdata_q[12] i1=$abc$30656$new_n3561 i2=mem_rdata_q[14] nq=$abc$30656$new_n11397
.subckt nand2_x0 i0=$abc$30656$new_n11396 i1=$abc$30656$new_n11383 nq=$abc$30656$new_n11398
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_bge nq=$abc$30656$new_n11399
.subckt nand2_x0 i0=$abc$30656$new_n11399 i1=$abc$30656$new_n11398 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29175
.subckt and3_x1 i0=$abc$30656$new_n3563 i1=mem_rdata_q[13] i2=mem_rdata_q[14] q=$abc$30656$new_n11401
.subckt nand2_x0 i0=$abc$30656$new_n11401 i1=$abc$30656$new_n11383 nq=$abc$30656$new_n11402
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_bltu nq=$abc$30656$new_n11403
.subckt nand2_x0 i0=$abc$30656$new_n11403 i1=$abc$30656$new_n11402 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29179
.subckt and2_x1 i0=mem_rdata_q[12] i1=mem_rdata_q[13] q=$abc$30656$new_n11405
.subckt and3_x1 i0=mem_rdata_q[12] i1=mem_rdata_q[13] i2=mem_rdata_q[14] q=$abc$30656$new_n11406
.subckt nand4_x0 i0=$abc$30656$new_n11406 i1=$abc$30656$new_n9745 i2=$abc$30656$new_n3574 i3=decoder_trigger nq=$abc$30656$new_n11407
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_bgeu nq=$abc$30656$new_n11408
.subckt nand2_x0 i0=$abc$30656$new_n11408 i1=$abc$30656$new_n11407 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29183
.subckt nand3_x0 i0=$abc$30656$new_n8548 i1=$abc$30656$new_n8545 i2=$abc$30656$new_n8541 nq=$abc$30656$new_n11410
.subckt nor3_x0 i0=$abc$30656$new_n11410 i1=$abc$30656$new_n11373 i2=$abc$30656$new_n11357 nq=$abc$30656$new_n11411
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=instr_jalr i1=$abc$30656$new_n11411 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29185
.subckt and21nor_x0 i0=$abc$30656$new_n3574 i1=decoder_trigger i2=$abc$30656$new_n3530 nq=$abc$30656$new_n11413
.subckt nand3_x0 i0=$abc$30656$new_n3574 i1=is_lb_lh_lw_lbu_lhu i2=decoder_trigger nq=$abc$30656$new_n11414
.subckt and4_x1 i0=$abc$30656$new_n11382 i1=$abc$30656$new_n3574 i2=is_lb_lh_lw_lbu_lhu i3=decoder_trigger q=$abc$30656$new_n11415
.subckt or2_x1 i0=$abc$30656$new_n11415 i1=$abc$30656$new_n11413 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29187
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_lh nq=$abc$30656$new_n11417
.subckt or21nand_x0 i0=$abc$30656$new_n11387 i1=$abc$30656$new_n11414 i2=$abc$30656$new_n11417 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29189
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_lw nq=$abc$30656$new_n11419
.subckt and3_x1 i0=$abc$30656$new_n3563 i1=mem_rdata_q[13] i2=$abc$30656$new_n3559 q=$abc$30656$new_n11420
.subckt nand3_x0 i0=$abc$30656$new_n3563 i1=mem_rdata_q[13] i2=$abc$30656$new_n3559 nq=$abc$30656$new_n11421
.subckt or21nand_x0 i0=$abc$30656$new_n11414 i1=$abc$30656$new_n11421 i2=$abc$30656$new_n11419 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29191
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_lbu nq=$abc$30656$new_n11423
.subckt or21nand_x0 i0=$abc$30656$new_n11392 i1=$abc$30656$new_n11414 i2=$abc$30656$new_n11423 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29193
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_lhu nq=$abc$30656$new_n11425
.subckt or21nand_x0 i0=$abc$30656$new_n11397 i1=$abc$30656$new_n11414 i2=$abc$30656$new_n11425 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29195
.subckt and21nor_x0 i0=$abc$30656$new_n3574 i1=decoder_trigger i2=$abc$30656$new_n3532 nq=$abc$30656$new_n11427
.subckt nand3_x0 i0=$abc$30656$new_n3574 i1=is_sb_sh_sw i2=decoder_trigger nq=$abc$30656$new_n11428
.subckt and4_x1 i0=$abc$30656$new_n11382 i1=$abc$30656$new_n3574 i2=is_sb_sh_sw i3=decoder_trigger q=$abc$30656$new_n11429
.subckt or2_x1 i0=$abc$30656$new_n11429 i1=$abc$30656$new_n11427 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29197
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_sh nq=$abc$30656$new_n11431
.subckt or21nand_x0 i0=$abc$30656$new_n11387 i1=$abc$30656$new_n11428 i2=$abc$30656$new_n11431 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29199
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_addi nq=$abc$30656$new_n11433
.subckt and3_x1 i0=$abc$30656$new_n3574 i1=is_alu_reg_imm i2=decoder_trigger q=$abc$30656$new_n11434
.subckt and4_x1 i0=$abc$30656$new_n3574 i1=is_alu_reg_imm i2=decoder_trigger i3=resetn q=$abc$30656$new_n11435
.subckt nand2_x0 i0=$abc$30656$new_n11435 i1=$abc$30656$new_n11382 nq=$abc$30656$new_n11436
.subckt nand2_x0 i0=$abc$30656$new_n11436 i1=$abc$30656$new_n11433 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29203
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_slti nq=$abc$30656$new_n11438
.subckt nand2_x0 i0=$abc$30656$new_n11435 i1=$abc$30656$new_n11420 nq=$abc$30656$new_n11439
.subckt nand2_x0 i0=$abc$30656$new_n11439 i1=$abc$30656$new_n11438 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29207
.subckt and2_x1 i0=$abc$30656$new_n11405 i1=$abc$30656$new_n3559 q=$abc$30656$new_n11441
.subckt nand2_x0 i0=$abc$30656$new_n11441 i1=$abc$30656$new_n11435 nq=$abc$30656$new_n11442
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_sltiu nq=$abc$30656$new_n11443
.subckt nand2_x0 i0=$abc$30656$new_n11443 i1=$abc$30656$new_n11442 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29211
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_xori nq=$abc$30656$new_n11445
.subckt nand2_x0 i0=$abc$30656$new_n11435 i1=$abc$30656$new_n11391 nq=$abc$30656$new_n11446
.subckt nand2_x0 i0=$abc$30656$new_n11446 i1=$abc$30656$new_n11445 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29215
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_ori nq=$abc$30656$new_n11448
.subckt nand2_x0 i0=$abc$30656$new_n11435 i1=$abc$30656$new_n11401 nq=$abc$30656$new_n11449
.subckt nand2_x0 i0=$abc$30656$new_n11449 i1=$abc$30656$new_n11448 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29219
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_andi nq=$abc$30656$new_n11451
.subckt nand2_x0 i0=$abc$30656$new_n11435 i1=$abc$30656$new_n11406 nq=$abc$30656$new_n11452
.subckt nand2_x0 i0=$abc$30656$new_n11452 i1=$abc$30656$new_n11451 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29223
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_sw nq=$abc$30656$new_n11454
.subckt or21nand_x0 i0=$abc$30656$new_n11421 i1=$abc$30656$new_n11428 i2=$abc$30656$new_n11454 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29225
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_slli nq=$abc$30656$new_n11456
.subckt nor2_x0 i0=mem_rdata_q[26] i1=mem_rdata_q[27] nq=$abc$30656$new_n11457
.subckt nor3_x0 i0=mem_rdata_q[25] i1=mem_rdata_q[28] i2=mem_rdata_q[31] nq=$abc$30656$new_n11458
.subckt and2_x1 i0=$abc$30656$new_n11458 i1=$abc$30656$new_n11457 q=$abc$30656$new_n11459
.subckt and3_x1 i0=$abc$30656$new_n11458 i1=$abc$30656$new_n11457 i2=$abc$30656$new_n3547 q=$abc$30656$new_n11460
.subckt and4_x1 i0=$abc$30656$new_n11458 i1=$abc$30656$new_n11457 i2=$abc$30656$new_n3547 i3=$abc$30656$new_n3546 q=$abc$30656$new_n11461
.subckt nand4_x0 i0=$abc$30656$new_n11458 i1=$abc$30656$new_n11457 i2=$abc$30656$new_n3547 i3=$abc$30656$new_n3546 nq=$abc$30656$new_n11462
.subckt and2_x1 i0=$abc$30656$new_n11461 i1=$abc$30656$new_n11386 q=$abc$30656$new_n11463
.subckt nand2_x0 i0=$abc$30656$new_n11461 i1=$abc$30656$new_n11386 nq=$abc$30656$new_n11464
.subckt nand3_x0 i0=$abc$30656$new_n11461 i1=$abc$30656$new_n11434 i2=$abc$30656$new_n11386 nq=$abc$30656$new_n11465
.subckt nand2_x0 i0=$abc$30656$new_n11465 i1=$abc$30656$new_n11456 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29227
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_srli nq=$abc$30656$new_n11467
.subckt and4_x1 i0=mem_rdata_q[12] i1=$abc$30656$new_n3561 i2=mem_rdata_q[14] i3=is_alu_reg_imm q=$abc$30656$new_n11468
.subckt nand3_x0 i0=$abc$30656$new_n11468 i1=$abc$30656$new_n11461 i2=$abc$30656$new_n11377 nq=$abc$30656$new_n11469
.subckt nand2_x0 i0=$abc$30656$new_n11469 i1=$abc$30656$new_n11467 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29229
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_add nq=$abc$30656$new_n11471
.subckt and2_x1 i0=is_alu_reg_reg i1=resetn q=$abc$30656$new_n11472
.subckt and2_x1 i0=$abc$30656$new_n11472 i1=$abc$30656$new_n11382 q=$abc$30656$new_n11473
.subckt nand3_x0 i0=$abc$30656$new_n11473 i1=$abc$30656$new_n11461 i2=$abc$30656$new_n11377 nq=$abc$30656$new_n11474
.subckt nand2_x0 i0=$abc$30656$new_n11474 i1=$abc$30656$new_n11471 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29233
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_sub nq=$abc$30656$new_n11476
.subckt and2_x1 i0=$abc$30656$new_n3547 i1=mem_rdata_q[30] q=$abc$30656$new_n11477
.subckt nand4_x0 i0=$abc$30656$new_n11477 i1=$abc$30656$new_n11473 i2=$abc$30656$new_n11459 i3=$abc$30656$new_n11377 nq=$abc$30656$new_n11478
.subckt nand2_x0 i0=$abc$30656$new_n11478 i1=$abc$30656$new_n11476 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29237
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_sll nq=$abc$30656$new_n11480
.subckt and3_x1 i0=$abc$30656$new_n11472 i1=$abc$30656$new_n3574 i2=decoder_trigger q=$abc$30656$new_n11481
.subckt nand3_x0 i0=$abc$30656$new_n11481 i1=$abc$30656$new_n11461 i2=$abc$30656$new_n11386 nq=$abc$30656$new_n11482
.subckt nand2_x0 i0=$abc$30656$new_n11482 i1=$abc$30656$new_n11480 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29241
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_slt nq=$abc$30656$new_n11484
.subckt nand2_x0 i0=$abc$30656$new_n11481 i1=$abc$30656$new_n11420 nq=$abc$30656$new_n11485
.subckt or21nand_x0 i0=$abc$30656$new_n11462 i1=$abc$30656$new_n11485 i2=$abc$30656$new_n11484 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29245
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_sltu nq=$abc$30656$new_n11487
.subckt nand2_x0 i0=$abc$30656$new_n11481 i1=$abc$30656$new_n11441 nq=$abc$30656$new_n11488
.subckt or21nand_x0 i0=$abc$30656$new_n11462 i1=$abc$30656$new_n11488 i2=$abc$30656$new_n11487 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29249
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_xor nq=$abc$30656$new_n11490
.subckt nand2_x0 i0=$abc$30656$new_n11481 i1=$abc$30656$new_n11391 nq=$abc$30656$new_n11491
.subckt or21nand_x0 i0=$abc$30656$new_n11462 i1=$abc$30656$new_n11491 i2=$abc$30656$new_n11490 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29253
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_srl nq=$abc$30656$new_n11493
.subckt and4_x1 i0=$abc$30656$new_n11472 i1=mem_rdata_q[12] i2=$abc$30656$new_n3561 i3=mem_rdata_q[14] q=$abc$30656$new_n11494
.subckt nand3_x0 i0=$abc$30656$new_n11494 i1=$abc$30656$new_n11461 i2=$abc$30656$new_n11377 nq=$abc$30656$new_n11495
.subckt nand2_x0 i0=$abc$30656$new_n11495 i1=$abc$30656$new_n11493 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29257
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_sra nq=$abc$30656$new_n11497
.subckt nand4_x0 i0=$abc$30656$new_n11494 i1=$abc$30656$new_n11477 i2=$abc$30656$new_n11459 i3=$abc$30656$new_n11377 nq=$abc$30656$new_n11498
.subckt nand2_x0 i0=$abc$30656$new_n11498 i1=$abc$30656$new_n11497 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29261
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_or nq=$abc$30656$new_n11500
.subckt nand2_x0 i0=$abc$30656$new_n11481 i1=$abc$30656$new_n11401 nq=$abc$30656$new_n11501
.subckt or21nand_x0 i0=$abc$30656$new_n11462 i1=$abc$30656$new_n11501 i2=$abc$30656$new_n11500 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29265
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_and nq=$abc$30656$new_n11503
.subckt nand4_x0 i0=$abc$30656$new_n11472 i1=$abc$30656$new_n11406 i2=$abc$30656$new_n3574 i3=decoder_trigger nq=$abc$30656$new_n11504
.subckt or21nand_x0 i0=$abc$30656$new_n11462 i1=$abc$30656$new_n11504 i2=$abc$30656$new_n11503 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29269
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_srai nq=$abc$30656$new_n11506
.subckt nand4_x0 i0=$abc$30656$new_n11477 i1=$abc$30656$new_n11468 i2=$abc$30656$new_n11459 i3=$abc$30656$new_n11377 nq=$abc$30656$new_n11507
.subckt nand2_x0 i0=$abc$30656$new_n11507 i1=$abc$30656$new_n11506 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29271
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_rdcycle nq=$abc$30656$new_n11509
.subckt nor2_x0 i0=mem_rdata_q[24] i1=mem_rdata_q[25] nq=$abc$30656$new_n11510
.subckt and4_x1 i0=$abc$30656$new_n3574 i1=$abc$30656$new_n3551 i2=$abc$30656$new_n3550 i3=decoder_trigger q=$abc$30656$new_n11511
.subckt nand4_x0 i0=$abc$30656$new_n11510 i1=$abc$30656$new_n11457 i2=$abc$30656$new_n3574 i3=decoder_trigger nq=$abc$30656$new_n11512
.subckt and2_x1 i0=mem_rdata_q[1] i1=mem_rdata_q[0] q=$abc$30656$new_n11513
.subckt and4_x1 i0=$abc$30656$new_n3548 i1=$abc$30656$new_n3547 i2=mem_rdata_q[30] i3=mem_rdata_q[31] q=$abc$30656$new_n11514
.subckt and2_x1 i0=$abc$30656$new_n11514 i1=$abc$30656$new_n11513 q=$abc$30656$new_n11515
.subckt nor4_x0 i0=mem_rdata_q[2] i1=mem_rdata_q[15] i2=mem_rdata_q[16] i3=mem_rdata_q[17] nq=$abc$30656$new_n11516
.subckt nor4_x0 i0=mem_rdata_q[18] i1=mem_rdata_q[19] i2=mem_rdata_q[22] i3=mem_rdata_q[23] nq=$abc$30656$new_n11517
.subckt and2_x1 i0=$abc$30656$new_n11517 i1=$abc$30656$new_n11516 q=$abc$30656$new_n11518
.subckt and4_x1 i0=mem_rdata_q[6] i1=mem_rdata_q[5] i2=mem_rdata_q[4] i3=$abc$30656$new_n3580 q=$abc$30656$new_n11519
.subckt and2_x1 i0=$abc$30656$new_n11519 i1=$abc$30656$new_n11420 q=$abc$30656$new_n11520
.subckt nand4_x0 i0=$abc$30656$new_n11520 i1=$abc$30656$new_n11518 i2=$abc$30656$new_n11515 i3=$abc$30656$new_n3552 nq=$abc$30656$new_n11521
.subckt or21nand_x0 i0=$abc$30656$new_n11521 i1=$abc$30656$new_n11512 i2=$abc$30656$new_n11509 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29273
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_rdcycleh nq=$abc$30656$new_n11523
.subckt and2_x1 i0=$abc$30656$new_n3549 i1=mem_rdata_q[27] q=$abc$30656$new_n11524
.subckt nand2_x0 i0=$abc$30656$new_n11524 i1=$abc$30656$new_n11511 nq=$abc$30656$new_n11525
.subckt or21nand_x0 i0=$abc$30656$new_n11521 i1=$abc$30656$new_n11525 i2=$abc$30656$new_n11523 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29275
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_rdinstr nq=$abc$30656$new_n11527
.subckt and2_x1 i0=$abc$30656$new_n3553 i1=mem_rdata_q[21] q=$abc$30656$new_n11528
.subckt nand4_x0 i0=$abc$30656$new_n11528 i1=$abc$30656$new_n11520 i2=$abc$30656$new_n11518 i3=$abc$30656$new_n11515 nq=$abc$30656$new_n11529
.subckt or21nand_x0 i0=$abc$30656$new_n11512 i1=$abc$30656$new_n11529 i2=$abc$30656$new_n11527 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29277
.subckt nand2_x0 i0=$abc$30656$new_n11378 i1=instr_fence nq=$abc$30656$new_n11531
.subckt and2_x1 i0=mem_rdata_q[2] i1=resetn q=$abc$30656$new_n11532
.subckt and4_x1 i0=$abc$30656$new_n11532 i1=$abc$30656$new_n11513 i2=$abc$30656$new_n3574 i3=decoder_trigger q=$abc$30656$new_n11533
.subckt nor2_x0 i0=mem_rdata_q[5] i1=mem_rdata_q[4] nq=$abc$30656$new_n11534
.subckt nor4_x0 i0=mem_rdata_q[6] i1=mem_rdata_q[12] i2=mem_rdata_q[13] i3=mem_rdata_q[14] nq=$abc$30656$new_n11535
.subckt and2_x1 i0=$abc$30656$new_n11535 i1=$abc$30656$new_n11534 q=$abc$30656$new_n11536
.subckt nand3_x0 i0=$abc$30656$new_n11536 i1=$abc$30656$new_n11533 i2=mem_rdata_q[3] nq=$abc$30656$new_n11537
.subckt nand2_x0 i0=$abc$30656$new_n11537 i1=$abc$30656$new_n11531 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29281
.subckt or21nand_x0 i0=decoder_pseudo_trigger i1=$abc$30656$new_n3539 i2=instr_rdinstrh nq=$abc$30656$new_n11539
.subckt or21nand_x0 i0=$abc$30656$new_n11525 i1=$abc$30656$new_n11529 i2=$abc$30656$new_n11539 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29283
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[7] i1=mem_rdata[7] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29771
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rd[0] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29771 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29285
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[8] i1=mem_rdata[8] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29773
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rd[1] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29287
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[9] i1=mem_rdata[9] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29775
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rd[2] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29775 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29289
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[10] i1=mem_rdata[10] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29777
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rd[3] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29777 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29291
.subckt mux2_x1 cmd=$abc$30656$new_n3948 i0=mem_rdata_q[11] i1=mem_rdata[11] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29779
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rd[4] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29293
.subckt nand4_x0 i0=$abc$30656$new_n3574 i1=mem_rdata_q[7] i2=is_sb_sh_sw i3=decoder_trigger nq=$abc$30656$new_n11551
.subckt or3_x1 i0=is_alu_reg_imm i1=is_lb_lh_lw_lbu_lhu i2=instr_jalr q=$abc$30656$new_n11552
.subckt nand4_x0 i0=$abc$30656$new_n11552 i1=$abc$30656$new_n3574 i2=mem_rdata_q[20] i3=decoder_trigger nq=$abc$30656$new_n11553
.subckt or21nand_x0 i0=$abc$30656$new_n3539 i1=decoder_pseudo_trigger i2=decoded_imm[0] nq=$abc$30656$new_n11554
.subckt and2_x1 i0=$abc$30656$new_n11554 i1=$abc$30656$new_n11551 q=$abc$30656$new_n11555
.subckt nand2_x0 i0=$abc$30656$new_n11555 i1=$abc$30656$new_n11553 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29311
.subckt or21nand_x0 i0=$abc$30656$new_n3952 i1=$abc$30656$new_n3930 i2=is_lb_lh_lw_lbu_lhu nq=$abc$30656$new_n11557
.subckt and4_x1 i0=$abc$30656$new_n11354 i1=$abc$30656$new_n11352 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 i3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 q=$abc$30656$new_n11558
.subckt nand4_x0 i0=$abc$30656$new_n11354 i1=$abc$30656$new_n11352 i2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 i3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 nq=$abc$30656$new_n11559
.subckt and2_x1 i0=$abc$30656$new_n11558 i1=$abc$30656$new_n11358 q=$abc$30656$new_n11560
.subckt nand3_x0 i0=$abc$30656$new_n11560 i1=$abc$30656$new_n11367 i2=$abc$30656$new_n11360 nq=$abc$30656$new_n11561
.subckt nand2_x0 i0=$abc$30656$new_n11561 i1=$abc$30656$new_n11557 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29313
.subckt or21nand_x0 i0=$abc$30656$new_n3539 i1=decoder_pseudo_trigger i2=is_slli_srli_srai nq=$abc$30656$new_n11563
.subckt and2_x1 i0=$abc$30656$new_n11460 i1=$abc$30656$new_n11396 q=$abc$30656$new_n11564
.subckt nand2_x0 i0=$abc$30656$new_n11460 i1=$abc$30656$new_n11396 nq=$abc$30656$new_n11565
.subckt or21nand_x0 i0=$abc$30656$new_n11564 i1=$abc$30656$new_n11463 i2=$abc$30656$new_n11434 nq=$abc$30656$new_n11566
.subckt nand2_x0 i0=$abc$30656$new_n11566 i1=$abc$30656$new_n11563 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29315
.subckt or21nand_x0 i0=$abc$30656$new_n3563 i1=mem_rdata_q[13] i2=is_alu_reg_imm nq=$abc$30656$new_n11568
.subckt nand2_x0 i0=$abc$30656$new_n11568 i1=$abc$30656$new_n3533 nq=$abc$30656$new_n11569
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=is_jalr_addi_slti_sltiu_xori_ori_andi i1=$abc$30656$new_n11569 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29317
.subckt or21nand_x0 i0=$abc$30656$new_n3952 i1=$abc$30656$new_n3930 i2=is_sb_sh_sw nq=$abc$30656$new_n11571
.subckt and3_x1 i0=$abc$30656$new_n11371 i1=$abc$30656$new_n3953 i2=$abc$30656$new_n3929 q=$abc$30656$new_n11572
.subckt nand2_x0 i0=$abc$30656$new_n11572 i1=$abc$30656$new_n11560 nq=$abc$30656$new_n11573
.subckt nand2_x0 i0=$abc$30656$new_n11573 i1=$abc$30656$new_n11571 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29319
.subckt and21nor_x0 i0=$abc$30656$new_n11565 i1=$abc$30656$new_n11464 i2=$abc$30656$new_n3588 nq=$abc$30656$new_n11575
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=is_sll_srl_sra i1=$abc$30656$new_n11575 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29321
.subckt and2_x1 i0=$abc$30656$new_n11558 i1=$abc$30656$new_n11372 q=$abc$30656$new_n11577
.subckt mux2_x1 cmd=$abc$30656$new_n5483 i0=$abc$30656$new_n11577 i1=$abc$30656$new_n9745 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29325
.subckt nor2_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n5671 nq=$abc$30656$new_n11579
.subckt or2_x1 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n5671 q=$abc$30656$new_n11580
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29327
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29329
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29331
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29333
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29335
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29337
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29339
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29341
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29343
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29345
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29347
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29349
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29351
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29353
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29355
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29357
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29359
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29361
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29363
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29365
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29367
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29369
.subckt or21nand_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n5671 i2=cpuregs[1][22] nq=$abc$30656$new_n11603
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n11580 i2=$abc$30656$new_n11603 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29371
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29373
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29375
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29377
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29379
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29381
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29383
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29385
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29387
.subckt mux2_x1 cmd=$abc$30656$new_n11579 i0=cpuregs[1][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29389
.subckt and2_x1 i0=$abc$30656$new_n11558 i1=$abc$30656$new_n11368 q=$abc$30656$new_n11614
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=is_alu_reg_imm i1=$abc$30656$new_n11614 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29391
.subckt nor2_x0 i0=$abc$30656$new_n11559 i1=$abc$30656$new_n11364 nq=$abc$30656$new_n11616
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=is_alu_reg_reg i1=$abc$30656$new_n11616 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29393
.subckt and2_x1 i0=$abc$30656$new_n3904 i1=$abc$30656$new_n3291 q=$abc$30656$new_n11618
.subckt nor2_x0 i0=$abc$30656$new_n11618 i1=$abc$30656$new_n11379 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29395
.subckt and2_x1 i0=$abc$30656$new_n3897 i1=$abc$30656$new_n3290 q=$abc$30656$new_n11620
.subckt mux2_x1 cmd=$abc$30656$new_n9693 i0=mem_instr i1=$abc$30656$new_n11620 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29399
.subckt and21nor_x0 i0=mem_state[0] i1=mem_state[1] i2=trap nq=$abc$30656$new_n11622
.subckt nor2_x0 i0=$abc$30656$new_n11622 i1=$abc$30656$new_n3396 nq=$abc$30656$new_n11623
.subckt nand2_x0 i0=$abc$30656$new_n3398 i1=mem_do_rinst nq=$abc$30656$new_n11624
.subckt nand2_x0 i0=$abc$30656$new_n11624 i1=$abc$30656$new_n11623 nq=$abc$30656$new_n11625
.subckt nor3_x0 i0=mem_state[1] i1=mem_state[0] i2=mem_do_wdata nq=$abc$30656$new_n11626
.subckt or3_x1 i0=mem_state[1] i1=mem_state[0] i2=mem_do_wdata q=$abc$30656$new_n11627
.subckt and2_x1 i0=$abc$30656$new_n11626 i1=$abc$30656$new_n3899 q=$abc$30656$new_n11628
.subckt xor2_x0 i0=mem_state[1] i1=mem_state[0] q=$abc$30656$new_n11629
.subckt and2_x1 i0=$abc$30656$new_n11629 i1=$abc$30656$new_n3949 q=$abc$30656$new_n11630
.subckt or21nand_x0 i0=$abc$30656$new_n11630 i1=$abc$30656$new_n11628 i2=$abc$30656$new_n9689 nq=$abc$30656$new_n11631
.subckt and2_x1 i0=$abc$30656$new_n11631 i1=$abc$30656$new_n11625 q=$abc$30656$new_n11632
.subckt nand3_x0 i0=$abc$30656$new_n3898 i1=$abc$30656$new_n3397 i2=mem_state[0] nq=$abc$30656$new_n11633
.subckt and21nor_x0 i0=$abc$30656$new_n11633 i1=$abc$30656$new_n11627 i2=$abc$30656$new_n9690 nq=$abc$30656$new_n11634
.subckt mux2_x1 cmd=$abc$30656$new_n11632 i0=mem_state[0] i1=$abc$30656$new_n11634 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29403
.subckt and4_x1 i0=$abc$30656$new_n3883 i1=$abc$30656$new_n3398 i2=resetn i3=mem_do_wdata q=$abc$30656$new_n11636
.subckt nand4_x0 i0=$abc$30656$new_n3883 i1=$abc$30656$new_n3398 i2=resetn i3=mem_do_wdata nq=$abc$30656$new_n11637
.subckt and21nor_x0 i0=$abc$30656$new_n3885 i1=$abc$30656$new_n11633 i2=$abc$30656$new_n9690 nq=$abc$30656$new_n11638
.subckt mux2_x1 cmd=$abc$30656$new_n11632 i0=mem_state[1] i1=$abc$30656$new_n11638 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29407
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[0] i1=mem_wdata[0] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29409
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[1] i1=mem_wdata[1] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29411
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[2] i1=mem_wdata[2] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29413
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[3] i1=mem_wdata[3] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29415
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[4] i1=mem_wdata[4] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29417
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[5] i1=mem_wdata[5] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29419
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[6] i1=mem_wdata[6] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29421
.subckt mux2_x1 cmd=$abc$30656$new_n11637 i0=reg_op2[7] i1=mem_wdata[7] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29423
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[8] i1=mem_la_wdata[8] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29425
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[9] i1=mem_la_wdata[9] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29427
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[10] i1=mem_la_wdata[10] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29429
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[11] i1=mem_la_wdata[11] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29431
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[12] i1=mem_la_wdata[12] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29433
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[13] i1=mem_la_wdata[13] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29435
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[14] i1=mem_la_wdata[14] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29437
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[15] i1=mem_la_wdata[15] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29439
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[16] i1=mem_la_wdata[16] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29441
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[17] i1=mem_la_wdata[17] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29443
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[18] i1=mem_la_wdata[18] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29445
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[19] i1=mem_la_wdata[19] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29447
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[20] i1=mem_la_wdata[20] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29449
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[21] i1=mem_la_wdata[21] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29451
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[22] i1=mem_la_wdata[22] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29453
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[23] i1=mem_la_wdata[23] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29455
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[24] i1=mem_la_wdata[24] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29457
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[25] i1=mem_la_wdata[25] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29459
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[26] i1=mem_la_wdata[26] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29461
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[27] i1=mem_la_wdata[27] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29463
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[28] i1=mem_la_wdata[28] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29465
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[29] i1=mem_la_wdata[29] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29467
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[30] i1=mem_la_wdata[30] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29469
.subckt mux2_x1 cmd=$abc$30656$new_n11636 i0=mem_wdata[31] i1=mem_la_wdata[31] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29471
.subckt or21nand_x0 i0=$abc$30656$new_n3874 i1=$abc$30656$new_n3880 i2=mem_la_write nq=$abc$30656$new_n11672
.subckt or21nand_x0 i0=$abc$30656$new_n9691 i1=$abc$30656$new_n9690 i2=mem_wstrb[0] nq=$abc$30656$new_n11673
.subckt mux2_x1 cmd=$abc$30656$new_n9689 i0=$abc$30656$new_n3845 i1=$abc$30656$new_n3901 q=$abc$30656$new_n11674
.subckt and21nor_x0 i0=$abc$30656$new_n11672 i1=$abc$30656$new_n11673 i2=$abc$30656$new_n11674 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29473
.subckt mux2_x1 cmd=$abc$30656$new_n9689 i0=$abc$30656$new_n3846 i1=$abc$30656$new_n3901 q=$abc$30656$new_n11676
.subckt or21nand_x0 i0=$abc$30656$new_n3880 i1=$abc$30656$new_n3887 i2=mem_la_write nq=$abc$30656$new_n11677
.subckt or21nand_x0 i0=$abc$30656$new_n9691 i1=$abc$30656$new_n9690 i2=mem_wstrb[1] nq=$abc$30656$new_n11678
.subckt and21nor_x0 i0=$abc$30656$new_n11678 i1=$abc$30656$new_n11677 i2=$abc$30656$new_n11676 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29475
.subckt mux2_x1 cmd=$abc$30656$new_n9689 i0=$abc$30656$new_n3847 i1=$abc$30656$new_n3901 q=$abc$30656$new_n11680
.subckt or21nand_x0 i0=$abc$30656$new_n3892 i1=$abc$30656$new_n3889 i2=mem_la_write nq=$abc$30656$new_n11681
.subckt or21nand_x0 i0=$abc$30656$new_n9691 i1=$abc$30656$new_n9690 i2=mem_wstrb[2] nq=$abc$30656$new_n11682
.subckt and21nor_x0 i0=$abc$30656$new_n11682 i1=$abc$30656$new_n11681 i2=$abc$30656$new_n11680 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29477
.subckt mux2_x1 cmd=$abc$30656$new_n9689 i0=$abc$30656$new_n3848 i1=$abc$30656$new_n3901 q=$abc$30656$new_n11684
.subckt or21nand_x0 i0=$abc$30656$new_n3894 i1=$abc$30656$new_n3892 i2=mem_la_write nq=$abc$30656$new_n11685
.subckt or21nand_x0 i0=$abc$30656$new_n9691 i1=$abc$30656$new_n9690 i2=mem_wstrb[3] nq=$abc$30656$new_n11686
.subckt and21nor_x0 i0=$abc$30656$new_n11686 i1=$abc$30656$new_n11685 i2=$abc$30656$new_n11684 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29479
.subckt or21nand_x0 i0=cpu_state[3] i1=cpu_state[1] i2=resetn nq=$abc$30656$new_n11688
.subckt and21nor_x0 i0=cpu_state[3] i1=$abc$30656$new_n3291 i2=$abc$30656$new_n11688 nq=$abc$30656$new_n11689
.subckt nand3_x0 i0=$abc$30656$new_n3978 i1=decoded_rd[0] i2=$abc$30656$new_n3289 nq=$abc$30656$new_n11690
.subckt or21nand_x0 i0=$abc$30656$new_n3400 i1=$abc$30656$new_n11689 i2=$abc$30656$new_n11690 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29483
.subckt nand3_x0 i0=$abc$30656$new_n3978 i1=decoded_rd[1] i2=$abc$30656$new_n3289 nq=$abc$30656$new_n11692
.subckt or21nand_x0 i0=$abc$30656$new_n3399 i1=$abc$30656$new_n11689 i2=$abc$30656$new_n11692 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29487
.subckt nand3_x0 i0=$abc$30656$new_n3978 i1=decoded_rd[2] i2=$abc$30656$new_n3289 nq=$abc$30656$new_n11694
.subckt or21nand_x0 i0=$abc$30656$new_n3403 i1=$abc$30656$new_n11689 i2=$abc$30656$new_n11694 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29491
.subckt nand3_x0 i0=$abc$30656$new_n3978 i1=decoded_rd[3] i2=$abc$30656$new_n3289 nq=$abc$30656$new_n11696
.subckt or21nand_x0 i0=$abc$30656$new_n3401 i1=$abc$30656$new_n11689 i2=$abc$30656$new_n11696 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29495
.subckt nand3_x0 i0=$abc$30656$new_n3978 i1=$abc$30656$new_n3289 i2=decoded_rd[4] nq=$abc$30656$new_n11698
.subckt or21nand_x0 i0=$abc$30656$new_n3402 i1=$abc$30656$new_n11689 i2=$abc$30656$new_n11698 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29499
.subckt nexor2_x0 i0=$abc$30656$new_n4000 i1=$abc$30656$new_n3536 nq=$abc$30656$new_n11700
.subckt nand2_x0 i0=$abc$30656$new_n11700 i1=cpu_state[4] nq=$abc$30656$new_n11701
.subckt and21nor_x0 i0=$abc$30656$new_n3565 i1=is_slli_srli_srai i2=cpu_state[4] nq=$abc$30656$new_n11702
.subckt or21nand_x0 i0=is_slli_srli_srai i1=$abc$30656$new_n9806 i2=$abc$30656$new_n11702 nq=$abc$30656$new_n11703
.subckt nand2_x0 i0=$abc$30656$new_n11703 i1=$abc$30656$new_n11701 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29501
.subckt nand2_x0 i0=$abc$30656$new_n4003 i1=reg_sh[1] nq=$abc$30656$new_n11705
.subckt and2_x1 i0=$abc$30656$new_n11705 i1=$abc$30656$new_n4046 q=$abc$30656$new_n11706
.subckt nand3_x0 i0=$abc$30656$new_n9853 i1=$abc$30656$new_n5512 i2=$abc$30656$new_n3540 nq=$abc$30656$new_n11707
.subckt and21nor_x0 i0=decoded_rs2[1] i1=is_slli_srli_srai i2=cpu_state[4] nq=$abc$30656$new_n11708
.subckt and21nor_x0 i0=$abc$30656$new_n11708 i1=$abc$30656$new_n11707 i2=$abc$30656$new_n11706 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29503
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[31] nq=$abc$30656$new_n11710
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[31] nq=$abc$30656$new_n11711
.subckt nand2_x0 i0=$abc$30656$new_n11552 i1=mem_rdata_q[31] nq=$abc$30656$new_n11712
.subckt nand2_x0 i0=decoded_imm_j[20] i1=instr_jal nq=$abc$30656$new_n11713
.subckt or2_x1 i0=is_sb_sh_sw i1=is_beq_bne_blt_bge_bltu_bgeu q=$abc$30656$new_n11714
.subckt or21nand_x0 i0=is_beq_bne_blt_bge_bltu_bgeu i1=is_sb_sh_sw i2=mem_rdata_q[31] nq=$abc$30656$new_n11715
.subckt and2_x1 i0=$abc$30656$new_n11715 i1=$abc$30656$new_n11713 q=$abc$30656$new_n11716
.subckt and3_x1 i0=$abc$30656$new_n11716 i1=$abc$30656$new_n11712 i2=$abc$30656$new_n11377 q=$abc$30656$new_n11717
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11711 i2=$abc$30656$new_n11710 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29507
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[30] nq=$abc$30656$new_n11719
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[30] nq=$abc$30656$new_n11720
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11720 i2=$abc$30656$new_n11719 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29511
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[29] nq=$abc$30656$new_n11722
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[29] nq=$abc$30656$new_n11723
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11723 i2=$abc$30656$new_n11722 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29515
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[28] nq=$abc$30656$new_n11725
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[28] nq=$abc$30656$new_n11726
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11726 i2=$abc$30656$new_n11725 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29519
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[27] nq=$abc$30656$new_n11728
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[27] nq=$abc$30656$new_n11729
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11729 i2=$abc$30656$new_n11728 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29523
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[26] nq=$abc$30656$new_n11731
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[26] nq=$abc$30656$new_n11732
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11732 i2=$abc$30656$new_n11731 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29527
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[25] nq=$abc$30656$new_n11734
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[25] nq=$abc$30656$new_n11735
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11735 i2=$abc$30656$new_n11734 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29531
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[24] nq=$abc$30656$new_n11737
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[24] nq=$abc$30656$new_n11738
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11738 i2=$abc$30656$new_n11737 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29535
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[23] nq=$abc$30656$new_n11740
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[23] nq=$abc$30656$new_n11741
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11741 i2=$abc$30656$new_n11740 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29539
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[22] nq=$abc$30656$new_n11743
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[22] nq=$abc$30656$new_n11744
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11744 i2=$abc$30656$new_n11743 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29543
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[21] nq=$abc$30656$new_n11746
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[21] nq=$abc$30656$new_n11747
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11747 i2=$abc$30656$new_n11746 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29547
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[20] nq=$abc$30656$new_n11749
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[20] nq=$abc$30656$new_n11750
.subckt and21nor_x0 i0=$abc$30656$new_n11717 i1=$abc$30656$new_n11750 i2=$abc$30656$new_n11749 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29551
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[19] nq=$abc$30656$new_n11752
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[31] nq=$abc$30656$new_n11753
.subckt and2_x1 i0=$abc$30656$new_n11753 i1=$abc$30656$new_n11377 q=$abc$30656$new_n11754
.subckt nand2_x0 i0=decoded_imm_j[19] i1=instr_jal nq=$abc$30656$new_n11755
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[19] nq=$abc$30656$new_n11756
.subckt and2_x1 i0=$abc$30656$new_n11756 i1=$abc$30656$new_n11755 q=$abc$30656$new_n11757
.subckt and21nor_x0 i0=$abc$30656$new_n11757 i1=$abc$30656$new_n11754 i2=$abc$30656$new_n11752 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29555
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[18] nq=$abc$30656$new_n11759
.subckt nand2_x0 i0=decoded_rs1[3] i1=instr_jal nq=$abc$30656$new_n11760
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[18] nq=$abc$30656$new_n11761
.subckt and2_x1 i0=$abc$30656$new_n11761 i1=$abc$30656$new_n11760 q=$abc$30656$new_n11762
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11762 i2=$abc$30656$new_n11759 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29559
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[17] nq=$abc$30656$new_n11764
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[17] nq=$abc$30656$new_n11765
.subckt nand2_x0 i0=decoded_rs1[2] i1=instr_jal nq=$abc$30656$new_n11766
.subckt and2_x1 i0=$abc$30656$new_n11766 i1=$abc$30656$new_n11765 q=$abc$30656$new_n11767
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11767 i2=$abc$30656$new_n11764 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29563
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[16] nq=$abc$30656$new_n11769
.subckt nand2_x0 i0=decoded_rs1[1] i1=instr_jal nq=$abc$30656$new_n11770
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[16] nq=$abc$30656$new_n11771
.subckt and2_x1 i0=$abc$30656$new_n11771 i1=$abc$30656$new_n11770 q=$abc$30656$new_n11772
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11772 i2=$abc$30656$new_n11769 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29567
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[15] nq=$abc$30656$new_n11774
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[15] nq=$abc$30656$new_n11775
.subckt nand2_x0 i0=decoded_rs1[0] i1=instr_jal nq=$abc$30656$new_n11776
.subckt and2_x1 i0=$abc$30656$new_n11776 i1=$abc$30656$new_n11775 q=$abc$30656$new_n11777
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11777 i2=$abc$30656$new_n11774 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29571
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[14] nq=$abc$30656$new_n11779
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[14] nq=$abc$30656$new_n11780
.subckt nand2_x0 i0=decoded_imm_j[14] i1=instr_jal nq=$abc$30656$new_n11781
.subckt and2_x1 i0=$abc$30656$new_n11781 i1=$abc$30656$new_n11780 q=$abc$30656$new_n11782
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11782 i2=$abc$30656$new_n11779 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29575
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[13] nq=$abc$30656$new_n11784
.subckt nand2_x0 i0=decoded_imm_j[13] i1=instr_jal nq=$abc$30656$new_n11785
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[13] nq=$abc$30656$new_n11786
.subckt and2_x1 i0=$abc$30656$new_n11786 i1=$abc$30656$new_n11785 q=$abc$30656$new_n11787
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11787 i2=$abc$30656$new_n11784 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29579
.subckt and21nor_x0 i0=decoder_trigger i1=$abc$30656$new_n3574 i2=decoded_imm[12] nq=$abc$30656$new_n11789
.subckt or21nand_x0 i0=instr_auipc i1=instr_lui i2=mem_rdata_q[12] nq=$abc$30656$new_n11790
.subckt nand2_x0 i0=decoded_imm_j[12] i1=instr_jal nq=$abc$30656$new_n11791
.subckt and2_x1 i0=$abc$30656$new_n11791 i1=$abc$30656$new_n11790 q=$abc$30656$new_n11792
.subckt and21nor_x0 i0=$abc$30656$new_n11754 i1=$abc$30656$new_n11792 i2=$abc$30656$new_n11789 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29583
.subckt or21nand_x0 i0=$abc$30656$new_n3539 i1=decoder_pseudo_trigger i2=$abc$30656$new_n3690 nq=$abc$30656$new_n11794
.subckt nand2_x0 i0=mem_rdata_q[31] i1=is_sb_sh_sw nq=$abc$30656$new_n11795
.subckt nand2_x0 i0=decoded_rs2[0] i1=instr_jal nq=$abc$30656$new_n11796
.subckt nand2_x0 i0=mem_rdata_q[7] i1=is_beq_bne_blt_bge_bltu_bgeu nq=$abc$30656$new_n11797
.subckt and3_x1 i0=$abc$30656$new_n11797 i1=$abc$30656$new_n11796 i2=$abc$30656$new_n11795 q=$abc$30656$new_n11798
.subckt nand3_x0 i0=$abc$30656$new_n11798 i1=$abc$30656$new_n11712 i2=$abc$30656$new_n11377 nq=$abc$30656$new_n11799
.subckt and2_x1 i0=$abc$30656$new_n11799 i1=$abc$30656$new_n11794 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29587
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[30] nq=$abc$30656$new_n11801
.subckt nand2_x0 i0=decoded_imm_j[10] i1=instr_jal nq=$abc$30656$new_n11802
.subckt nand2_x0 i0=$abc$30656$new_n11802 i1=$abc$30656$new_n11801 nq=$abc$30656$new_n11803
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[10] i1=$abc$30656$new_n11803 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29591
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[29] nq=$abc$30656$new_n11805
.subckt nand2_x0 i0=decoded_imm_j[9] i1=instr_jal nq=$abc$30656$new_n11806
.subckt nand2_x0 i0=$abc$30656$new_n11806 i1=$abc$30656$new_n11805 nq=$abc$30656$new_n11807
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[9] i1=$abc$30656$new_n11807 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29595
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[28] nq=$abc$30656$new_n11809
.subckt nand2_x0 i0=decoded_imm_j[8] i1=instr_jal nq=$abc$30656$new_n11810
.subckt nand2_x0 i0=$abc$30656$new_n11810 i1=$abc$30656$new_n11809 nq=$abc$30656$new_n11811
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[8] i1=$abc$30656$new_n11811 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29599
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[27] nq=$abc$30656$new_n11813
.subckt nand2_x0 i0=decoded_imm_j[7] i1=instr_jal nq=$abc$30656$new_n11814
.subckt nand2_x0 i0=$abc$30656$new_n11814 i1=$abc$30656$new_n11813 nq=$abc$30656$new_n11815
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[7] i1=$abc$30656$new_n11815 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29603
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[26] nq=$abc$30656$new_n11817
.subckt nand2_x0 i0=decoded_imm_j[6] i1=instr_jal nq=$abc$30656$new_n11818
.subckt nand2_x0 i0=$abc$30656$new_n11818 i1=$abc$30656$new_n11817 nq=$abc$30656$new_n11819
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[6] i1=$abc$30656$new_n11819 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29607
.subckt or21nand_x0 i0=$abc$30656$new_n11714 i1=$abc$30656$new_n11552 i2=mem_rdata_q[25] nq=$abc$30656$new_n11821
.subckt nand2_x0 i0=decoded_imm_j[5] i1=instr_jal nq=$abc$30656$new_n11822
.subckt nand2_x0 i0=$abc$30656$new_n11822 i1=$abc$30656$new_n11821 nq=$abc$30656$new_n11823
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[5] i1=$abc$30656$new_n11823 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29611
.subckt nand2_x0 i0=$abc$30656$new_n11552 i1=mem_rdata_q[24] nq=$abc$30656$new_n11825
.subckt nand2_x0 i0=decoded_imm_j[4] i1=instr_jal nq=$abc$30656$new_n11826
.subckt or21nand_x0 i0=is_beq_bne_blt_bge_bltu_bgeu i1=is_sb_sh_sw i2=mem_rdata_q[11] nq=$abc$30656$new_n11827
.subckt and2_x1 i0=$abc$30656$new_n11827 i1=$abc$30656$new_n11826 q=$abc$30656$new_n11828
.subckt nand2_x0 i0=$abc$30656$new_n11828 i1=$abc$30656$new_n11825 nq=$abc$30656$new_n11829
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[4] i1=$abc$30656$new_n11829 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29615
.subckt nand2_x0 i0=$abc$30656$new_n11552 i1=mem_rdata_q[23] nq=$abc$30656$new_n11831
.subckt nand2_x0 i0=decoded_rs2[3] i1=instr_jal nq=$abc$30656$new_n11832
.subckt or21nand_x0 i0=is_beq_bne_blt_bge_bltu_bgeu i1=is_sb_sh_sw i2=mem_rdata_q[10] nq=$abc$30656$new_n11833
.subckt and2_x1 i0=$abc$30656$new_n11833 i1=$abc$30656$new_n11832 q=$abc$30656$new_n11834
.subckt nand2_x0 i0=$abc$30656$new_n11834 i1=$abc$30656$new_n11831 nq=$abc$30656$new_n11835
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[3] i1=$abc$30656$new_n11835 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29619
.subckt nand2_x0 i0=$abc$30656$new_n11552 i1=mem_rdata_q[22] nq=$abc$30656$new_n11837
.subckt nand2_x0 i0=decoded_rs2[2] i1=instr_jal nq=$abc$30656$new_n11838
.subckt or21nand_x0 i0=is_beq_bne_blt_bge_bltu_bgeu i1=is_sb_sh_sw i2=mem_rdata_q[9] nq=$abc$30656$new_n11839
.subckt and2_x1 i0=$abc$30656$new_n11839 i1=$abc$30656$new_n11838 q=$abc$30656$new_n11840
.subckt nand2_x0 i0=$abc$30656$new_n11840 i1=$abc$30656$new_n11837 nq=$abc$30656$new_n11841
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[2] i1=$abc$30656$new_n11841 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29623
.subckt nand2_x0 i0=$abc$30656$new_n11552 i1=mem_rdata_q[21] nq=$abc$30656$new_n11843
.subckt or21nand_x0 i0=is_beq_bne_blt_bge_bltu_bgeu i1=is_sb_sh_sw i2=mem_rdata_q[8] nq=$abc$30656$new_n11844
.subckt and2_x1 i0=$abc$30656$new_n11844 i1=$abc$30656$new_n8998 q=$abc$30656$new_n11845
.subckt nand2_x0 i0=$abc$30656$new_n11845 i1=$abc$30656$new_n11843 nq=$abc$30656$new_n11846
.subckt mux2_x1 cmd=$abc$30656$new_n11377 i0=decoded_imm[1] i1=$abc$30656$new_n11846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29627
.subckt and2_x1 i0=$abc$30656$new_n8384 i1=$abc$30656$new_n7991 q=$abc$30656$new_n11848
.subckt nand2_x0 i0=$abc$30656$new_n8384 i1=$abc$30656$new_n7991 nq=$abc$30656$new_n11849
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29629
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29631
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29633
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29635
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29637
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29639
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29641
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29643
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29645
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29647
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29649
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29651
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29653
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29655
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29657
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29659
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29661
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29663
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29665
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29667
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29669
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29671
.subckt or21nand_x0 i0=$abc$30656$new_n8385 i1=$abc$30656$new_n7992 i2=cpuregs[18][22] nq=$abc$30656$new_n11872
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n11849 i2=$abc$30656$new_n11872 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29673
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29675
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29677
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29679
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29681
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29683
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29685
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29687
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29689
.subckt mux2_x1 cmd=$abc$30656$new_n11848 i0=cpuregs[18][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29691
.subckt and2_x1 i0=$abc$30656$new_n8384 i1=$abc$30656$new_n5675 q=$abc$30656$new_n11883
.subckt nand2_x0 i0=$abc$30656$new_n8384 i1=$abc$30656$new_n5675 nq=$abc$30656$new_n11884
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29693
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29695
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29697
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29699
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29701
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29703
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29705
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29707
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29709
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29711
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29713
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29715
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29717
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29719
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29721
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29723
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29725
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29727
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29729
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29731
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29733
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29735
.subckt or21nand_x0 i0=$abc$30656$new_n8385 i1=$abc$30656$new_n5676 i2=cpuregs[19][22] nq=$abc$30656$new_n11907
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n11884 i2=$abc$30656$new_n11907 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29737
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29739
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29741
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29743
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29745
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29747
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29749
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29751
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29753
.subckt mux2_x1 cmd=$abc$30656$new_n11883 i0=cpuregs[19][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29755
.subckt and2_x1 i0=$abc$30656$new_n8456 i1=$abc$30656$new_n5675 q=$abc$30656$new_n11918
.subckt nand2_x0 i0=$abc$30656$new_n8456 i1=$abc$30656$new_n5675 nq=$abc$30656$new_n11919
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29821
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29823
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29825
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29827
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29829
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29831
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29833
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29835
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29837
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29839
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29841
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29843
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29845
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29847
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29849
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29851
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29853
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29855
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29857
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29859
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29861
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29863
.subckt or21nand_x0 i0=$abc$30656$new_n8457 i1=$abc$30656$new_n5676 i2=cpuregs[23][22] nq=$abc$30656$new_n11942
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n11919 i2=$abc$30656$new_n11942 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29865
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29867
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29869
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29871
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29873
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29875
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29877
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29879
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29881
.subckt mux2_x1 cmd=$abc$30656$new_n11918 i0=cpuregs[23][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29883
.subckt and2_x1 i0=$abc$30656$new_n7989 i1=$abc$30656$new_n5675 q=$abc$30656$new_n11953
.subckt nand2_x0 i0=$abc$30656$new_n7989 i1=$abc$30656$new_n5675 nq=$abc$30656$new_n11954
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29885
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29887
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29889
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29891
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29893
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29895
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29897
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29899
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29901
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29903
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29905
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29907
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29909
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29911
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29913
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29915
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29917
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29919
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29921
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29923
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29925
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29927
.subckt or21nand_x0 i0=$abc$30656$new_n7990 i1=$abc$30656$new_n5676 i2=cpuregs[31][22] nq=$abc$30656$new_n11977
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n11954 i2=$abc$30656$new_n11977 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29929
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29931
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29933
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29935
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29937
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29939
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29941
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29943
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29945
.subckt mux2_x1 cmd=$abc$30656$new_n11953 i0=cpuregs[31][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29947
.subckt and2_x1 i0=$abc$30656$new_n8456 i1=$abc$30656$new_n7991 q=$abc$30656$new_n11988
.subckt nand2_x0 i0=$abc$30656$new_n8456 i1=$abc$30656$new_n7991 nq=$abc$30656$new_n11989
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29949
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29951
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29953
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29955
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29957
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29959
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29961
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29963
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29965
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29967
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29969
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29971
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29973
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29975
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29977
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29979
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29981
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29983
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29985
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29987
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29989
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29991
.subckt or21nand_x0 i0=$abc$30656$new_n8457 i1=$abc$30656$new_n7992 i2=cpuregs[22][22] nq=$abc$30656$new_n12012
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n11989 i2=$abc$30656$new_n12012 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$29993
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29995
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29997
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29999
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30001
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30003
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30005
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30007
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30009
.subckt mux2_x1 cmd=$abc$30656$new_n11988 i0=cpuregs[22][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30011
.subckt nor2_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n7990 nq=$abc$30656$new_n12023
.subckt or2_x1 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n7990 q=$abc$30656$new_n12024
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30013
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30015
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30017
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30019
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30021
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30023
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30025
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30027
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30029
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30031
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30033
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30035
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30037
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30039
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30041
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30043
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30045
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30047
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30049
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30051
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30053
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30055
.subckt or21nand_x0 i0=$abc$30656$new_n8100 i1=$abc$30656$new_n7990 i2=cpuregs[29][22] nq=$abc$30656$new_n12047
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12024 i2=$abc$30656$new_n12047 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30057
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30059
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30061
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30063
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30065
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30067
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30069
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30071
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30073
.subckt mux2_x1 cmd=$abc$30656$new_n12023 i0=cpuregs[29][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30075
.subckt and2_x1 i0=$abc$30656$new_n5675 i1=$abc$30656$new_n5670 q=$abc$30656$new_n12058
.subckt nand2_x0 i0=$abc$30656$new_n5675 i1=$abc$30656$new_n5670 nq=$abc$30656$new_n12059
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30077
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30079
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30081
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30083
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30085
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30087
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30089
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30091
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30093
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30095
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30097
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30099
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30101
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30103
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30105
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30107
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30109
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30111
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30113
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30115
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30117
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30119
.subckt or21nand_x0 i0=$abc$30656$new_n5676 i1=$abc$30656$new_n5671 i2=cpuregs[3][22] nq=$abc$30656$new_n12082
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12059 i2=$abc$30656$new_n12082 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30121
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30123
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30125
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30127
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30129
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30131
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30133
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30135
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30137
.subckt mux2_x1 cmd=$abc$30656$new_n12058 i0=cpuregs[3][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30139
.subckt and2_x1 i0=$abc$30656$new_n5669 i1=latched_rd[2] q=$abc$30656$new_n12093
.subckt nand2_x0 i0=$abc$30656$new_n5669 i1=latched_rd[2] nq=$abc$30656$new_n12094
.subckt and4_x1 i0=$abc$30656$new_n5674 i1=$abc$30656$new_n5672 i2=$abc$30656$new_n5669 i3=latched_rd[2] q=$abc$30656$new_n12095
.subckt nand4_x0 i0=$abc$30656$new_n5674 i1=$abc$30656$new_n5672 i2=$abc$30656$new_n5669 i3=latched_rd[2] nq=$abc$30656$new_n12096
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30141
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30143
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30145
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30147
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30149
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30151
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30153
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30155
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30157
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30159
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30161
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30163
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30165
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30167
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30169
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30171
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30173
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30175
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30177
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30179
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30181
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30183
.subckt nand2_x0 i0=$abc$30656$new_n12096 i1=cpuregs[4][22] nq=$abc$30656$new_n12119
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12096 i2=$abc$30656$new_n12119 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30185
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30187
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30189
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30191
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30193
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30195
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30197
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30199
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30201
.subckt mux2_x1 cmd=$abc$30656$new_n12095 i0=cpuregs[4][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30203
.subckt nor2_x0 i0=$abc$30656$new_n12094 i1=$abc$30656$new_n8100 nq=$abc$30656$new_n12130
.subckt or2_x1 i0=$abc$30656$new_n12094 i1=$abc$30656$new_n8100 q=$abc$30656$new_n12131
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30205
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30207
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30209
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30211
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30213
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30215
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30217
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30219
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30221
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30223
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30225
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30227
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30229
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30231
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30233
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30235
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30237
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30239
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30241
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30243
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30245
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30247
.subckt or21nand_x0 i0=$abc$30656$new_n12094 i1=$abc$30656$new_n8100 i2=cpuregs[5][22] nq=$abc$30656$new_n12154
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12131 i2=$abc$30656$new_n12154 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30249
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30251
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30253
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30255
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30257
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30259
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30261
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30263
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30265
.subckt mux2_x1 cmd=$abc$30656$new_n12130 i0=cpuregs[5][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30267
.subckt and2_x1 i0=$abc$30656$new_n12093 i1=$abc$30656$new_n7991 q=$abc$30656$new_n12165
.subckt nand2_x0 i0=$abc$30656$new_n12093 i1=$abc$30656$new_n7991 nq=$abc$30656$new_n12166
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30269
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30271
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30273
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30275
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30277
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30279
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30281
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30283
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30285
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30287
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30289
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30291
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30293
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30295
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30297
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30299
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30301
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30303
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30305
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30307
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30309
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30311
.subckt or21nand_x0 i0=$abc$30656$new_n12094 i1=$abc$30656$new_n7992 i2=cpuregs[6][22] nq=$abc$30656$new_n12189
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12166 i2=$abc$30656$new_n12189 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30313
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30315
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30317
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30319
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30321
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30323
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30325
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30327
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30329
.subckt mux2_x1 cmd=$abc$30656$new_n12165 i0=cpuregs[6][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30331
.subckt and2_x1 i0=$abc$30656$new_n12093 i1=$abc$30656$new_n5675 q=$abc$30656$new_n12200
.subckt nand2_x0 i0=$abc$30656$new_n12093 i1=$abc$30656$new_n5675 nq=$abc$30656$new_n12201
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30333
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30335
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30337
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30339
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30341
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30343
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30345
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30347
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30349
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30351
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30353
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30355
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30357
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30359
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30361
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30363
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30365
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30367
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30369
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30371
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30373
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30375
.subckt or21nand_x0 i0=$abc$30656$new_n12094 i1=$abc$30656$new_n5676 i2=cpuregs[7][22] nq=$abc$30656$new_n12224
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12201 i2=$abc$30656$new_n12224 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30377
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30379
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30381
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30383
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30385
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30387
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30389
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30391
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30393
.subckt mux2_x1 cmd=$abc$30656$new_n12200 i0=cpuregs[7][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30395
.subckt and4_x1 i0=$abc$30656$new_n5674 i1=$abc$30656$new_n5672 i2=$abc$30656$new_n5671 i3=$abc$30656$new_n5667 q=$abc$30656$new_n12235
.subckt nand4_x0 i0=$abc$30656$new_n5674 i1=$abc$30656$new_n5672 i2=$abc$30656$new_n5671 i3=$abc$30656$new_n5667 nq=$abc$30656$new_n12236
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30397
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30399
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30401
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30403
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30405
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30407
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30409
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30411
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30413
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30415
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30417
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30419
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30421
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30423
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30425
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30427
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30429
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30431
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30433
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30435
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30437
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30439
.subckt nand2_x0 i0=$abc$30656$new_n12236 i1=cpuregs[8][22] nq=$abc$30656$new_n12259
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12236 i2=$abc$30656$new_n12259 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30441
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30443
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30445
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30447
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30449
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30451
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30453
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30455
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30457
.subckt mux2_x1 cmd=$abc$30656$new_n12235 i0=cpuregs[8][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30459
.subckt nor2_x0 i0=$abc$30656$new_n8457 i1=$abc$30656$new_n8100 nq=$abc$30656$new_n12270
.subckt or2_x1 i0=$abc$30656$new_n8457 i1=$abc$30656$new_n8100 q=$abc$30656$new_n12271
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30525
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30527
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30529
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30531
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30533
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30535
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30537
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30539
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30541
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30543
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30545
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30547
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30549
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30551
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30553
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30555
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30557
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30559
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30561
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30563
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30565
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30567
.subckt or21nand_x0 i0=$abc$30656$new_n8457 i1=$abc$30656$new_n8100 i2=cpuregs[21][22] nq=$abc$30656$new_n12294
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12271 i2=$abc$30656$new_n12294 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30569
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30571
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30573
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30575
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30577
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30579
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30581
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30583
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30585
.subckt mux2_x1 cmd=$abc$30656$new_n12270 i0=cpuregs[21][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30587
.subckt and2_x1 i0=$abc$30656$new_n7991 i1=$abc$30656$new_n5667 q=$abc$30656$new_n12305
.subckt nand2_x0 i0=$abc$30656$new_n7991 i1=$abc$30656$new_n5667 nq=$abc$30656$new_n12306
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][0] i1=$abc$30656$new_n5682 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30589
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][1] i1=$abc$30656$new_n5685 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30591
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][2] i1=$abc$30656$new_n5688 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30593
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][3] i1=$abc$30656$new_n5693 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30595
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][4] i1=$abc$30656$new_n5699 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30597
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][5] i1=$abc$30656$new_n5704 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30599
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][6] i1=$abc$30656$new_n5709 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30601
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][7] i1=$abc$30656$new_n5714 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30603
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][8] i1=$abc$30656$new_n5720 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30605
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][9] i1=$abc$30656$new_n5725 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30607
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][10] i1=$abc$30656$new_n5730 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30609
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][11] i1=$abc$30656$new_n5735 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30611
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][12] i1=$abc$30656$new_n5741 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30613
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][13] i1=$abc$30656$new_n5747 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30615
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][14] i1=$abc$30656$new_n5753 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30617
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][15] i1=$abc$30656$new_n5758 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30619
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][16] i1=$abc$30656$new_n5763 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30621
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][17] i1=$abc$30656$new_n5768 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30623
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][18] i1=$abc$30656$new_n5773 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30625
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][19] i1=$abc$30656$new_n5779 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30627
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][20] i1=$abc$30656$new_n5784 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30629
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][21] i1=$abc$30656$new_n5790 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30631
.subckt or21nand_x0 i0=$abc$30656$new_n7992 i1=$abc$30656$new_n5668 i2=cpuregs[10][22] nq=$abc$30656$new_n12329
.subckt or21nand_x0 i0=$abc$30656$new_n5797 i1=$abc$30656$new_n12306 i2=$abc$30656$new_n12329 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30633
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][23] i1=$abc$30656$new_n5802 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30635
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][24] i1=$abc$30656$new_n5808 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30637
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][25] i1=$abc$30656$new_n5813 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30639
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][26] i1=$abc$30656$new_n5818 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30641
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][27] i1=$abc$30656$new_n5824 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30643
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][28] i1=$abc$30656$new_n5830 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30645
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][29] i1=$abc$30656$new_n5836 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30647
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][30] i1=$abc$30656$new_n5842 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30649
.subckt mux2_x1 cmd=$abc$30656$new_n12305 i0=cpuregs[10][31] i1=$abc$30656$new_n5846 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30651
.subckt and2_x1 i0=trap i1=mem_ready q=$abc$30656$new_n12340
.subckt or3_x1 i0=$abc$30656$new_n12340 i1=$abc$30656$new_n11622 i2=$abc$30656$new_n3396 q=$abc$30656$new_n12341
.subckt nand2_x0 i0=$abc$30656$new_n12341 i1=$abc$30656$new_n11631 nq=$abc$30656$new_n12342
.subckt nand2_x0 i0=$abc$30656$new_n12342 i1=mem_valid nq=$abc$30656$new_n12343
.subckt nand2_x0 i0=$abc$30656$new_n12343 i1=$abc$30656$new_n9694 nq=$abc$30656$auto$rtlil.cc:3381:MuxGate$30655
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[4] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28333
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_imm_j[19] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$28353
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[0] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29295
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[1] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29297
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[2] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29299
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs1[3] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29301
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[0] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29303
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[1] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29305
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[2] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29307
.subckt mux2_x1 cmd=$abc$30656$new_n5482 i0=decoded_rs2[3] i1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803 q=$abc$30656$auto$rtlil.cc:3381:MuxGate$29309
.subckt buf_x1 i=cpuregs[0][0] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30461
.subckt buf_x1 i=cpuregs[0][1] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30463
.subckt buf_x1 i=cpuregs[0][2] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30465
.subckt buf_x1 i=cpuregs[0][3] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30467
.subckt buf_x1 i=cpuregs[0][4] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30469
.subckt buf_x1 i=cpuregs[0][5] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30471
.subckt buf_x1 i=cpuregs[0][6] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30473
.subckt buf_x1 i=cpuregs[0][7] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30475
.subckt buf_x1 i=cpuregs[0][8] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30477
.subckt buf_x1 i=cpuregs[0][9] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30479
.subckt buf_x1 i=cpuregs[0][10] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30481
.subckt buf_x1 i=cpuregs[0][11] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30483
.subckt buf_x1 i=cpuregs[0][12] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30485
.subckt buf_x1 i=cpuregs[0][13] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30487
.subckt buf_x1 i=cpuregs[0][14] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30489
.subckt buf_x1 i=cpuregs[0][15] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30491
.subckt buf_x1 i=cpuregs[0][16] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30493
.subckt buf_x1 i=cpuregs[0][17] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30495
.subckt buf_x1 i=cpuregs[0][18] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30497
.subckt buf_x1 i=cpuregs[0][19] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30499
.subckt buf_x1 i=cpuregs[0][20] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30501
.subckt buf_x1 i=cpuregs[0][21] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30503
.subckt buf_x1 i=cpuregs[0][22] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30505
.subckt buf_x1 i=cpuregs[0][23] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30507
.subckt buf_x1 i=cpuregs[0][24] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30509
.subckt buf_x1 i=cpuregs[0][25] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30511
.subckt buf_x1 i=cpuregs[0][26] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30513
.subckt buf_x1 i=cpuregs[0][27] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30515
.subckt buf_x1 i=cpuregs[0][28] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30517
.subckt buf_x1 i=cpuregs[0][29] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30519
.subckt buf_x1 i=cpuregs[0][30] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30521
.subckt buf_x1 i=cpuregs[0][31] q=$abc$30656$auto$rtlil.cc:3381:MuxGate$30523
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27247 q=cpuregs[11][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27249 q=cpuregs[11][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27251 q=cpuregs[11][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27253 q=cpuregs[11][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27255 q=cpuregs[11][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27257 q=cpuregs[11][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27259 q=cpuregs[11][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27261 q=cpuregs[11][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27263 q=cpuregs[11][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27265 q=cpuregs[11][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27267 q=cpuregs[11][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27269 q=cpuregs[11][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27271 q=cpuregs[11][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27273 q=cpuregs[11][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27275 q=cpuregs[11][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27277 q=cpuregs[11][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27279 q=cpuregs[11][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27281 q=cpuregs[11][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27283 q=cpuregs[11][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27285 q=cpuregs[11][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27287 q=cpuregs[11][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27289 q=cpuregs[11][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27291 q=cpuregs[11][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27293 q=cpuregs[11][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27295 q=cpuregs[11][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27297 q=cpuregs[11][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27299 q=cpuregs[11][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27301 q=cpuregs[11][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27303 q=cpuregs[11][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27305 q=cpuregs[11][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27307 q=cpuregs[11][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27309 q=cpuregs[11][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27311 q=reg_op1[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27313 q=reg_op1[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27315 q=reg_op1[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27317 q=reg_op1[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27319 q=reg_op1[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27321 q=reg_op1[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27323 q=reg_op1[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27325 q=reg_op1[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27327 q=reg_op1[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27329 q=reg_op1[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27331 q=reg_op1[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27333 q=reg_op1[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27335 q=reg_op1[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27337 q=reg_op1[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27339 q=reg_op1[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27341 q=reg_op1[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27343 q=reg_op1[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27345 q=reg_op1[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27347 q=reg_op1[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27349 q=reg_op1[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27351 q=reg_op1[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27353 q=reg_op1[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27355 q=reg_op1[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27357 q=reg_op1[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27359 q=reg_op1[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27361 q=reg_op1[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27363 q=reg_op1[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27365 q=reg_op1[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27367 q=reg_op1[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27369 q=reg_op1[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27371 q=reg_op1[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27373 q=cpuregs[30][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27375 q=cpuregs[30][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27377 q=cpuregs[30][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27379 q=cpuregs[30][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27381 q=cpuregs[30][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27383 q=cpuregs[30][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27385 q=cpuregs[30][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27387 q=cpuregs[30][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27389 q=cpuregs[30][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27391 q=cpuregs[30][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27393 q=cpuregs[30][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27395 q=cpuregs[30][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27397 q=cpuregs[30][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27399 q=cpuregs[30][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27401 q=cpuregs[30][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27403 q=cpuregs[30][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27405 q=cpuregs[30][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27407 q=cpuregs[30][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27409 q=cpuregs[30][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27411 q=cpuregs[30][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27413 q=cpuregs[30][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27415 q=cpuregs[30][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27417 q=cpuregs[30][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27419 q=cpuregs[30][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27421 q=cpuregs[30][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27423 q=cpuregs[30][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27425 q=cpuregs[30][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27427 q=cpuregs[30][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27429 q=cpuregs[30][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27431 q=cpuregs[30][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27433 q=cpuregs[30][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27435 q=cpuregs[30][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27437 q=cpuregs[12][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27439 q=cpuregs[12][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27441 q=cpuregs[12][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27443 q=cpuregs[12][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27445 q=cpuregs[12][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27447 q=cpuregs[12][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27449 q=cpuregs[12][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27451 q=cpuregs[12][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27453 q=cpuregs[12][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27455 q=cpuregs[12][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27457 q=cpuregs[12][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27459 q=cpuregs[12][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27461 q=cpuregs[12][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27463 q=cpuregs[12][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27465 q=cpuregs[12][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27467 q=cpuregs[12][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27469 q=cpuregs[12][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27471 q=cpuregs[12][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27473 q=cpuregs[12][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27475 q=cpuregs[12][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27477 q=cpuregs[12][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27479 q=cpuregs[12][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27481 q=cpuregs[12][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27483 q=cpuregs[12][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27485 q=cpuregs[12][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27487 q=cpuregs[12][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27489 q=cpuregs[12][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27491 q=cpuregs[12][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27493 q=cpuregs[12][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27495 q=cpuregs[12][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27497 q=cpuregs[12][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27499 q=cpuregs[12][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27501 q=cpuregs[2][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27503 q=cpuregs[2][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27505 q=cpuregs[2][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27507 q=cpuregs[2][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27509 q=cpuregs[2][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27511 q=cpuregs[2][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27513 q=cpuregs[2][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27515 q=cpuregs[2][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27517 q=cpuregs[2][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27519 q=cpuregs[2][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27521 q=cpuregs[2][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27523 q=cpuregs[2][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27525 q=cpuregs[2][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27527 q=cpuregs[2][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27529 q=cpuregs[2][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27531 q=cpuregs[2][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27533 q=cpuregs[2][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27535 q=cpuregs[2][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27537 q=cpuregs[2][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27539 q=cpuregs[2][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27541 q=cpuregs[2][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27543 q=cpuregs[2][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27545 q=cpuregs[2][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27547 q=cpuregs[2][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27549 q=cpuregs[2][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27551 q=cpuregs[2][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27553 q=cpuregs[2][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27555 q=cpuregs[2][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27557 q=cpuregs[2][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27559 q=cpuregs[2][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27561 q=cpuregs[2][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27563 q=cpuregs[2][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27565 q=cpuregs[13][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27567 q=cpuregs[13][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27569 q=cpuregs[13][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27571 q=cpuregs[13][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27573 q=cpuregs[13][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27575 q=cpuregs[13][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27577 q=cpuregs[13][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27579 q=cpuregs[13][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27581 q=cpuregs[13][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27583 q=cpuregs[13][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27585 q=cpuregs[13][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27587 q=cpuregs[13][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27589 q=cpuregs[13][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27591 q=cpuregs[13][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27593 q=cpuregs[13][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27595 q=cpuregs[13][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27597 q=cpuregs[13][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27599 q=cpuregs[13][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27601 q=cpuregs[13][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27603 q=cpuregs[13][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27605 q=cpuregs[13][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27607 q=cpuregs[13][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27609 q=cpuregs[13][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27611 q=cpuregs[13][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27613 q=cpuregs[13][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27615 q=cpuregs[13][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27617 q=cpuregs[13][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27619 q=cpuregs[13][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27621 q=cpuregs[13][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27623 q=cpuregs[13][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27625 q=cpuregs[13][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27627 q=cpuregs[13][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27629 q=cpuregs[28][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27631 q=cpuregs[28][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27633 q=cpuregs[28][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27635 q=cpuregs[28][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27637 q=cpuregs[28][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27639 q=cpuregs[28][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27641 q=cpuregs[28][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27643 q=cpuregs[28][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27645 q=cpuregs[28][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27647 q=cpuregs[28][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27649 q=cpuregs[28][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27651 q=cpuregs[28][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27653 q=cpuregs[28][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27655 q=cpuregs[28][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27657 q=cpuregs[28][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27659 q=cpuregs[28][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27661 q=cpuregs[28][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27663 q=cpuregs[28][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27665 q=cpuregs[28][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27667 q=cpuregs[28][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27669 q=cpuregs[28][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27671 q=cpuregs[28][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27673 q=cpuregs[28][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27675 q=cpuregs[28][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27677 q=cpuregs[28][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27679 q=cpuregs[28][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27681 q=cpuregs[28][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27683 q=cpuregs[28][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27685 q=cpuregs[28][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27687 q=cpuregs[28][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27689 q=cpuregs[28][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27691 q=cpuregs[28][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27693 q=cpuregs[9][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27695 q=cpuregs[9][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27697 q=cpuregs[9][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27699 q=cpuregs[9][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27701 q=cpuregs[9][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27703 q=cpuregs[9][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27705 q=cpuregs[9][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27707 q=cpuregs[9][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27709 q=cpuregs[9][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27711 q=cpuregs[9][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27713 q=cpuregs[9][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27715 q=cpuregs[9][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27717 q=cpuregs[9][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27719 q=cpuregs[9][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27721 q=cpuregs[9][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27723 q=cpuregs[9][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27725 q=cpuregs[9][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27727 q=cpuregs[9][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27729 q=cpuregs[9][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27731 q=cpuregs[9][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27733 q=cpuregs[9][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27735 q=cpuregs[9][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27737 q=cpuregs[9][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27739 q=cpuregs[9][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27741 q=cpuregs[9][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27743 q=cpuregs[9][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27745 q=cpuregs[9][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27747 q=cpuregs[9][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27749 q=cpuregs[9][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27751 q=cpuregs[9][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27753 q=cpuregs[9][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27755 q=cpuregs[9][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27757 q=cpuregs[27][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27759 q=cpuregs[27][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27761 q=cpuregs[27][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27763 q=cpuregs[27][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27765 q=cpuregs[27][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27767 q=cpuregs[27][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27769 q=cpuregs[27][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27771 q=cpuregs[27][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27773 q=cpuregs[27][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27775 q=cpuregs[27][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27777 q=cpuregs[27][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27779 q=cpuregs[27][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27781 q=cpuregs[27][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27783 q=cpuregs[27][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27785 q=cpuregs[27][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27787 q=cpuregs[27][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27789 q=cpuregs[27][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27791 q=cpuregs[27][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27793 q=cpuregs[27][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27795 q=cpuregs[27][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27797 q=cpuregs[27][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27799 q=cpuregs[27][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27801 q=cpuregs[27][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27803 q=cpuregs[27][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27805 q=cpuregs[27][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27807 q=cpuregs[27][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27809 q=cpuregs[27][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27811 q=cpuregs[27][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27813 q=cpuregs[27][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27815 q=cpuregs[27][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27817 q=cpuregs[27][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27819 q=cpuregs[27][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27821 q=cpuregs[14][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27823 q=cpuregs[14][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27825 q=cpuregs[14][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27827 q=cpuregs[14][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27829 q=cpuregs[14][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27831 q=cpuregs[14][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27833 q=cpuregs[14][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27835 q=cpuregs[14][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27837 q=cpuregs[14][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27839 q=cpuregs[14][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27841 q=cpuregs[14][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27843 q=cpuregs[14][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27845 q=cpuregs[14][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27847 q=cpuregs[14][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27849 q=cpuregs[14][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27851 q=cpuregs[14][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27853 q=cpuregs[14][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27855 q=cpuregs[14][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27857 q=cpuregs[14][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27859 q=cpuregs[14][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27861 q=cpuregs[14][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27863 q=cpuregs[14][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27865 q=cpuregs[14][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27867 q=cpuregs[14][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27869 q=cpuregs[14][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27871 q=cpuregs[14][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27873 q=cpuregs[14][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27875 q=cpuregs[14][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27877 q=cpuregs[14][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27879 q=cpuregs[14][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27881 q=cpuregs[14][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27883 q=cpuregs[14][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27885 q=cpuregs[26][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27887 q=cpuregs[26][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27889 q=cpuregs[26][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27891 q=cpuregs[26][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27893 q=cpuregs[26][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27895 q=cpuregs[26][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27897 q=cpuregs[26][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27899 q=cpuregs[26][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27901 q=cpuregs[26][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27903 q=cpuregs[26][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27905 q=cpuregs[26][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27907 q=cpuregs[26][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27909 q=cpuregs[26][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27911 q=cpuregs[26][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27913 q=cpuregs[26][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27915 q=cpuregs[26][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27917 q=cpuregs[26][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27919 q=cpuregs[26][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27921 q=cpuregs[26][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27923 q=cpuregs[26][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27925 q=cpuregs[26][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27927 q=cpuregs[26][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27929 q=cpuregs[26][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27931 q=cpuregs[26][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27933 q=cpuregs[26][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27935 q=cpuregs[26][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27937 q=cpuregs[26][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27939 q=cpuregs[26][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27941 q=cpuregs[26][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27943 q=cpuregs[26][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27945 q=cpuregs[26][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27947 q=cpuregs[26][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27949 q=cpuregs[15][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27951 q=cpuregs[15][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27953 q=cpuregs[15][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27955 q=cpuregs[15][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27957 q=cpuregs[15][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27959 q=cpuregs[15][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27961 q=cpuregs[15][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27963 q=cpuregs[15][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27965 q=cpuregs[15][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27967 q=cpuregs[15][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27969 q=cpuregs[15][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27971 q=cpuregs[15][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27973 q=cpuregs[15][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27975 q=cpuregs[15][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27977 q=cpuregs[15][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27979 q=cpuregs[15][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27981 q=cpuregs[15][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27983 q=cpuregs[15][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27985 q=cpuregs[15][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27987 q=cpuregs[15][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27989 q=cpuregs[15][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27991 q=cpuregs[15][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27993 q=cpuregs[15][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27995 q=cpuregs[15][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27997 q=cpuregs[15][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$27999 q=cpuregs[15][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28001 q=cpuregs[15][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28003 q=cpuregs[15][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28005 q=cpuregs[15][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28007 q=cpuregs[15][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28009 q=cpuregs[15][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28011 q=cpuregs[15][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28013 q=cpuregs[25][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28015 q=cpuregs[25][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28017 q=cpuregs[25][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28019 q=cpuregs[25][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28021 q=cpuregs[25][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28023 q=cpuregs[25][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28025 q=cpuregs[25][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28027 q=cpuregs[25][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28029 q=cpuregs[25][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28031 q=cpuregs[25][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28033 q=cpuregs[25][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28035 q=cpuregs[25][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28037 q=cpuregs[25][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28039 q=cpuregs[25][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28041 q=cpuregs[25][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28043 q=cpuregs[25][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28045 q=cpuregs[25][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28047 q=cpuregs[25][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28049 q=cpuregs[25][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28051 q=cpuregs[25][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28053 q=cpuregs[25][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28055 q=cpuregs[25][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28057 q=cpuregs[25][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28059 q=cpuregs[25][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28061 q=cpuregs[25][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28063 q=cpuregs[25][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28065 q=cpuregs[25][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28067 q=cpuregs[25][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28069 q=cpuregs[25][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28071 q=cpuregs[25][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28073 q=cpuregs[25][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28075 q=cpuregs[25][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28077 q=cpuregs[16][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28079 q=cpuregs[16][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28081 q=cpuregs[16][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28083 q=cpuregs[16][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28085 q=cpuregs[16][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28087 q=cpuregs[16][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28089 q=cpuregs[16][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28091 q=cpuregs[16][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28093 q=cpuregs[16][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28095 q=cpuregs[16][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28097 q=cpuregs[16][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28099 q=cpuregs[16][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28101 q=cpuregs[16][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28103 q=cpuregs[16][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28105 q=cpuregs[16][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28107 q=cpuregs[16][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28109 q=cpuregs[16][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28111 q=cpuregs[16][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28113 q=cpuregs[16][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28115 q=cpuregs[16][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28117 q=cpuregs[16][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28119 q=cpuregs[16][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28121 q=cpuregs[16][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28123 q=cpuregs[16][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28125 q=cpuregs[16][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28127 q=cpuregs[16][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28129 q=cpuregs[16][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28131 q=cpuregs[16][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28133 q=cpuregs[16][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28135 q=cpuregs[16][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28137 q=cpuregs[16][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28139 q=cpuregs[16][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28141 q=cpuregs[24][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28143 q=cpuregs[24][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28145 q=cpuregs[24][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28147 q=cpuregs[24][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28149 q=cpuregs[24][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28151 q=cpuregs[24][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28153 q=cpuregs[24][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28155 q=cpuregs[24][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28157 q=cpuregs[24][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28159 q=cpuregs[24][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28161 q=cpuregs[24][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28163 q=cpuregs[24][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28165 q=cpuregs[24][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28167 q=cpuregs[24][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28169 q=cpuregs[24][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28171 q=cpuregs[24][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28173 q=cpuregs[24][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28175 q=cpuregs[24][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28177 q=cpuregs[24][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28179 q=cpuregs[24][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28181 q=cpuregs[24][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28183 q=cpuregs[24][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28185 q=cpuregs[24][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28187 q=cpuregs[24][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28189 q=cpuregs[24][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28191 q=cpuregs[24][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28193 q=cpuregs[24][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28195 q=cpuregs[24][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28197 q=cpuregs[24][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28199 q=cpuregs[24][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28201 q=cpuregs[24][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28203 q=cpuregs[24][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28205 q=cpuregs[20][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28207 q=cpuregs[20][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28209 q=cpuregs[20][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28211 q=cpuregs[20][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28213 q=cpuregs[20][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28215 q=cpuregs[20][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28217 q=cpuregs[20][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28219 q=cpuregs[20][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28221 q=cpuregs[20][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28223 q=cpuregs[20][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28225 q=cpuregs[20][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28227 q=cpuregs[20][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28229 q=cpuregs[20][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28231 q=cpuregs[20][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28233 q=cpuregs[20][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28235 q=cpuregs[20][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28237 q=cpuregs[20][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28239 q=cpuregs[20][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28241 q=cpuregs[20][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28243 q=cpuregs[20][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28245 q=cpuregs[20][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28247 q=cpuregs[20][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28249 q=cpuregs[20][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28251 q=cpuregs[20][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28253 q=cpuregs[20][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28255 q=cpuregs[20][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28257 q=cpuregs[20][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28259 q=cpuregs[20][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28261 q=cpuregs[20][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28263 q=cpuregs[20][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28265 q=cpuregs[20][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28267 q=cpuregs[20][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28269 q=cpuregs[17][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28271 q=cpuregs[17][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28273 q=cpuregs[17][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28275 q=cpuregs[17][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28277 q=cpuregs[17][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28279 q=cpuregs[17][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28281 q=cpuregs[17][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28283 q=cpuregs[17][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28285 q=cpuregs[17][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28287 q=cpuregs[17][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28289 q=cpuregs[17][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28291 q=cpuregs[17][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28293 q=cpuregs[17][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28295 q=cpuregs[17][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28297 q=cpuregs[17][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28299 q=cpuregs[17][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28301 q=cpuregs[17][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28303 q=cpuregs[17][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28305 q=cpuregs[17][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28307 q=cpuregs[17][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28309 q=cpuregs[17][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28311 q=cpuregs[17][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28313 q=cpuregs[17][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28315 q=cpuregs[17][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28317 q=cpuregs[17][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28319 q=cpuregs[17][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28321 q=cpuregs[17][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28323 q=cpuregs[17][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28325 q=cpuregs[17][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28327 q=cpuregs[17][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28329 q=cpuregs[17][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28331 q=cpuregs[17][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28333 q=decoded_imm_j[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28335 q=decoded_imm_j[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28337 q=decoded_imm_j[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28339 q=decoded_imm_j[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28341 q=decoded_imm_j[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28343 q=decoded_imm_j[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28345 q=decoded_imm_j[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28347 q=decoded_imm_j[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28349 q=decoded_imm_j[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28351 q=decoded_imm_j[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28353 q=decoded_imm_j[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28355 q=decoded_imm_j[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28357 q=trap
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28361 q=count_instr[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28365 q=count_instr[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28369 q=count_instr[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28373 q=count_instr[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28377 q=count_instr[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28381 q=count_instr[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28385 q=count_instr[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28389 q=count_instr[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28393 q=count_instr[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28397 q=count_instr[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28401 q=count_instr[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28405 q=count_instr[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28409 q=count_instr[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28413 q=count_instr[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28417 q=count_instr[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28421 q=count_instr[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28425 q=count_instr[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28429 q=count_instr[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28433 q=count_instr[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28437 q=count_instr[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28441 q=count_instr[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28445 q=count_instr[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28449 q=count_instr[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28453 q=count_instr[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28457 q=count_instr[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28461 q=count_instr[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28465 q=count_instr[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28469 q=count_instr[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28473 q=count_instr[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28477 q=count_instr[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28481 q=count_instr[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28485 q=count_instr[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28489 q=count_instr[32]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28493 q=count_instr[33]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28497 q=count_instr[34]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28501 q=count_instr[35]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28505 q=count_instr[36]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28509 q=count_instr[37]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28513 q=count_instr[38]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28517 q=count_instr[39]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28521 q=count_instr[40]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28525 q=count_instr[41]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28529 q=count_instr[42]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28533 q=count_instr[43]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28537 q=count_instr[44]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28541 q=count_instr[45]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28545 q=count_instr[46]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28549 q=count_instr[47]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28553 q=count_instr[48]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28557 q=count_instr[49]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28561 q=count_instr[50]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28565 q=count_instr[51]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28569 q=count_instr[52]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28573 q=count_instr[53]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28577 q=count_instr[54]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28581 q=count_instr[55]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28585 q=count_instr[56]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28589 q=count_instr[57]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28593 q=count_instr[58]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28597 q=count_instr[59]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28601 q=count_instr[60]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28605 q=count_instr[61]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28609 q=count_instr[62]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28613 q=count_instr[63]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28617 q=reg_pc[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28621 q=reg_pc[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28625 q=reg_pc[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28629 q=reg_pc[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28633 q=reg_pc[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28637 q=reg_pc[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28641 q=reg_pc[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28645 q=reg_pc[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28649 q=reg_pc[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28653 q=reg_pc[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28657 q=reg_pc[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28661 q=reg_pc[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28665 q=reg_pc[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28669 q=reg_pc[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28673 q=reg_pc[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28677 q=reg_pc[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28681 q=reg_pc[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28685 q=reg_pc[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28689 q=reg_pc[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28693 q=reg_pc[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28697 q=reg_pc[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28701 q=reg_pc[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28705 q=reg_pc[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28709 q=reg_pc[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28713 q=reg_pc[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28717 q=reg_pc[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28721 q=reg_pc[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28725 q=reg_pc[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28729 q=reg_pc[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28733 q=reg_pc[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28737 q=reg_pc[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28741 q=reg_next_pc[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28745 q=reg_next_pc[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28749 q=reg_next_pc[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28753 q=reg_next_pc[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28757 q=reg_next_pc[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28761 q=reg_next_pc[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28765 q=reg_next_pc[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28769 q=reg_next_pc[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28773 q=reg_next_pc[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28777 q=reg_next_pc[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28781 q=reg_next_pc[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28785 q=reg_next_pc[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28789 q=reg_next_pc[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28793 q=reg_next_pc[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28797 q=reg_next_pc[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28801 q=reg_next_pc[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28805 q=reg_next_pc[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28809 q=reg_next_pc[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28813 q=reg_next_pc[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28817 q=reg_next_pc[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28821 q=reg_next_pc[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28825 q=reg_next_pc[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28829 q=reg_next_pc[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28833 q=reg_next_pc[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28837 q=reg_next_pc[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28841 q=reg_next_pc[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28845 q=reg_next_pc[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28849 q=reg_next_pc[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28853 q=reg_next_pc[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28857 q=reg_next_pc[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28861 q=reg_next_pc[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28863 q=count_cycle[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28865 q=count_cycle[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28867 q=count_cycle[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28869 q=count_cycle[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28871 q=count_cycle[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28873 q=count_cycle[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28875 q=count_cycle[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28877 q=count_cycle[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28879 q=count_cycle[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28881 q=count_cycle[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28883 q=count_cycle[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28885 q=count_cycle[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28887 q=count_cycle[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28889 q=count_cycle[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28891 q=count_cycle[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28893 q=count_cycle[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28895 q=count_cycle[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28897 q=count_cycle[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28899 q=count_cycle[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28901 q=count_cycle[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28903 q=count_cycle[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28905 q=count_cycle[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28907 q=count_cycle[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28909 q=count_cycle[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28911 q=count_cycle[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28913 q=count_cycle[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28915 q=count_cycle[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28917 q=count_cycle[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28919 q=count_cycle[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28921 q=count_cycle[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28923 q=count_cycle[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28925 q=count_cycle[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28927 q=count_cycle[32]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28929 q=count_cycle[33]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28931 q=count_cycle[34]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28933 q=count_cycle[35]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28935 q=count_cycle[36]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28937 q=count_cycle[37]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28939 q=count_cycle[38]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28941 q=count_cycle[39]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28943 q=count_cycle[40]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28945 q=count_cycle[41]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28947 q=count_cycle[42]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28949 q=count_cycle[43]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28951 q=count_cycle[44]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28953 q=count_cycle[45]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28955 q=count_cycle[46]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28957 q=count_cycle[47]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28959 q=count_cycle[48]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28961 q=count_cycle[49]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28963 q=count_cycle[50]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28965 q=count_cycle[51]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28967 q=count_cycle[52]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28969 q=count_cycle[53]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28971 q=count_cycle[54]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28973 q=count_cycle[55]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28975 q=count_cycle[56]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28977 q=count_cycle[57]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28979 q=count_cycle[58]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28981 q=count_cycle[59]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28983 q=count_cycle[60]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28985 q=count_cycle[61]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28987 q=count_cycle[62]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28989 q=count_cycle[63]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28991 q=reg_op1[31]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[0] q=reg_out[0]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[1] q=reg_out[1]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[2] q=reg_out[2]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[3] q=reg_out[3]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[4] q=reg_out[4]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[5] q=reg_out[5]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[6] q=reg_out[6]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[7] q=reg_out[7]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[8] q=reg_out[8]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[9] q=reg_out[9]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[10] q=reg_out[10]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[11] q=reg_out[11]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[12] q=reg_out[12]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[13] q=reg_out[13]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[14] q=reg_out[14]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[15] q=reg_out[15]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[16] q=reg_out[16]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[17] q=reg_out[17]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[18] q=reg_out[18]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[19] q=reg_out[19]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[20] q=reg_out[20]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[21] q=reg_out[21]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[22] q=reg_out[22]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[23] q=reg_out[23]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[24] q=reg_out[24]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[25] q=reg_out[25]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[26] q=reg_out[26]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[27] q=reg_out[27]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[28] q=reg_out[28]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[29] q=reg_out[29]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[30] q=reg_out[30]
.subckt dff_x1 clk=clk i=$procmux$1296.Y[31] q=reg_out[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28993 q=mem_addr[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28995 q=mem_addr[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28997 q=mem_addr[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$28999 q=mem_addr[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29001 q=mem_addr[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29003 q=mem_addr[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29005 q=mem_addr[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29007 q=mem_addr[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29009 q=mem_addr[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29011 q=mem_addr[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29013 q=mem_addr[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29015 q=mem_addr[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29017 q=mem_addr[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29019 q=mem_addr[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29021 q=mem_addr[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29023 q=mem_addr[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29025 q=mem_addr[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29027 q=mem_addr[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29029 q=mem_addr[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29031 q=mem_addr[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29033 q=mem_addr[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29035 q=mem_addr[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29037 q=mem_addr[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29039 q=mem_addr[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29041 q=mem_addr[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29043 q=mem_addr[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29045 q=mem_addr[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29047 q=mem_addr[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29049 q=mem_addr[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29051 q=mem_addr[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29055 q=mem_do_prefetch
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29059 q=mem_do_rinst
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29063 q=mem_do_rdata
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29067 q=mem_do_wdata
.subckt dff_x1 clk=clk i=$0\decoder_trigger[0:0] q=decoder_trigger
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29069 q=reg_op2[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29071 q=reg_op2[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29073 q=reg_op2[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29075 q=reg_op2[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29077 q=reg_op2[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29079 q=reg_op2[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29081 q=reg_op2[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29083 q=reg_op2[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29085 q=reg_op2[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29087 q=reg_op2[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29089 q=reg_op2[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29091 q=reg_op2[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29093 q=reg_op2[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29095 q=reg_op2[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29097 q=reg_op2[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29099 q=reg_op2[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29101 q=reg_op2[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29103 q=reg_op2[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29105 q=reg_op2[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29107 q=reg_op2[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29109 q=reg_op2[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29111 q=reg_op2[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29113 q=reg_op2[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29115 q=reg_op2[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29117 q=reg_op2[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29119 q=reg_op2[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29121 q=reg_op2[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29123 q=reg_op2[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29125 q=reg_op2[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29127 q=reg_op2[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29129 q=reg_op2[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29131 q=reg_op2[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29135 q=latched_store
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29139 q=latched_stalu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29143 q=latched_branch
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29145 q=decoder_pseudo_trigger
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29149 q=latched_is_lh
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29153 q=latched_is_lb
.subckt dff_x1 clk=clk i=alu_out[0] q=alu_out_q[0]
.subckt dff_x1 clk=clk i=alu_out[1] q=alu_out_q[1]
.subckt dff_x1 clk=clk i=alu_out[2] q=alu_out_q[2]
.subckt dff_x1 clk=clk i=alu_out[3] q=alu_out_q[3]
.subckt dff_x1 clk=clk i=alu_out[4] q=alu_out_q[4]
.subckt dff_x1 clk=clk i=alu_out[5] q=alu_out_q[5]
.subckt dff_x1 clk=clk i=alu_out[6] q=alu_out_q[6]
.subckt dff_x1 clk=clk i=alu_out[7] q=alu_out_q[7]
.subckt dff_x1 clk=clk i=alu_out[8] q=alu_out_q[8]
.subckt dff_x1 clk=clk i=alu_out[9] q=alu_out_q[9]
.subckt dff_x1 clk=clk i=alu_out[10] q=alu_out_q[10]
.subckt dff_x1 clk=clk i=alu_out[11] q=alu_out_q[11]
.subckt dff_x1 clk=clk i=alu_out[12] q=alu_out_q[12]
.subckt dff_x1 clk=clk i=alu_out[13] q=alu_out_q[13]
.subckt dff_x1 clk=clk i=alu_out[14] q=alu_out_q[14]
.subckt dff_x1 clk=clk i=alu_out[15] q=alu_out_q[15]
.subckt dff_x1 clk=clk i=alu_out[16] q=alu_out_q[16]
.subckt dff_x1 clk=clk i=alu_out[17] q=alu_out_q[17]
.subckt dff_x1 clk=clk i=alu_out[18] q=alu_out_q[18]
.subckt dff_x1 clk=clk i=alu_out[19] q=alu_out_q[19]
.subckt dff_x1 clk=clk i=alu_out[20] q=alu_out_q[20]
.subckt dff_x1 clk=clk i=alu_out[21] q=alu_out_q[21]
.subckt dff_x1 clk=clk i=alu_out[22] q=alu_out_q[22]
.subckt dff_x1 clk=clk i=alu_out[23] q=alu_out_q[23]
.subckt dff_x1 clk=clk i=alu_out[24] q=alu_out_q[24]
.subckt dff_x1 clk=clk i=alu_out[25] q=alu_out_q[25]
.subckt dff_x1 clk=clk i=alu_out[26] q=alu_out_q[26]
.subckt dff_x1 clk=clk i=alu_out[27] q=alu_out_q[27]
.subckt dff_x1 clk=clk i=alu_out[28] q=alu_out_q[28]
.subckt dff_x1 clk=clk i=alu_out[29] q=alu_out_q[29]
.subckt dff_x1 clk=clk i=alu_out[30] q=alu_out_q[30]
.subckt dff_x1 clk=clk i=alu_out[31] q=alu_out_q[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29155 q=instr_lui
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29157 q=instr_auipc
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29159 q=instr_jal
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29163 q=instr_beq
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29167 q=instr_bne
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29171 q=instr_blt
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29175 q=instr_bge
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29179 q=instr_bltu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29183 q=instr_bgeu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29185 q=instr_jalr
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29187 q=instr_lb
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29189 q=instr_lh
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29191 q=instr_lw
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29193 q=instr_lbu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29195 q=instr_lhu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29197 q=instr_sb
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29199 q=instr_sh
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29203 q=instr_addi
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29207 q=instr_slti
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29211 q=instr_sltiu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29215 q=instr_xori
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29219 q=instr_ori
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29223 q=instr_andi
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29225 q=instr_sw
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29227 q=instr_slli
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29229 q=instr_srli
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29233 q=instr_add
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29237 q=instr_sub
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29241 q=instr_sll
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29245 q=instr_slt
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29249 q=instr_sltu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29253 q=instr_xor
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29257 q=instr_srl
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29261 q=instr_sra
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29265 q=instr_or
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29269 q=instr_and
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29271 q=instr_srai
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29273 q=instr_rdcycle
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29275 q=instr_rdcycleh
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29277 q=instr_rdinstr
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29281 q=instr_fence
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29283 q=instr_rdinstrh
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29285 q=decoded_rd[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29287 q=decoded_rd[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29289 q=decoded_rd[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29291 q=decoded_rd[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29293 q=decoded_rd[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29295 q=decoded_rs1[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29297 q=decoded_rs1[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29299 q=decoded_rs1[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29301 q=decoded_rs1[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29303 q=decoded_rs2[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29305 q=decoded_rs2[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29307 q=decoded_rs2[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29309 q=decoded_rs2[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29311 q=decoded_imm[0]
.subckt dff_x1 clk=clk i=$0\is_lui_auipc_jal[0:0] q=is_lui_auipc_jal
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29313 q=is_lb_lh_lw_lbu_lhu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29315 q=is_slli_srli_srai
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29317 q=is_jalr_addi_slti_sltiu_xori_ori_andi
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29319 q=is_sb_sh_sw
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29321 q=is_sll_srl_sra
.subckt dff_x1 clk=clk i=$0\is_slti_blt_slt[0:0] q=is_slti_blt_slt
.subckt dff_x1 clk=clk i=$0\is_sltiu_bltu_sltu[0:0] q=is_sltiu_bltu_sltu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29325 q=is_beq_bne_blt_bge_bltu_bgeu
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29327 q=cpuregs[1][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29329 q=cpuregs[1][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29331 q=cpuregs[1][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29333 q=cpuregs[1][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29335 q=cpuregs[1][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29337 q=cpuregs[1][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29339 q=cpuregs[1][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29341 q=cpuregs[1][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29343 q=cpuregs[1][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29345 q=cpuregs[1][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29347 q=cpuregs[1][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29349 q=cpuregs[1][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29351 q=cpuregs[1][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29353 q=cpuregs[1][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29355 q=cpuregs[1][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29357 q=cpuregs[1][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29359 q=cpuregs[1][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29361 q=cpuregs[1][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29363 q=cpuregs[1][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29365 q=cpuregs[1][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29367 q=cpuregs[1][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29369 q=cpuregs[1][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29371 q=cpuregs[1][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29373 q=cpuregs[1][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29375 q=cpuregs[1][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29377 q=cpuregs[1][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29379 q=cpuregs[1][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29381 q=cpuregs[1][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29383 q=cpuregs[1][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29385 q=cpuregs[1][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29387 q=cpuregs[1][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29389 q=cpuregs[1][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29391 q=is_alu_reg_imm
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29393 q=is_alu_reg_reg
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29395 q=is_compare
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29399 q=mem_instr
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29403 q=mem_state[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29407 q=mem_state[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29409 q=mem_wdata[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29411 q=mem_wdata[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29413 q=mem_wdata[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29415 q=mem_wdata[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29417 q=mem_wdata[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29419 q=mem_wdata[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29421 q=mem_wdata[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29423 q=mem_wdata[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29425 q=mem_wdata[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29427 q=mem_wdata[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29429 q=mem_wdata[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29431 q=mem_wdata[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29433 q=mem_wdata[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29435 q=mem_wdata[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29437 q=mem_wdata[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29439 q=mem_wdata[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29441 q=mem_wdata[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29443 q=mem_wdata[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29445 q=mem_wdata[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29447 q=mem_wdata[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29449 q=mem_wdata[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29451 q=mem_wdata[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29453 q=mem_wdata[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29455 q=mem_wdata[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29457 q=mem_wdata[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29459 q=mem_wdata[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29461 q=mem_wdata[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29463 q=mem_wdata[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29465 q=mem_wdata[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29467 q=mem_wdata[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29469 q=mem_wdata[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29471 q=mem_wdata[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29473 q=mem_wstrb[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29475 q=mem_wstrb[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29477 q=mem_wstrb[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29479 q=mem_wstrb[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29483 q=latched_rd[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29487 q=latched_rd[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29491 q=latched_rd[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29495 q=latched_rd[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29499 q=latched_rd[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29501 q=reg_sh[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29503 q=reg_sh[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29507 q=decoded_imm[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29511 q=decoded_imm[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29515 q=decoded_imm[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29519 q=decoded_imm[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29523 q=decoded_imm[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29527 q=decoded_imm[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29531 q=decoded_imm[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29535 q=decoded_imm[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29539 q=decoded_imm[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29543 q=decoded_imm[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29547 q=decoded_imm[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29551 q=decoded_imm[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29555 q=decoded_imm[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29559 q=decoded_imm[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29563 q=decoded_imm[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29567 q=decoded_imm[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29571 q=decoded_imm[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29575 q=decoded_imm[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29579 q=decoded_imm[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29583 q=decoded_imm[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29587 q=decoded_imm[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29591 q=decoded_imm[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29595 q=decoded_imm[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29599 q=decoded_imm[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29603 q=decoded_imm[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29607 q=decoded_imm[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29611 q=decoded_imm[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29615 q=decoded_imm[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29619 q=decoded_imm[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29623 q=decoded_imm[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29627 q=decoded_imm[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29629 q=cpuregs[18][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29631 q=cpuregs[18][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29633 q=cpuregs[18][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29635 q=cpuregs[18][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29637 q=cpuregs[18][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29639 q=cpuregs[18][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29641 q=cpuregs[18][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29643 q=cpuregs[18][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29645 q=cpuregs[18][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29647 q=cpuregs[18][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29649 q=cpuregs[18][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29651 q=cpuregs[18][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29653 q=cpuregs[18][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29655 q=cpuregs[18][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29657 q=cpuregs[18][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29659 q=cpuregs[18][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29661 q=cpuregs[18][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29663 q=cpuregs[18][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29665 q=cpuregs[18][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29667 q=cpuregs[18][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29669 q=cpuregs[18][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29671 q=cpuregs[18][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29673 q=cpuregs[18][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29675 q=cpuregs[18][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29677 q=cpuregs[18][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29679 q=cpuregs[18][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29681 q=cpuregs[18][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29683 q=cpuregs[18][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29685 q=cpuregs[18][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29687 q=cpuregs[18][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29689 q=cpuregs[18][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29691 q=cpuregs[18][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29693 q=cpuregs[19][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29695 q=cpuregs[19][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29697 q=cpuregs[19][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29699 q=cpuregs[19][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29701 q=cpuregs[19][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29703 q=cpuregs[19][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29705 q=cpuregs[19][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29707 q=cpuregs[19][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29709 q=cpuregs[19][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29711 q=cpuregs[19][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29713 q=cpuregs[19][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29715 q=cpuregs[19][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29717 q=cpuregs[19][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29719 q=cpuregs[19][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29721 q=cpuregs[19][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29723 q=cpuregs[19][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29725 q=cpuregs[19][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29727 q=cpuregs[19][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29729 q=cpuregs[19][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29731 q=cpuregs[19][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29733 q=cpuregs[19][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29735 q=cpuregs[19][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29737 q=cpuregs[19][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29739 q=cpuregs[19][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29741 q=cpuregs[19][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29743 q=cpuregs[19][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29745 q=cpuregs[19][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29747 q=cpuregs[19][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29749 q=cpuregs[19][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29751 q=cpuregs[19][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29753 q=cpuregs[19][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29755 q=cpuregs[19][31]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4275[0] q=$\cpuregs$rdreg[1]$q[0]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4275[1] q=$\cpuregs$rdreg[1]$q[1]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4275[2] q=$\cpuregs$rdreg[1]$q[2]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4275[3] q=$\cpuregs$rdreg[1]$q[3]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4275[4] q=$\cpuregs$rdreg[1]$q[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 q=mem_rdata_q[0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 q=mem_rdata_q[1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 q=mem_rdata_q[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763 q=mem_rdata_q[3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 q=mem_rdata_q[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 q=mem_rdata_q[5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29769 q=mem_rdata_q[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29771 q=mem_rdata_q[7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29773 q=mem_rdata_q[8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29775 q=mem_rdata_q[9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29777 q=mem_rdata_q[10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29779 q=mem_rdata_q[11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29781 q=mem_rdata_q[12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783 q=mem_rdata_q[13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785 q=mem_rdata_q[14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787 q=mem_rdata_q[15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789 q=mem_rdata_q[16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791 q=mem_rdata_q[17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793 q=mem_rdata_q[18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795 q=mem_rdata_q[19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797 q=mem_rdata_q[20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799 q=mem_rdata_q[21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801 q=mem_rdata_q[22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803 q=mem_rdata_q[23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805 q=mem_rdata_q[24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29807 q=mem_rdata_q[25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29809 q=mem_rdata_q[26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29811 q=mem_rdata_q[27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29813 q=mem_rdata_q[28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29815 q=mem_rdata_q[29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29817 q=mem_rdata_q[30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29819 q=mem_rdata_q[31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29821 q=cpuregs[23][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29823 q=cpuregs[23][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29825 q=cpuregs[23][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29827 q=cpuregs[23][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29829 q=cpuregs[23][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29831 q=cpuregs[23][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29833 q=cpuregs[23][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29835 q=cpuregs[23][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29837 q=cpuregs[23][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29839 q=cpuregs[23][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29841 q=cpuregs[23][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29843 q=cpuregs[23][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29845 q=cpuregs[23][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29847 q=cpuregs[23][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29849 q=cpuregs[23][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29851 q=cpuregs[23][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29853 q=cpuregs[23][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29855 q=cpuregs[23][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29857 q=cpuregs[23][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29859 q=cpuregs[23][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29861 q=cpuregs[23][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29863 q=cpuregs[23][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29865 q=cpuregs[23][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29867 q=cpuregs[23][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29869 q=cpuregs[23][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29871 q=cpuregs[23][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29873 q=cpuregs[23][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29875 q=cpuregs[23][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29877 q=cpuregs[23][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29879 q=cpuregs[23][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29881 q=cpuregs[23][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29883 q=cpuregs[23][31]
.subckt dff_x1 clk=clk i=$0\reg_sh[4:0][2] q=reg_sh[2]
.subckt dff_x1 clk=clk i=$0\reg_sh[4:0][3] q=reg_sh[3]
.subckt dff_x1 clk=clk i=$0\reg_sh[4:0][4] q=reg_sh[4]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[0] q=cpu_state[0]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[1] q=cpu_state[1]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[2] q=cpu_state[2]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[3] q=cpu_state[3]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[4] q=cpu_state[4]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[5] q=cpu_state[5]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[6] q=cpu_state[6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29885 q=cpuregs[31][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29887 q=cpuregs[31][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29889 q=cpuregs[31][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29891 q=cpuregs[31][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29893 q=cpuregs[31][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29895 q=cpuregs[31][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29897 q=cpuregs[31][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29899 q=cpuregs[31][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29901 q=cpuregs[31][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29903 q=cpuregs[31][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29905 q=cpuregs[31][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29907 q=cpuregs[31][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29909 q=cpuregs[31][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29911 q=cpuregs[31][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29913 q=cpuregs[31][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29915 q=cpuregs[31][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29917 q=cpuregs[31][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29919 q=cpuregs[31][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29921 q=cpuregs[31][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29923 q=cpuregs[31][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29925 q=cpuregs[31][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29927 q=cpuregs[31][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29929 q=cpuregs[31][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29931 q=cpuregs[31][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29933 q=cpuregs[31][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29935 q=cpuregs[31][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29937 q=cpuregs[31][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29939 q=cpuregs[31][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29941 q=cpuregs[31][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29943 q=cpuregs[31][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29945 q=cpuregs[31][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29947 q=cpuregs[31][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29949 q=cpuregs[22][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29951 q=cpuregs[22][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29953 q=cpuregs[22][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29955 q=cpuregs[22][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29957 q=cpuregs[22][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29959 q=cpuregs[22][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29961 q=cpuregs[22][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29963 q=cpuregs[22][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29965 q=cpuregs[22][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29967 q=cpuregs[22][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29969 q=cpuregs[22][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29971 q=cpuregs[22][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29973 q=cpuregs[22][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29975 q=cpuregs[22][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29977 q=cpuregs[22][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29979 q=cpuregs[22][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29981 q=cpuregs[22][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29983 q=cpuregs[22][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29985 q=cpuregs[22][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29987 q=cpuregs[22][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29989 q=cpuregs[22][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29991 q=cpuregs[22][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29993 q=cpuregs[22][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29995 q=cpuregs[22][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29997 q=cpuregs[22][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$29999 q=cpuregs[22][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30001 q=cpuregs[22][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30003 q=cpuregs[22][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30005 q=cpuregs[22][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30007 q=cpuregs[22][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30009 q=cpuregs[22][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30011 q=cpuregs[22][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30013 q=cpuregs[29][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30015 q=cpuregs[29][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30017 q=cpuregs[29][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30019 q=cpuregs[29][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30021 q=cpuregs[29][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30023 q=cpuregs[29][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30025 q=cpuregs[29][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30027 q=cpuregs[29][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30029 q=cpuregs[29][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30031 q=cpuregs[29][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30033 q=cpuregs[29][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30035 q=cpuregs[29][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30037 q=cpuregs[29][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30039 q=cpuregs[29][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30041 q=cpuregs[29][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30043 q=cpuregs[29][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30045 q=cpuregs[29][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30047 q=cpuregs[29][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30049 q=cpuregs[29][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30051 q=cpuregs[29][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30053 q=cpuregs[29][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30055 q=cpuregs[29][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30057 q=cpuregs[29][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30059 q=cpuregs[29][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30061 q=cpuregs[29][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30063 q=cpuregs[29][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30065 q=cpuregs[29][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30067 q=cpuregs[29][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30069 q=cpuregs[29][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30071 q=cpuregs[29][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30073 q=cpuregs[29][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30075 q=cpuregs[29][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30077 q=cpuregs[3][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30079 q=cpuregs[3][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30081 q=cpuregs[3][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30083 q=cpuregs[3][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30085 q=cpuregs[3][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30087 q=cpuregs[3][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30089 q=cpuregs[3][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30091 q=cpuregs[3][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30093 q=cpuregs[3][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30095 q=cpuregs[3][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30097 q=cpuregs[3][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30099 q=cpuregs[3][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30101 q=cpuregs[3][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30103 q=cpuregs[3][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30105 q=cpuregs[3][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30107 q=cpuregs[3][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30109 q=cpuregs[3][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30111 q=cpuregs[3][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30113 q=cpuregs[3][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30115 q=cpuregs[3][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30117 q=cpuregs[3][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30119 q=cpuregs[3][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30121 q=cpuregs[3][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30123 q=cpuregs[3][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30125 q=cpuregs[3][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30127 q=cpuregs[3][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30129 q=cpuregs[3][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30131 q=cpuregs[3][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30133 q=cpuregs[3][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30135 q=cpuregs[3][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30137 q=cpuregs[3][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30139 q=cpuregs[3][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30141 q=cpuregs[4][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30143 q=cpuregs[4][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30145 q=cpuregs[4][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30147 q=cpuregs[4][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30149 q=cpuregs[4][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30151 q=cpuregs[4][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30153 q=cpuregs[4][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30155 q=cpuregs[4][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30157 q=cpuregs[4][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30159 q=cpuregs[4][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30161 q=cpuregs[4][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30163 q=cpuregs[4][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30165 q=cpuregs[4][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30167 q=cpuregs[4][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30169 q=cpuregs[4][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30171 q=cpuregs[4][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30173 q=cpuregs[4][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30175 q=cpuregs[4][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30177 q=cpuregs[4][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30179 q=cpuregs[4][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30181 q=cpuregs[4][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30183 q=cpuregs[4][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30185 q=cpuregs[4][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30187 q=cpuregs[4][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30189 q=cpuregs[4][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30191 q=cpuregs[4][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30193 q=cpuregs[4][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30195 q=cpuregs[4][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30197 q=cpuregs[4][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30199 q=cpuregs[4][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30201 q=cpuregs[4][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30203 q=cpuregs[4][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30205 q=cpuregs[5][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30207 q=cpuregs[5][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30209 q=cpuregs[5][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30211 q=cpuregs[5][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30213 q=cpuregs[5][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30215 q=cpuregs[5][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30217 q=cpuregs[5][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30219 q=cpuregs[5][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30221 q=cpuregs[5][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30223 q=cpuregs[5][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30225 q=cpuregs[5][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30227 q=cpuregs[5][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30229 q=cpuregs[5][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30231 q=cpuregs[5][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30233 q=cpuregs[5][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30235 q=cpuregs[5][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30237 q=cpuregs[5][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30239 q=cpuregs[5][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30241 q=cpuregs[5][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30243 q=cpuregs[5][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30245 q=cpuregs[5][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30247 q=cpuregs[5][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30249 q=cpuregs[5][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30251 q=cpuregs[5][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30253 q=cpuregs[5][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30255 q=cpuregs[5][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30257 q=cpuregs[5][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30259 q=cpuregs[5][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30261 q=cpuregs[5][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30263 q=cpuregs[5][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30265 q=cpuregs[5][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30267 q=cpuregs[5][31]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[0] q=mem_wordsize[0]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[1] q=mem_wordsize[1]
.subckt dff_x1 clk=clk i=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[2] q=mem_wordsize[2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30269 q=cpuregs[6][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30271 q=cpuregs[6][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30273 q=cpuregs[6][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30275 q=cpuregs[6][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30277 q=cpuregs[6][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30279 q=cpuregs[6][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30281 q=cpuregs[6][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30283 q=cpuregs[6][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30285 q=cpuregs[6][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30287 q=cpuregs[6][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30289 q=cpuregs[6][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30291 q=cpuregs[6][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30293 q=cpuregs[6][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30295 q=cpuregs[6][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30297 q=cpuregs[6][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30299 q=cpuregs[6][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30301 q=cpuregs[6][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30303 q=cpuregs[6][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30305 q=cpuregs[6][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30307 q=cpuregs[6][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30309 q=cpuregs[6][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30311 q=cpuregs[6][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30313 q=cpuregs[6][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30315 q=cpuregs[6][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30317 q=cpuregs[6][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30319 q=cpuregs[6][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30321 q=cpuregs[6][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30323 q=cpuregs[6][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30325 q=cpuregs[6][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30327 q=cpuregs[6][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30329 q=cpuregs[6][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30331 q=cpuregs[6][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30333 q=cpuregs[7][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30335 q=cpuregs[7][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30337 q=cpuregs[7][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30339 q=cpuregs[7][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30341 q=cpuregs[7][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30343 q=cpuregs[7][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30345 q=cpuregs[7][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30347 q=cpuregs[7][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30349 q=cpuregs[7][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30351 q=cpuregs[7][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30353 q=cpuregs[7][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30355 q=cpuregs[7][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30357 q=cpuregs[7][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30359 q=cpuregs[7][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30361 q=cpuregs[7][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30363 q=cpuregs[7][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30365 q=cpuregs[7][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30367 q=cpuregs[7][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30369 q=cpuregs[7][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30371 q=cpuregs[7][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30373 q=cpuregs[7][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30375 q=cpuregs[7][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30377 q=cpuregs[7][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30379 q=cpuregs[7][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30381 q=cpuregs[7][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30383 q=cpuregs[7][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30385 q=cpuregs[7][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30387 q=cpuregs[7][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30389 q=cpuregs[7][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30391 q=cpuregs[7][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30393 q=cpuregs[7][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30395 q=cpuregs[7][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30397 q=cpuregs[8][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30399 q=cpuregs[8][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30401 q=cpuregs[8][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30403 q=cpuregs[8][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30405 q=cpuregs[8][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30407 q=cpuregs[8][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30409 q=cpuregs[8][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30411 q=cpuregs[8][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30413 q=cpuregs[8][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30415 q=cpuregs[8][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30417 q=cpuregs[8][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30419 q=cpuregs[8][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30421 q=cpuregs[8][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30423 q=cpuregs[8][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30425 q=cpuregs[8][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30427 q=cpuregs[8][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30429 q=cpuregs[8][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30431 q=cpuregs[8][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30433 q=cpuregs[8][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30435 q=cpuregs[8][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30437 q=cpuregs[8][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30439 q=cpuregs[8][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30441 q=cpuregs[8][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30443 q=cpuregs[8][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30445 q=cpuregs[8][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30447 q=cpuregs[8][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30449 q=cpuregs[8][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30451 q=cpuregs[8][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30453 q=cpuregs[8][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30455 q=cpuregs[8][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30457 q=cpuregs[8][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30459 q=cpuregs[8][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30461 q=cpuregs[0][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30463 q=cpuregs[0][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30465 q=cpuregs[0][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30467 q=cpuregs[0][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30469 q=cpuregs[0][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30471 q=cpuregs[0][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30473 q=cpuregs[0][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30475 q=cpuregs[0][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30477 q=cpuregs[0][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30479 q=cpuregs[0][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30481 q=cpuregs[0][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30483 q=cpuregs[0][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30485 q=cpuregs[0][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30487 q=cpuregs[0][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30489 q=cpuregs[0][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30491 q=cpuregs[0][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30493 q=cpuregs[0][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30495 q=cpuregs[0][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30497 q=cpuregs[0][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30499 q=cpuregs[0][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30501 q=cpuregs[0][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30503 q=cpuregs[0][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30505 q=cpuregs[0][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30507 q=cpuregs[0][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30509 q=cpuregs[0][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30511 q=cpuregs[0][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30513 q=cpuregs[0][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30515 q=cpuregs[0][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30517 q=cpuregs[0][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30519 q=cpuregs[0][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30521 q=cpuregs[0][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30523 q=cpuregs[0][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30525 q=cpuregs[21][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30527 q=cpuregs[21][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30529 q=cpuregs[21][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30531 q=cpuregs[21][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30533 q=cpuregs[21][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30535 q=cpuregs[21][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30537 q=cpuregs[21][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30539 q=cpuregs[21][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30541 q=cpuregs[21][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30543 q=cpuregs[21][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30545 q=cpuregs[21][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30547 q=cpuregs[21][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30549 q=cpuregs[21][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30551 q=cpuregs[21][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30553 q=cpuregs[21][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30555 q=cpuregs[21][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30557 q=cpuregs[21][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30559 q=cpuregs[21][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30561 q=cpuregs[21][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30563 q=cpuregs[21][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30565 q=cpuregs[21][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30567 q=cpuregs[21][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30569 q=cpuregs[21][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30571 q=cpuregs[21][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30573 q=cpuregs[21][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30575 q=cpuregs[21][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30577 q=cpuregs[21][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30579 q=cpuregs[21][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30581 q=cpuregs[21][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30583 q=cpuregs[21][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30585 q=cpuregs[21][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30587 q=cpuregs[21][31]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30589 q=cpuregs[10][0]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30591 q=cpuregs[10][1]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30593 q=cpuregs[10][2]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30595 q=cpuregs[10][3]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30597 q=cpuregs[10][4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30599 q=cpuregs[10][5]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30601 q=cpuregs[10][6]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30603 q=cpuregs[10][7]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30605 q=cpuregs[10][8]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30607 q=cpuregs[10][9]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30609 q=cpuregs[10][10]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30611 q=cpuregs[10][11]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30613 q=cpuregs[10][12]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30615 q=cpuregs[10][13]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30617 q=cpuregs[10][14]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30619 q=cpuregs[10][15]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30621 q=cpuregs[10][16]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30623 q=cpuregs[10][17]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30625 q=cpuregs[10][18]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30627 q=cpuregs[10][19]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30629 q=cpuregs[10][20]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30631 q=cpuregs[10][21]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30633 q=cpuregs[10][22]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30635 q=cpuregs[10][23]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30637 q=cpuregs[10][24]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30639 q=cpuregs[10][25]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30641 q=cpuregs[10][26]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30643 q=cpuregs[10][27]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30645 q=cpuregs[10][28]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30647 q=cpuregs[10][29]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30649 q=cpuregs[10][30]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30651 q=cpuregs[10][31]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4272[0] q=$\cpuregs$rdreg[0]$q[0]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4272[1] q=$\cpuregs$rdreg[0]$q[1]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4272[2] q=$\cpuregs$rdreg[0]$q[2]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4272[3] q=$\cpuregs$rdreg[0]$q[3]
.subckt dff_x1 clk=clk i=$abc$20796$auto$rtlil.cc:3270:Mux$4272[4] q=$\cpuregs$rdreg[0]$q[4]
.subckt dff_x1 clk=clk i=$abc$30656$auto$rtlil.cc:3381:MuxGate$30655 q=mem_valid
.names $false compressed_instr
1 1
.names $false dbg_mem_addr[0]
1 1
.names $false dbg_mem_addr[1]
1 1
.names mem_addr[2] dbg_mem_addr[2]
1 1
.names mem_addr[3] dbg_mem_addr[3]
1 1
.names mem_addr[4] dbg_mem_addr[4]
1 1
.names mem_addr[5] dbg_mem_addr[5]
1 1
.names mem_addr[6] dbg_mem_addr[6]
1 1
.names mem_addr[7] dbg_mem_addr[7]
1 1
.names mem_addr[8] dbg_mem_addr[8]
1 1
.names mem_addr[9] dbg_mem_addr[9]
1 1
.names mem_addr[10] dbg_mem_addr[10]
1 1
.names mem_addr[11] dbg_mem_addr[11]
1 1
.names mem_addr[12] dbg_mem_addr[12]
1 1
.names mem_addr[13] dbg_mem_addr[13]
1 1
.names mem_addr[14] dbg_mem_addr[14]
1 1
.names mem_addr[15] dbg_mem_addr[15]
1 1
.names mem_addr[16] dbg_mem_addr[16]
1 1
.names mem_addr[17] dbg_mem_addr[17]
1 1
.names mem_addr[18] dbg_mem_addr[18]
1 1
.names mem_addr[19] dbg_mem_addr[19]
1 1
.names mem_addr[20] dbg_mem_addr[20]
1 1
.names mem_addr[21] dbg_mem_addr[21]
1 1
.names mem_addr[22] dbg_mem_addr[22]
1 1
.names mem_addr[23] dbg_mem_addr[23]
1 1
.names mem_addr[24] dbg_mem_addr[24]
1 1
.names mem_addr[25] dbg_mem_addr[25]
1 1
.names mem_addr[26] dbg_mem_addr[26]
1 1
.names mem_addr[27] dbg_mem_addr[27]
1 1
.names mem_addr[28] dbg_mem_addr[28]
1 1
.names mem_addr[29] dbg_mem_addr[29]
1 1
.names mem_addr[30] dbg_mem_addr[30]
1 1
.names mem_addr[31] dbg_mem_addr[31]
1 1
.names mem_instr dbg_mem_instr
1 1
.names mem_rdata[0] dbg_mem_rdata[0]
1 1
.names mem_rdata[1] dbg_mem_rdata[1]
1 1
.names mem_rdata[2] dbg_mem_rdata[2]
1 1
.names mem_rdata[3] dbg_mem_rdata[3]
1 1
.names mem_rdata[4] dbg_mem_rdata[4]
1 1
.names mem_rdata[5] dbg_mem_rdata[5]
1 1
.names mem_rdata[6] dbg_mem_rdata[6]
1 1
.names mem_rdata[7] dbg_mem_rdata[7]
1 1
.names mem_rdata[8] dbg_mem_rdata[8]
1 1
.names mem_rdata[9] dbg_mem_rdata[9]
1 1
.names mem_rdata[10] dbg_mem_rdata[10]
1 1
.names mem_rdata[11] dbg_mem_rdata[11]
1 1
.names mem_rdata[12] dbg_mem_rdata[12]
1 1
.names mem_rdata[13] dbg_mem_rdata[13]
1 1
.names mem_rdata[14] dbg_mem_rdata[14]
1 1
.names mem_rdata[15] dbg_mem_rdata[15]
1 1
.names mem_rdata[16] dbg_mem_rdata[16]
1 1
.names mem_rdata[17] dbg_mem_rdata[17]
1 1
.names mem_rdata[18] dbg_mem_rdata[18]
1 1
.names mem_rdata[19] dbg_mem_rdata[19]
1 1
.names mem_rdata[20] dbg_mem_rdata[20]
1 1
.names mem_rdata[21] dbg_mem_rdata[21]
1 1
.names mem_rdata[22] dbg_mem_rdata[22]
1 1
.names mem_rdata[23] dbg_mem_rdata[23]
1 1
.names mem_rdata[24] dbg_mem_rdata[24]
1 1
.names mem_rdata[25] dbg_mem_rdata[25]
1 1
.names mem_rdata[26] dbg_mem_rdata[26]
1 1
.names mem_rdata[27] dbg_mem_rdata[27]
1 1
.names mem_rdata[28] dbg_mem_rdata[28]
1 1
.names mem_rdata[29] dbg_mem_rdata[29]
1 1
.names mem_rdata[30] dbg_mem_rdata[30]
1 1
.names mem_rdata[31] dbg_mem_rdata[31]
1 1
.names mem_ready dbg_mem_ready
1 1
.names mem_valid dbg_mem_valid
1 1
.names mem_wdata[0] dbg_mem_wdata[0]
1 1
.names mem_wdata[1] dbg_mem_wdata[1]
1 1
.names mem_wdata[2] dbg_mem_wdata[2]
1 1
.names mem_wdata[3] dbg_mem_wdata[3]
1 1
.names mem_wdata[4] dbg_mem_wdata[4]
1 1
.names mem_wdata[5] dbg_mem_wdata[5]
1 1
.names mem_wdata[6] dbg_mem_wdata[6]
1 1
.names mem_wdata[7] dbg_mem_wdata[7]
1 1
.names mem_wdata[8] dbg_mem_wdata[8]
1 1
.names mem_wdata[9] dbg_mem_wdata[9]
1 1
.names mem_wdata[10] dbg_mem_wdata[10]
1 1
.names mem_wdata[11] dbg_mem_wdata[11]
1 1
.names mem_wdata[12] dbg_mem_wdata[12]
1 1
.names mem_wdata[13] dbg_mem_wdata[13]
1 1
.names mem_wdata[14] dbg_mem_wdata[14]
1 1
.names mem_wdata[15] dbg_mem_wdata[15]
1 1
.names mem_wdata[16] dbg_mem_wdata[16]
1 1
.names mem_wdata[17] dbg_mem_wdata[17]
1 1
.names mem_wdata[18] dbg_mem_wdata[18]
1 1
.names mem_wdata[19] dbg_mem_wdata[19]
1 1
.names mem_wdata[20] dbg_mem_wdata[20]
1 1
.names mem_wdata[21] dbg_mem_wdata[21]
1 1
.names mem_wdata[22] dbg_mem_wdata[22]
1 1
.names mem_wdata[23] dbg_mem_wdata[23]
1 1
.names mem_wdata[24] dbg_mem_wdata[24]
1 1
.names mem_wdata[25] dbg_mem_wdata[25]
1 1
.names mem_wdata[26] dbg_mem_wdata[26]
1 1
.names mem_wdata[27] dbg_mem_wdata[27]
1 1
.names mem_wdata[28] dbg_mem_wdata[28]
1 1
.names mem_wdata[29] dbg_mem_wdata[29]
1 1
.names mem_wdata[30] dbg_mem_wdata[30]
1 1
.names mem_wdata[31] dbg_mem_wdata[31]
1 1
.names mem_wstrb[0] dbg_mem_wstrb[0]
1 1
.names mem_wstrb[1] dbg_mem_wstrb[1]
1 1
.names mem_wstrb[2] dbg_mem_wstrb[2]
1 1
.names mem_wstrb[3] dbg_mem_wstrb[3]
1 1
.names $false decoded_imm_j[0]
1 1
.names decoded_rs2[1] decoded_imm_j[1]
1 1
.names decoded_rs2[2] decoded_imm_j[2]
1 1
.names decoded_rs2[3] decoded_imm_j[3]
1 1
.names decoded_rs2[0] decoded_imm_j[11]
1 1
.names decoded_rs1[0] decoded_imm_j[15]
1 1
.names decoded_rs1[1] decoded_imm_j[16]
1 1
.names decoded_rs1[2] decoded_imm_j[17]
1 1
.names decoded_rs1[3] decoded_imm_j[18]
1 1
.names decoded_imm_j[20] decoded_imm_j[21]
1 1
.names decoded_imm_j[20] decoded_imm_j[22]
1 1
.names decoded_imm_j[20] decoded_imm_j[23]
1 1
.names decoded_imm_j[20] decoded_imm_j[24]
1 1
.names decoded_imm_j[20] decoded_imm_j[25]
1 1
.names decoded_imm_j[20] decoded_imm_j[26]
1 1
.names decoded_imm_j[20] decoded_imm_j[27]
1 1
.names decoded_imm_j[20] decoded_imm_j[28]
1 1
.names decoded_imm_j[20] decoded_imm_j[29]
1 1
.names decoded_imm_j[20] decoded_imm_j[30]
1 1
.names decoded_imm_j[20] decoded_imm_j[31]
1 1
.names $undef decoded_rs[0]
1 1
.names $undef decoded_rs[1]
1 1
.names $undef decoded_rs[2]
1 1
.names $undef decoded_rs[3]
1 1
.names $undef decoded_rs[4]
1 1
.names decoded_imm_j[19] decoded_rs1[4]
1 1
.names decoded_imm_j[4] decoded_rs2[4]
1 1
.names $false do_waitirq
1 1
.names $false eoi[0]
1 1
.names $false eoi[1]
1 1
.names $false eoi[2]
1 1
.names $false eoi[3]
1 1
.names $false eoi[4]
1 1
.names $false eoi[5]
1 1
.names $false eoi[6]
1 1
.names $false eoi[7]
1 1
.names $false eoi[8]
1 1
.names $false eoi[9]
1 1
.names $false eoi[10]
1 1
.names $false eoi[11]
1 1
.names $false eoi[12]
1 1
.names $false eoi[13]
1 1
.names $false eoi[14]
1 1
.names $false eoi[15]
1 1
.names $false eoi[16]
1 1
.names $false eoi[17]
1 1
.names $false eoi[18]
1 1
.names $false eoi[19]
1 1
.names $false eoi[20]
1 1
.names $false eoi[21]
1 1
.names $false eoi[22]
1 1
.names $false eoi[23]
1 1
.names $false eoi[24]
1 1
.names $false eoi[25]
1 1
.names $false eoi[26]
1 1
.names $false eoi[27]
1 1
.names $false eoi[28]
1 1
.names $false eoi[29]
1 1
.names $false eoi[30]
1 1
.names $false eoi[31]
1 1
.names $false instr_getq
1 1
.names $false instr_maskirq
1 1
.names $false instr_retirq
1 1
.names $false instr_setq
1 1
.names $false instr_timer
1 1
.names $false instr_waitirq
1 1
.names $false latched_compr
1 1
.names $false mem_addr[0]
1 1
.names $false mem_addr[1]
1 1
.names $false mem_la_addr[0]
1 1
.names $false mem_la_addr[1]
1 1
.names $false mem_la_firstword
1 1
.names $false mem_la_firstword_xfer
1 1
.names $false mem_la_use_prefetched_high_word
1 1
.names reg_op2[0] mem_la_wdata[0]
1 1
.names reg_op2[1] mem_la_wdata[1]
1 1
.names reg_op2[2] mem_la_wdata[2]
1 1
.names reg_op2[3] mem_la_wdata[3]
1 1
.names reg_op2[4] mem_la_wdata[4]
1 1
.names reg_op2[5] mem_la_wdata[5]
1 1
.names reg_op2[6] mem_la_wdata[6]
1 1
.names reg_op2[7] mem_la_wdata[7]
1 1
.names $undef pcpi_div_rd[0]
1 1
.names $undef pcpi_div_rd[1]
1 1
.names $undef pcpi_div_rd[2]
1 1
.names $undef pcpi_div_rd[3]
1 1
.names $undef pcpi_div_rd[4]
1 1
.names $undef pcpi_div_rd[5]
1 1
.names $undef pcpi_div_rd[6]
1 1
.names $undef pcpi_div_rd[7]
1 1
.names $undef pcpi_div_rd[8]
1 1
.names $undef pcpi_div_rd[9]
1 1
.names $undef pcpi_div_rd[10]
1 1
.names $undef pcpi_div_rd[11]
1 1
.names $undef pcpi_div_rd[12]
1 1
.names $undef pcpi_div_rd[13]
1 1
.names $undef pcpi_div_rd[14]
1 1
.names $undef pcpi_div_rd[15]
1 1
.names $undef pcpi_div_rd[16]
1 1
.names $undef pcpi_div_rd[17]
1 1
.names $undef pcpi_div_rd[18]
1 1
.names $undef pcpi_div_rd[19]
1 1
.names $undef pcpi_div_rd[20]
1 1
.names $undef pcpi_div_rd[21]
1 1
.names $undef pcpi_div_rd[22]
1 1
.names $undef pcpi_div_rd[23]
1 1
.names $undef pcpi_div_rd[24]
1 1
.names $undef pcpi_div_rd[25]
1 1
.names $undef pcpi_div_rd[26]
1 1
.names $undef pcpi_div_rd[27]
1 1
.names $undef pcpi_div_rd[28]
1 1
.names $undef pcpi_div_rd[29]
1 1
.names $undef pcpi_div_rd[30]
1 1
.names $undef pcpi_div_rd[31]
1 1
.names $false pcpi_div_ready
1 1
.names $false pcpi_div_wait
1 1
.names $false pcpi_div_wr
1 1
.names $undef pcpi_insn[0]
1 1
.names $undef pcpi_insn[1]
1 1
.names $undef pcpi_insn[2]
1 1
.names $undef pcpi_insn[3]
1 1
.names $undef pcpi_insn[4]
1 1
.names $undef pcpi_insn[5]
1 1
.names $undef pcpi_insn[6]
1 1
.names $undef pcpi_insn[7]
1 1
.names $undef pcpi_insn[8]
1 1
.names $undef pcpi_insn[9]
1 1
.names $undef pcpi_insn[10]
1 1
.names $undef pcpi_insn[11]
1 1
.names $undef pcpi_insn[12]
1 1
.names $undef pcpi_insn[13]
1 1
.names $undef pcpi_insn[14]
1 1
.names $undef pcpi_insn[15]
1 1
.names $undef pcpi_insn[16]
1 1
.names $undef pcpi_insn[17]
1 1
.names $undef pcpi_insn[18]
1 1
.names $undef pcpi_insn[19]
1 1
.names $undef pcpi_insn[20]
1 1
.names $undef pcpi_insn[21]
1 1
.names $undef pcpi_insn[22]
1 1
.names $undef pcpi_insn[23]
1 1
.names $undef pcpi_insn[24]
1 1
.names $undef pcpi_insn[25]
1 1
.names $undef pcpi_insn[26]
1 1
.names $undef pcpi_insn[27]
1 1
.names $undef pcpi_insn[28]
1 1
.names $undef pcpi_insn[29]
1 1
.names $undef pcpi_insn[30]
1 1
.names $undef pcpi_insn[31]
1 1
.names $undef pcpi_int_rd[0]
1 1
.names $undef pcpi_int_rd[1]
1 1
.names $undef pcpi_int_rd[2]
1 1
.names $undef pcpi_int_rd[3]
1 1
.names $undef pcpi_int_rd[4]
1 1
.names $undef pcpi_int_rd[5]
1 1
.names $undef pcpi_int_rd[6]
1 1
.names $undef pcpi_int_rd[7]
1 1
.names $undef pcpi_int_rd[8]
1 1
.names $undef pcpi_int_rd[9]
1 1
.names $undef pcpi_int_rd[10]
1 1
.names $undef pcpi_int_rd[11]
1 1
.names $undef pcpi_int_rd[12]
1 1
.names $undef pcpi_int_rd[13]
1 1
.names $undef pcpi_int_rd[14]
1 1
.names $undef pcpi_int_rd[15]
1 1
.names $undef pcpi_int_rd[16]
1 1
.names $undef pcpi_int_rd[17]
1 1
.names $undef pcpi_int_rd[18]
1 1
.names $undef pcpi_int_rd[19]
1 1
.names $undef pcpi_int_rd[20]
1 1
.names $undef pcpi_int_rd[21]
1 1
.names $undef pcpi_int_rd[22]
1 1
.names $undef pcpi_int_rd[23]
1 1
.names $undef pcpi_int_rd[24]
1 1
.names $undef pcpi_int_rd[25]
1 1
.names $undef pcpi_int_rd[26]
1 1
.names $undef pcpi_int_rd[27]
1 1
.names $undef pcpi_int_rd[28]
1 1
.names $undef pcpi_int_rd[29]
1 1
.names $undef pcpi_int_rd[30]
1 1
.names $undef pcpi_int_rd[31]
1 1
.names $false pcpi_int_ready
1 1
.names $false pcpi_int_wait
1 1
.names $false pcpi_int_wr
1 1
.names $undef pcpi_mul_rd[0]
1 1
.names $undef pcpi_mul_rd[1]
1 1
.names $undef pcpi_mul_rd[2]
1 1
.names $undef pcpi_mul_rd[3]
1 1
.names $undef pcpi_mul_rd[4]
1 1
.names $undef pcpi_mul_rd[5]
1 1
.names $undef pcpi_mul_rd[6]
1 1
.names $undef pcpi_mul_rd[7]
1 1
.names $undef pcpi_mul_rd[8]
1 1
.names $undef pcpi_mul_rd[9]
1 1
.names $undef pcpi_mul_rd[10]
1 1
.names $undef pcpi_mul_rd[11]
1 1
.names $undef pcpi_mul_rd[12]
1 1
.names $undef pcpi_mul_rd[13]
1 1
.names $undef pcpi_mul_rd[14]
1 1
.names $undef pcpi_mul_rd[15]
1 1
.names $undef pcpi_mul_rd[16]
1 1
.names $undef pcpi_mul_rd[17]
1 1
.names $undef pcpi_mul_rd[18]
1 1
.names $undef pcpi_mul_rd[19]
1 1
.names $undef pcpi_mul_rd[20]
1 1
.names $undef pcpi_mul_rd[21]
1 1
.names $undef pcpi_mul_rd[22]
1 1
.names $undef pcpi_mul_rd[23]
1 1
.names $undef pcpi_mul_rd[24]
1 1
.names $undef pcpi_mul_rd[25]
1 1
.names $undef pcpi_mul_rd[26]
1 1
.names $undef pcpi_mul_rd[27]
1 1
.names $undef pcpi_mul_rd[28]
1 1
.names $undef pcpi_mul_rd[29]
1 1
.names $undef pcpi_mul_rd[30]
1 1
.names $undef pcpi_mul_rd[31]
1 1
.names $false pcpi_mul_ready
1 1
.names $false pcpi_mul_wait
1 1
.names $false pcpi_mul_wr
1 1
.names reg_op1[0] pcpi_rs1[0]
1 1
.names reg_op1[1] pcpi_rs1[1]
1 1
.names reg_op1[2] pcpi_rs1[2]
1 1
.names reg_op1[3] pcpi_rs1[3]
1 1
.names reg_op1[4] pcpi_rs1[4]
1 1
.names reg_op1[5] pcpi_rs1[5]
1 1
.names reg_op1[6] pcpi_rs1[6]
1 1
.names reg_op1[7] pcpi_rs1[7]
1 1
.names reg_op1[8] pcpi_rs1[8]
1 1
.names reg_op1[9] pcpi_rs1[9]
1 1
.names reg_op1[10] pcpi_rs1[10]
1 1
.names reg_op1[11] pcpi_rs1[11]
1 1
.names reg_op1[12] pcpi_rs1[12]
1 1
.names reg_op1[13] pcpi_rs1[13]
1 1
.names reg_op1[14] pcpi_rs1[14]
1 1
.names reg_op1[15] pcpi_rs1[15]
1 1
.names reg_op1[16] pcpi_rs1[16]
1 1
.names reg_op1[17] pcpi_rs1[17]
1 1
.names reg_op1[18] pcpi_rs1[18]
1 1
.names reg_op1[19] pcpi_rs1[19]
1 1
.names reg_op1[20] pcpi_rs1[20]
1 1
.names reg_op1[21] pcpi_rs1[21]
1 1
.names reg_op1[22] pcpi_rs1[22]
1 1
.names reg_op1[23] pcpi_rs1[23]
1 1
.names reg_op1[24] pcpi_rs1[24]
1 1
.names reg_op1[25] pcpi_rs1[25]
1 1
.names reg_op1[26] pcpi_rs1[26]
1 1
.names reg_op1[27] pcpi_rs1[27]
1 1
.names reg_op1[28] pcpi_rs1[28]
1 1
.names reg_op1[29] pcpi_rs1[29]
1 1
.names reg_op1[30] pcpi_rs1[30]
1 1
.names reg_op1[31] pcpi_rs1[31]
1 1
.names reg_op2[0] pcpi_rs2[0]
1 1
.names reg_op2[1] pcpi_rs2[1]
1 1
.names reg_op2[2] pcpi_rs2[2]
1 1
.names reg_op2[3] pcpi_rs2[3]
1 1
.names reg_op2[4] pcpi_rs2[4]
1 1
.names reg_op2[5] pcpi_rs2[5]
1 1
.names reg_op2[6] pcpi_rs2[6]
1 1
.names reg_op2[7] pcpi_rs2[7]
1 1
.names reg_op2[8] pcpi_rs2[8]
1 1
.names reg_op2[9] pcpi_rs2[9]
1 1
.names reg_op2[10] pcpi_rs2[10]
1 1
.names reg_op2[11] pcpi_rs2[11]
1 1
.names reg_op2[12] pcpi_rs2[12]
1 1
.names reg_op2[13] pcpi_rs2[13]
1 1
.names reg_op2[14] pcpi_rs2[14]
1 1
.names reg_op2[15] pcpi_rs2[15]
1 1
.names reg_op2[16] pcpi_rs2[16]
1 1
.names reg_op2[17] pcpi_rs2[17]
1 1
.names reg_op2[18] pcpi_rs2[18]
1 1
.names reg_op2[19] pcpi_rs2[19]
1 1
.names reg_op2[20] pcpi_rs2[20]
1 1
.names reg_op2[21] pcpi_rs2[21]
1 1
.names reg_op2[22] pcpi_rs2[22]
1 1
.names reg_op2[23] pcpi_rs2[23]
1 1
.names reg_op2[24] pcpi_rs2[24]
1 1
.names reg_op2[25] pcpi_rs2[25]
1 1
.names reg_op2[26] pcpi_rs2[26]
1 1
.names reg_op2[27] pcpi_rs2[27]
1 1
.names reg_op2[28] pcpi_rs2[28]
1 1
.names reg_op2[29] pcpi_rs2[29]
1 1
.names reg_op2[30] pcpi_rs2[30]
1 1
.names reg_op2[31] pcpi_rs2[31]
1 1
.names $false pcpi_valid
1 1
.names $false reg_next_pc[0]
1 1
.names $false reg_pc[0]
1 1
.names $undef trace_data[0]
1 1
.names $undef trace_data[1]
1 1
.names $undef trace_data[2]
1 1
.names $undef trace_data[3]
1 1
.names $undef trace_data[4]
1 1
.names $undef trace_data[5]
1 1
.names $undef trace_data[6]
1 1
.names $undef trace_data[7]
1 1
.names $undef trace_data[8]
1 1
.names $undef trace_data[9]
1 1
.names $undef trace_data[10]
1 1
.names $undef trace_data[11]
1 1
.names $undef trace_data[12]
1 1
.names $undef trace_data[13]
1 1
.names $undef trace_data[14]
1 1
.names $undef trace_data[15]
1 1
.names $undef trace_data[16]
1 1
.names $undef trace_data[17]
1 1
.names $undef trace_data[18]
1 1
.names $undef trace_data[19]
1 1
.names $undef trace_data[20]
1 1
.names $undef trace_data[21]
1 1
.names $undef trace_data[22]
1 1
.names $undef trace_data[23]
1 1
.names $undef trace_data[24]
1 1
.names $undef trace_data[25]
1 1
.names $undef trace_data[26]
1 1
.names $undef trace_data[27]
1 1
.names $undef trace_data[28]
1 1
.names $undef trace_data[29]
1 1
.names $undef trace_data[30]
1 1
.names $undef trace_data[31]
1 1
.names $undef trace_data[32]
1 1
.names $undef trace_data[33]
1 1
.names $undef trace_data[34]
1 1
.names $undef trace_data[35]
1 1
.names $false trace_valid
1 1
.end
