// Seed: 832008636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout tri1 id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1 == -1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  tri   id_3,
    output wire  id_4,
    output logic id_5
);
  xnor primCall (id_5, id_7, id_1, id_3);
  assign id_5 = -1'b0;
  initial id_5 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
