PPA Report for counter_async_dec
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 4
IO Count: 7
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 942.51 MHz
Reg-to-Reg Critical Path Delay: 0.942 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
